Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 30 23:53:32 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_BIN_timing_summary_routed.rpt -pb TOP_BIN_timing_summary_routed.pb -rpx TOP_BIN_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_BIN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                3           
TIMING-18  Warning           Missing input or output delay              43          
TIMING-20  Warning           Non-clocked latch                          1000        
ULMTCS-2   Warning           Control Sets use limits require reduction  1           
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10811)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3610)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10811)
----------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3600 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[0]/Q (HIGH)

 There are 3600 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[1]/Q (HIGH)

 There are 3600 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line164/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3610)
---------------------------------------------------
 There are 3610 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.283        0.000                      0                  166        0.151        0.000                      0                  166        4.500        0.000                       0                  3726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.283        0.000                      0                  166        0.151        0.000                      0                  166        4.500        0.000                       0                  3726  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.058ns (23.663%)  route 3.413ns (76.337%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          1.006     9.169    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.499     9.792    fsm_inst/next_col
    SLICE_X6Y85          FDRE                                         r  fsm_inst/col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.598    15.021    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  fsm_inst/col_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.169    15.075    fsm_inst/col_reg[0]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.058ns (23.663%)  route 3.413ns (76.337%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          1.006     9.169    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.499     9.792    fsm_inst/next_col
    SLICE_X6Y85          FDRE                                         r  fsm_inst/col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.598    15.021    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  fsm_inst/col_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.169    15.075    fsm_inst/col_reg[1]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.058ns (24.333%)  route 3.290ns (75.667%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          1.006     9.169    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.376     9.669    fsm_inst/next_col
    SLICE_X4Y85          FDRE                                         r  fsm_inst/col_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.598    15.021    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  fsm_inst/col_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    fsm_inst/col_reg[5]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.058ns (24.451%)  route 3.269ns (75.550%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          1.006     9.169    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.355     9.648    fsm_inst/next_col
    SLICE_X2Y85          FDRE                                         r  fsm_inst/col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.600    15.023    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  fsm_inst/col_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.169    15.093    fsm_inst/col_reg[2]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.058ns (24.451%)  route 3.269ns (75.550%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          1.006     9.169    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.355     9.648    fsm_inst/next_col
    SLICE_X2Y85          FDRE                                         r  fsm_inst/col_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.600    15.023    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  fsm_inst/col_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.169    15.093    fsm_inst/col_reg[3]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.058ns (24.451%)  route 3.269ns (75.550%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          1.006     9.169    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.355     9.648    fsm_inst/next_col
    SLICE_X2Y85          FDRE                                         r  fsm_inst/col_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.600    15.023    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  fsm_inst/col_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.169    15.093    fsm_inst/col_reg[4]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/operation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.058ns (24.309%)  route 3.294ns (75.691%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          0.830     8.994    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     9.118 r  fsm_inst/operation[0]_i_1/O
                         net (fo=1, routed)           0.555     9.673    fsm_inst/operation[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.600    15.023    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)       -0.067    15.195    fsm_inst/operation_reg[0]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.058ns (25.305%)  route 3.123ns (74.695%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          0.633     8.797    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.581     9.502    fsm_inst/next_row
    SLICE_X5Y86          FDRE                                         r  fsm_inst/row_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.598    15.021    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  fsm_inst/row_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.039    fsm_inst/row_reg[3]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.058ns (25.916%)  route 3.024ns (74.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          0.633     8.797    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.482     9.403    fsm_inst/next_row
    SLICE_X5Y85          FDRE                                         r  fsm_inst/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.598    15.021    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  fsm_inst/row_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    fsm_inst/row_reg[4]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.058ns (25.916%)  route 3.024ns (74.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.718     5.321    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.075     6.852    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.004 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=10, routed)          0.833     7.837    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=10, routed)          0.633     8.797    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.482     9.403    fsm_inst/next_row
    SLICE_X5Y85          FDRE                                         r  fsm_inst/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.598    15.021    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  fsm_inst/row_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    fsm_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.603     1.522    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_inst/baud8_tick_blk/acc_reg[6]/Q
                         net (fo=5, routed)           0.099     1.762    uart_inst/baud8_tick_blk/acc[6]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  uart_inst/baud8_tick_blk/acc[9]_i_1/O
                         net (fo=1, routed)           0.000     1.807    uart_inst/baud8_tick_blk/p_1_in[9]
    SLICE_X2Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.876     2.041    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[9]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121     1.656    uart_inst/baud8_tick_blk/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.603     1.522    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_inst/baud8_tick_blk/acc_reg[4]/Q
                         net (fo=7, routed)           0.109     1.773    uart_inst/baud8_tick_blk/acc[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  uart_inst/baud8_tick_blk/acc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    uart_inst/baud8_tick_blk/acc[8]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.876     2.041    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[8]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121     1.656    uart_inst/baud8_tick_blk/acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.603     1.522    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_inst/baud8_tick_blk/acc_reg[4]/Q
                         net (fo=7, routed)           0.111     1.775    uart_inst/baud8_tick_blk/acc[4]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.045     1.820 r  uart_inst/baud8_tick_blk/acc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.820    uart_inst/baud8_tick_blk/p_1_in[7]
    SLICE_X2Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.876     2.041    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[7]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.120     1.655    uart_inst/baud8_tick_blk/acc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_inst/baud_tick_blk/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_tick_blk/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.597     1.516    uart_inst/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_inst/baud_tick_blk/acc_reg[14]/Q
                         net (fo=5, routed)           0.086     1.743    uart_inst/baud_tick_blk/acc[14]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  uart_inst/baud_tick_blk/acc[16]_i_1/O
                         net (fo=1, routed)           0.000     1.788    uart_inst/baud_tick_blk/acc[16]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.866     2.031    uart_inst/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[16]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.092     1.621    uart_inst/baud_tick_blk/acc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BTN/delay_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.596     1.515    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  BTN/delay_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN/delay_timer_reg[4]/Q
                         net (fo=5, routed)           0.102     1.758    BTN/delay_timer_reg[4]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  BTN/delay_timer[7]_i_2/O
                         net (fo=1, routed)           0.000     1.803    BTN/p_0_in__0[7]
    SLICE_X0Y80          FDRE                                         r  BTN/delay_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.867     2.032    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  BTN/delay_timer_reg[7]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.092     1.620    BTN/delay_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 BTN/delay_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.382%)  route 0.103ns (35.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.596     1.515    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  BTN/delay_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN/delay_timer_reg[4]/Q
                         net (fo=5, routed)           0.103     1.759    BTN/delay_timer_reg[4]
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.045     1.804 r  BTN/delay_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    BTN/p_0_in__0[6]
    SLICE_X0Y80          FDRE                                         r  BTN/delay_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.867     2.032    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  BTN/delay_timer_reg[6]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.091     1.619    BTN/delay_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.869%)  route 0.136ns (49.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.602     1.521    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uart_inst/uart_rx_blk/rx_sync_inst/stable_out_reg/Q
                         net (fo=4, routed)           0.136     1.799    uart_inst/uart_rx_blk/rx_bit
    SLICE_X4Y92          FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.873     2.038    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[7]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.078     1.612    uart_inst/uart_rx_blk/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 fsm_inst/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.070%)  route 0.114ns (37.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  fsm_inst/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  fsm_inst/row_reg[2]/Q
                         net (fo=11, routed)          0.114     1.773    fsm_inst/row[2]
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  fsm_inst/row[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    fsm_inst/row[3]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  fsm_inst/row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.869     2.034    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  fsm_inst/row_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.091     1.622    fsm_inst/row_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.602     1.521    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.068     1.717    uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.099     1.816 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.873     2.038    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.092     1.613    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.077%)  route 0.146ns (43.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.603     1.522    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  uart_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.146     1.809    uart_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  uart_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    uart_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  uart_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.873     2.038    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  uart_inst/uart_rx_blk/spacing_counter_reg[1]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091     1.649    uart_inst/uart_rx_blk/spacing_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     BTN/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     BTN/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     BTN/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     BTN/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     BTN/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     BTN/PB_sync_aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     BTN/PB_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     BTN/delay_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     BTN/FSM_onehot_state_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line164/p_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.201ns  (logic 1.631ns (4.769%)  route 32.570ns (95.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 f  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)        2.131    34.201    nolabel_line164/AR[0]
    SLICE_X7Y109         FDCE                                         f  nolabel_line164/p_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line164/p_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.201ns  (logic 1.631ns (4.769%)  route 32.570ns (95.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 f  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)        2.131    34.201    nolabel_line164/AR[0]
    SLICE_X6Y109         FDCE                                         f  nolabel_line164/p_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line164/p_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.201ns  (logic 1.631ns (4.769%)  route 32.570ns (95.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 f  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)        2.131    34.201    nolabel_line164/AR[0]
    SLICE_X6Y109         FDCE                                         f  nolabel_line164/p_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 4.281ns (42.295%)  route 5.841ns (57.705%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          1.093     1.549    inst_grid/cell7/SEG[1][0]
    SLICE_X8Y110         LUT6 (Prop_lut6_I4_O)        0.124     1.673 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.539     2.211    inst_grid/cell7/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y109         LUT3 (Prop_lut3_I0_O)        0.124     2.335 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           4.210     6.545    SEG_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.122 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.122    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.852ns  (logic 4.265ns (43.290%)  route 5.587ns (56.710%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          1.093     1.549    inst_grid/cell7/SEG[1][0]
    SLICE_X8Y110         LUT6 (Prop_lut6_I4_O)        0.124     1.673 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.539     2.211    inst_grid/cell7/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y109         LUT3 (Prop_lut3_I0_O)        0.124     2.335 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.955     6.291    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.852 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.852    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.427ns  (logic 4.238ns (44.951%)  route 5.189ns (55.049%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          1.093     1.549    inst_grid/cell7/SEG[1][0]
    SLICE_X8Y110         LUT6 (Prop_lut6_I4_O)        0.124     1.673 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.539     2.211    inst_grid/cell7/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y109         LUT3 (Prop_lut3_I0_O)        0.124     2.335 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.558     5.893    SEG_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.427 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.427    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.012ns  (logic 4.428ns (49.136%)  route 4.584ns (50.864%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[1]/C
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[1]/Q
                         net (fo=12, routed)          1.049     1.567    nolabel_line164/Q[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.149     1.716 r  nolabel_line164/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.535     5.251    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     9.012 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.012    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 4.154ns (47.583%)  route 4.576ns (52.417%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          1.037     1.493    nolabel_line164/Q[0]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  nolabel_line164/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.539     5.156    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.731 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.731    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 4.160ns (47.947%)  route 4.516ns (52.053%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[1]/C
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[1]/Q
                         net (fo=12, routed)          1.049     1.567    nolabel_line164/Q[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.124     1.691 r  nolabel_line164/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.467     5.158    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.675 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.675    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.275ns  (logic 4.426ns (53.483%)  route 3.849ns (46.517%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[1]/C
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  nolabel_line164/p_reg[1]/Q
                         net (fo=12, routed)          1.056     1.574    nolabel_line164/Q[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.153     1.727 r  nolabel_line164/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.793     4.520    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.755     8.275 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.275    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line164/p_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.145     0.286    nolabel_line164/Q[0]
    SLICE_X6Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.331 r  nolabel_line164/p[1]_i_1/O
                         net (fo=1, routed)           0.000     0.331    nolabel_line164/p[1]_i_1_n_0
    SLICE_X6Y109         FDCE                                         r  nolabel_line164/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line164/p_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.149     0.290    nolabel_line164/Q[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I0_O)        0.045     0.335 r  nolabel_line164/p[2]_i_1/O
                         net (fo=1, routed)           0.000     0.335    nolabel_line164/p[2]_i_1_n_0
    SLICE_X6Y109         FDCE                                         r  nolabel_line164/p_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line164/p_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.537%)  route 0.214ns (53.463%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.214     0.355    nolabel_line164/Q[0]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.045     0.400 r  nolabel_line164/p[0]_i_1/O
                         net (fo=1, routed)           0.000     0.400    nolabel_line164/p[0]_i_1_n_0
    SLICE_X7Y109         FDCE                                         r  nolabel_line164/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.265ns (37.437%)  route 0.443ns (62.563%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y85          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  trigger_reg/Q
                         net (fo=10, routed)          0.443     0.663    fsm_inst/trigger
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.045     0.708 r  fsm_inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.708    fsm_inst/next_state__0[0]
    SLICE_X4Y84          LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.292ns (37.860%)  route 0.480ns (62.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.480     0.727    uart_inst/uart_tx_blk/SW_IBUF[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.772 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.000     0.772    uart_inst_n_4
    SLICE_X1Y85          LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.310ns (38.845%)  route 0.488ns (61.155%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y85          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  trigger_reg/Q
                         net (fo=10, routed)          0.321     0.541    fsm_inst/trigger
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.586 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.058     0.643    fsm_inst/FSM_sequential_next_state_reg[1]_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.688 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     0.798    fsm_inst/next_state__0[1]
    SLICE_X4Y84          LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.292ns (25.768%)  route 0.842ns (74.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.669     0.916    fsm_inst/SW_IBUF[1]
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.961 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.174     1.135    fsm_inst/next_state__0[2]
    SLICE_X4Y84          LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.445ns (67.161%)  route 0.707ns (32.839%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[2]/C
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  nolabel_line164/p_reg[2]/Q
                         net (fo=10, routed)          0.301     0.465    nolabel_line164/Q[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.045     0.510 r  nolabel_line164/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.405     0.916    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.152 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.152    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.460ns (67.611%)  route 0.699ns (32.389%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[2]/C
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line164/p_reg[2]/Q
                         net (fo=10, routed)          0.221     0.385    inst_grid/cell7/SEG[1][2]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.045     0.430 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.479     0.908    SEG_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.159 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.159    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.529ns (70.031%)  route 0.654ns (29.969%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[2]/C
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  nolabel_line164/p_reg[2]/Q
                         net (fo=10, routed)          0.292     0.456    nolabel_line164/Q[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.045     0.501 r  nolabel_line164/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.362     0.863    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     2.183 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.183    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          3613 Endpoints
Min Delay          3613 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3318/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.741ns  (logic 0.580ns (4.552%)  route 12.161ns (95.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.568    17.346    inst_grid/cell3319/operation[0]
    SLICE_X72Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.470 r  inst_grid/cell3319/next_cell_state_reg[0]_i_1__2026/O
                         net (fo=1, routed)           0.593    18.063    inst_grid/cell3318/cell_state_reg[0]_7
    SLICE_X72Y17         LDCE                                         r  inst_grid/cell3318/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2816/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.495ns  (logic 0.580ns (4.642%)  route 11.915ns (95.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.915    17.693    inst_grid/cell2817/operation[0]
    SLICE_X78Y23         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  inst_grid/cell2817/next_cell_state_reg[0]_i_1__2888/O
                         net (fo=1, routed)           0.000    17.817    inst_grid/cell2816/cell_state_reg[0]_7
    SLICE_X78Y23         LDCE                                         r  inst_grid/cell2816/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2759/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.405ns  (logic 0.580ns (4.676%)  route 11.825ns (95.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.825    17.604    inst_grid/cell2699/operation[0]
    SLICE_X80Y23         LUT6 (Prop_lut6_I2_O)        0.124    17.728 r  inst_grid/cell2699/next_cell_state_reg[0]_i_1__2906/O
                         net (fo=1, routed)           0.000    17.728    inst_grid/cell2759/cell_state_reg[0]_4
    SLICE_X80Y23         LDCE                                         r  inst_grid/cell2759/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3497/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.399ns  (logic 0.580ns (4.678%)  route 11.819ns (95.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.440    17.218    inst_grid/cell3498/operation[0]
    SLICE_X80Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.342 r  inst_grid/cell3498/next_cell_state_reg[0]_i_1__1756/O
                         net (fo=1, routed)           0.379    17.721    inst_grid/cell3497/cell_state_reg[0]_5
    SLICE_X80Y19         LDCE                                         r  inst_grid/cell3497/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2819/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.330ns  (logic 0.580ns (4.704%)  route 11.750ns (95.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.419    17.198    inst_grid/cell2759/operation[0]
    SLICE_X80Y22         LUT6 (Prop_lut6_I2_O)        0.124    17.322 r  inst_grid/cell2759/next_cell_state_reg[0]_i_1__2885/O
                         net (fo=1, routed)           0.331    17.653    inst_grid/cell2819/cell_state_reg[0]_4
    SLICE_X80Y21         LDCE                                         r  inst_grid/cell2819/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3499/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.323ns  (logic 0.580ns (4.707%)  route 11.743ns (95.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.403    17.182    inst_grid/cell3500/operation[0]
    SLICE_X79Y20         LUT6 (Prop_lut6_I2_O)        0.124    17.306 r  inst_grid/cell3500/next_cell_state_reg[0]_i_1__1758/O
                         net (fo=1, routed)           0.340    17.646    inst_grid/cell3499/cell_state_reg[0]_5
    SLICE_X79Y20         LDCE                                         r  inst_grid/cell3499/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3558/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.227ns  (logic 0.704ns (5.758%)  route 11.523ns (94.242%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.090    16.869    inst_grid/cell3557/operation[0]
    SLICE_X81Y20         LUT5 (Prop_lut5_I1_O)        0.124    16.993 r  inst_grid/cell3557/next_cell_state_reg[0]_i_4__1702/O
                         net (fo=1, routed)           0.433    17.426    fsm_inst/next_cell_state_reg[0]_33
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.550 r  fsm_inst/next_cell_state_reg[0]_i_1__1817/O
                         net (fo=1, routed)           0.000    17.550    inst_grid/cell3558/cell_state_reg[0]_4
    SLICE_X81Y20         LDCE                                         r  inst_grid/cell3558/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3433/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.169ns  (logic 0.580ns (4.766%)  route 11.589ns (95.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.108    16.887    inst_grid/cell3434/operation[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I2_O)        0.124    17.011 r  inst_grid/cell3434/next_cell_state_reg[0]_i_1__1797/O
                         net (fo=1, routed)           0.481    17.491    inst_grid/cell3433/cell_state_reg[0]_7
    SLICE_X79Y13         LDCE                                         r  inst_grid/cell3433/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3378/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.143ns  (logic 0.580ns (4.776%)  route 11.563ns (95.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.223    17.002    inst_grid/cell3379/operation[0]
    SLICE_X75Y18         LUT6 (Prop_lut6_I2_O)        0.124    17.126 r  inst_grid/cell3379/next_cell_state_reg[0]_i_1__1909/O
                         net (fo=1, routed)           0.340    17.466    inst_grid/cell3378/cell_state_reg[0]_7
    SLICE_X75Y18         LDCE                                         r  inst_grid/cell3378/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3437/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.087ns  (logic 0.580ns (4.798%)  route 11.508ns (95.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.720     5.323    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_inst/operation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  fsm_inst/operation_reg[0]/Q
                         net (fo=7262, routed)       11.016    16.794    inst_grid/cell3438/operation[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.918 r  inst_grid/cell3438/next_cell_state_reg[0]_i_1__1793/O
                         net (fo=1, routed)           0.492    17.410    inst_grid/cell3437/cell_state_reg[0]_7
    SLICE_X78Y18         LDCE                                         r  inst_grid/cell3437/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell313/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell313/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.273%)  route 0.090ns (32.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.564     1.483    inst_grid/cell313/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y108        FDRE                                         r  inst_grid/cell313/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  inst_grid/cell313/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.090     1.715    inst_grid/cell314/next_cell_state_reg[0]_i_3__253[0]
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  inst_grid/cell314/next_cell_state_reg[0]_i_1__312/O
                         net (fo=1, routed)           0.000     1.760    inst_grid/cell313/cell_state_reg[0]_7
    SLICE_X33Y108        LDCE                                         r  inst_grid/cell313/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell516/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell516/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.209ns (73.479%)  route 0.075ns (26.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.561     1.480    inst_grid/cell516/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  inst_grid/cell516/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  inst_grid/cell516/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.075     1.720    inst_grid/cell517/next_cell_state_reg[0]_i_3__456_0[0]
    SLICE_X61Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  inst_grid/cell517/next_cell_state_reg[0]_i_1__515/O
                         net (fo=1, routed)           0.000     1.765    inst_grid/cell516/cell_state_reg[0]_7
    SLICE_X61Y100        LDCE                                         r  inst_grid/cell516/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1146/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1146/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.563     1.482    inst_grid/cell1146/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  inst_grid/cell1146/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  inst_grid/cell1146/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.099     1.723    inst_grid/cell1147/next_cell_state_reg[0]_i_3__1086[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  inst_grid/cell1147/next_cell_state_reg[0]_i_1__1145/O
                         net (fo=1, routed)           0.000     1.768    inst_grid/cell1146/cell_state_reg[0]_7
    SLICE_X8Y73          LDCE                                         r  inst_grid/cell1146/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell16/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell16/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.557     1.476    inst_grid/cell16/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y118        FDRE                                         r  inst_grid/cell16/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_grid/cell16/cell_state_reg[0]/Q
                         net (fo=12, routed)          0.109     1.726    inst_grid/cell15/next_cell_state_reg[0]_i_1__15_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.771 r  inst_grid/cell15/next_cell_state_reg[0]_i_1__15/O
                         net (fo=1, routed)           0.000     1.771    inst_grid/cell16/next_cell_state__0_0
    SLICE_X37Y118        LDCE                                         r  inst_grid/cell16/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1053/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1053/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.558     1.477    inst_grid/cell1053/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  inst_grid/cell1053/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_grid/cell1053/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.111     1.730    inst_grid/cell1054/next_cell_state_reg[0]_i_3__993
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  inst_grid/cell1054/next_cell_state_reg[0]_i_1__1052/O
                         net (fo=1, routed)           0.000     1.775    inst_grid/cell1053/cell_state_reg[0]_7
    SLICE_X58Y80         LDCE                                         r  inst_grid/cell1053/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell254/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell254/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.562     1.481    inst_grid/cell254/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y111        FDRE                                         r  inst_grid/cell254/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  inst_grid/cell254/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.111     1.734    inst_grid/cell255/next_cell_state_reg[0]_i_3__194[0]
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  inst_grid/cell255/next_cell_state_reg[0]_i_1__253/O
                         net (fo=1, routed)           0.000     1.779    inst_grid/cell254/cell_state_reg[0]_7
    SLICE_X34Y111        LDCE                                         r  inst_grid/cell254/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell816/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell816/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.565     1.484    inst_grid/cell816/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  inst_grid/cell816/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_grid/cell816/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.111     1.737    inst_grid/cell817/next_cell_state_reg[0]_i_3__756_0[0]
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  inst_grid/cell817/next_cell_state_reg[0]_i_1__815/O
                         net (fo=1, routed)           0.000     1.782    inst_grid/cell816/cell_state_reg[0]_7
    SLICE_X60Y90         LDCE                                         r  inst_grid/cell816/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1239/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1299/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.556     1.475    inst_grid/cell1239/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  inst_grid/cell1239/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_grid/cell1239/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.121     1.737    inst_grid/cell1300/E[0]
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  inst_grid/cell1300/next_cell_state_reg[0]_i_1__1298/O
                         net (fo=1, routed)           0.000     1.782    inst_grid/cell1299/cell_state_reg[0]_7
    SLICE_X64Y73         LDCE                                         r  inst_grid/cell1299/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1220/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1220/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.361%)  route 0.122ns (39.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.556     1.475    inst_grid/cell1220/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  inst_grid/cell1220/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_grid/cell1220/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.122     1.738    inst_grid/cell1221/next_cell_state_reg[0]_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  inst_grid/cell1221/next_cell_state_reg[0]_i_1__1187/O
                         net (fo=1, routed)           0.000     1.783    inst_grid/cell1220/cell_state_reg[0]_7
    SLICE_X41Y73         LDCE                                         r  inst_grid/cell1220/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell741/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell741/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.567     1.486    inst_grid/cell741/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  inst_grid/cell741/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst_grid/cell741/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.111     1.739    inst_grid/cell742/next_cell_state_reg[0]_i_3__681[0]
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  inst_grid/cell742/next_cell_state_reg[0]_i_1__740/O
                         net (fo=1, routed)           0.000     1.784    inst_grid/cell741/cell_state_reg[0]_7
    SLICE_X42Y91         LDCE                                         r  inst_grid/cell741/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4958 Endpoints
Min Delay          4958 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2260/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.748ns  (logic 1.631ns (2.776%)  route 57.117ns (97.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       26.677    58.748    inst_grid/cell2260/cell_state_reg[0]_9
    SLICE_X59Y44         FDRE                                         r  inst_grid/cell2260/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.674     5.096    inst_grid/cell2260/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  inst_grid/cell2260/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2259/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.606ns  (logic 1.631ns (2.783%)  route 56.975ns (97.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       26.535    58.606    inst_grid/cell2259/cell_state_reg[0]_9
    SLICE_X59Y43         FDRE                                         r  inst_grid/cell2259/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.674     5.096    inst_grid/cell2259/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  inst_grid/cell2259/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2319/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.454ns  (logic 1.631ns (2.790%)  route 56.823ns (97.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       26.383    58.454    inst_grid/cell2319/cell_state_reg[0]_9
    SLICE_X59Y42         FDRE                                         r  inst_grid/cell2319/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.673     5.095    inst_grid/cell2319/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  inst_grid/cell2319/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2320/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.454ns  (logic 1.631ns (2.790%)  route 56.823ns (97.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       26.383    58.454    inst_grid/cell2320/cell_state_reg[0]_9
    SLICE_X59Y42         FDRE                                         r  inst_grid/cell2320/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.673     5.095    inst_grid/cell2320/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  inst_grid/cell2320/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2321/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.454ns  (logic 1.631ns (2.790%)  route 56.823ns (97.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       26.383    58.454    inst_grid/cell2321/cell_state_reg[0]_9
    SLICE_X59Y42         FDRE                                         r  inst_grid/cell2321/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.673     5.095    inst_grid/cell2321/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  inst_grid/cell2321/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2380/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.296ns  (logic 1.631ns (2.798%)  route 56.665ns (97.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       26.225    58.296    inst_grid/cell2380/cell_state_reg[0]_9
    SLICE_X59Y41         FDRE                                         r  inst_grid/cell2380/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.673     5.095    inst_grid/cell2380/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  inst_grid/cell2380/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2381/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.174ns  (logic 1.631ns (2.804%)  route 56.543ns (97.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       26.103    58.174    inst_grid/cell2381/cell_state_reg[0]_9
    SLICE_X61Y41         FDRE                                         r  inst_grid/cell2381/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.673     5.095    inst_grid/cell2381/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  inst_grid/cell2381/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2379/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.145ns  (logic 1.631ns (2.805%)  route 56.514ns (97.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       26.075    58.145    inst_grid/cell2379/cell_state_reg[0]_8
    SLICE_X59Y40         FDRE                                         r  inst_grid/cell2379/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.672     5.094    inst_grid/cell2379/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  inst_grid/cell2379/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2440/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        57.875ns  (logic 1.631ns (2.818%)  route 56.244ns (97.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       25.804    57.875    inst_grid/cell2440/cell_state_reg[0]_9
    SLICE_X60Y39         FDRE                                         r  inst_grid/cell2440/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.672     5.094    inst_grid/cell2440/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  inst_grid/cell2440/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2501/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        57.875ns  (logic 1.631ns (2.818%)  route 56.244ns (97.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2344, routed)       30.440    31.947    inst_grid/cell2865/CPU_RESETN_IBUF
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.124    32.071 r  inst_grid/cell2865/cell_state[0]_i_1/O
                         net (fo=1329, routed)       25.804    57.875    inst_grid/cell2501/cell_state_reg[0]_9
    SLICE_X61Y39         FDRE                                         r  inst_grid/cell2501/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        1.672     5.094    inst_grid/cell2501/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  inst_grid/cell2501/cell_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell579/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell579/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         LDCE                         0.000     0.000 r  inst_grid/cell579/next_cell_state_reg[0]/G
    SLICE_X65Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell579/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.099     0.257    inst_grid/cell579/next_cell_state
    SLICE_X66Y96         FDRE                                         r  inst_grid/cell579/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.840     2.005    inst_grid/cell579/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y96         FDRE                                         r  inst_grid/cell579/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell1798/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1798/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         LDCE                         0.000     0.000 r  inst_grid/cell1798/next_cell_state_reg[0]/G
    SLICE_X87Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1798/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell1798/next_cell_state
    SLICE_X89Y57         FDRE                                         r  inst_grid/cell1798/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.878     2.043    inst_grid/cell1798/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  inst_grid/cell1798/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell2999/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell2999/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         LDCE                         0.000     0.000 r  inst_grid/cell2999/next_cell_state_reg[0]/G
    SLICE_X65Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell2999/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell2999/next_cell_state
    SLICE_X67Y22         FDRE                                         r  inst_grid/cell2999/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.897     2.062    inst_grid/cell2999/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y22         FDRE                                         r  inst_grid/cell2999/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell3526/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell3526/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          LDCE                         0.000     0.000 r  inst_grid/cell3526/next_cell_state_reg[0]/G
    SLICE_X13Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell3526/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell3526/next_cell_state
    SLICE_X14Y6          FDRE                                         r  inst_grid/cell3526/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.916     2.081    inst_grid/cell3526/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  inst_grid/cell3526/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell1558/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1558/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.944%)  route 0.106ns (40.056%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         LDCE                         0.000     0.000 r  inst_grid/cell1558/next_cell_state_reg[0]/G
    SLICE_X86Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1558/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.106     0.264    inst_grid/cell1558/next_cell_state
    SLICE_X88Y65         FDRE                                         r  inst_grid/cell1558/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.873     2.038    inst_grid/cell1558/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  inst_grid/cell1558/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell1918/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1918/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.944%)  route 0.106ns (40.056%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         LDCE                         0.000     0.000 r  inst_grid/cell1918/next_cell_state_reg[0]/G
    SLICE_X86Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1918/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.106     0.264    inst_grid/cell1918/next_cell_state
    SLICE_X88Y54         FDRE                                         r  inst_grid/cell1918/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.879     2.044    inst_grid/cell1918/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  inst_grid/cell1918/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell2328/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell2328/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.653%)  route 0.107ns (40.347%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         LDCE                         0.000     0.000 r  inst_grid/cell2328/next_cell_state_reg[0]/G
    SLICE_X71Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell2328/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.107     0.265    inst_grid/cell2328/next_cell_state
    SLICE_X68Y42         FDRE                                         r  inst_grid/cell2328/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.909     2.074    inst_grid/cell2328/CLK100MHZ_IBUF_BUFG
    SLICE_X68Y42         FDRE                                         r  inst_grid/cell2328/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell1123/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1123/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         LDCE                         0.000     0.000 r  inst_grid/cell1123/next_cell_state_reg[0]/G
    SLICE_X71Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1123/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    inst_grid/cell1123/next_cell_state
    SLICE_X71Y79         FDRE                                         r  inst_grid/cell1123/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.829     1.994    inst_grid/cell1123/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y79         FDRE                                         r  inst_grid/cell1123/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell1136/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1136/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         LDCE                         0.000     0.000 r  inst_grid/cell1136/next_cell_state_reg[0]/G
    SLICE_X87Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1136/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    inst_grid/cell1136/next_cell_state
    SLICE_X87Y78         FDRE                                         r  inst_grid/cell1136/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.867     2.032    inst_grid/cell1136/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  inst_grid/cell1136/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell1188/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1188/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y76         LDCE                         0.000     0.000 r  inst_grid/cell1188/next_cell_state_reg[0]/G
    SLICE_X77Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1188/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    inst_grid/cell1188/next_cell_state
    SLICE_X77Y75         FDRE                                         r  inst_grid/cell1188/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3725, routed)        0.854     2.019    inst_grid/cell1188/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y75         FDRE                                         r  inst_grid/cell1188/cell_state_reg[0]/C





