#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 30 01:47:17 2025
# Process ID: 16696
# Current directory: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top.vdi
# Journal file: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4\vivado.jou
# Running On: DESKTOP-U9NB2CD, OS: Windows, CPU Frequency: 4100 MHz, CPU Physical cores: 16, Host memory: 137359 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 482.902 ; gain = 178.285
Command: link_design -top top -part xcku3p-ffva676-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.dcp' for cell 'clocking_gen.sys_clk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b.dcp' for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd.dcp' for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic.dcp' for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo.dcp' for cell 'input_memory_fifo/input_cdc_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_pixel_hold_ram/input_pixel_hold_ram.dcp' for cell 'input_memory_fifo/pixel_hold_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/output_buffer_ram/output_buffer_ram.dcp' for cell 'output_memory/output_memory'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1638.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo.xdc] for cell 'input_memory_fifo/input_cdc_fifo/U0'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo.xdc] for cell 'input_memory_fifo/input_cdc_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/vio_0/vio_0.xdc will not be read for this module.
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm_board.xdc] for cell 'clocking_gen.sys_clk/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm_board.xdc] for cell 'clocking_gen.sys_clk/inst'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc] for cell 'clocking_gen.sys_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc:54]
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc] for cell 'clocking_gen.sys_clk/inst'
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-627] No clocks matched 'sysclk'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:16]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1]'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:17]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:17]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:242]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo_clocks.xdc] for cell 'input_memory_fifo/input_cdc_fifo/U0'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo_clocks.xdc] for cell 'input_memory_fifo/input_cdc_fifo/U0'
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2120.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 39 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

20 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2120.633 ; gain = 1562.922
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2120.633 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f4a5954d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2395.117 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f4a5954d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2395.117 ; gain = 0.000
Phase 1 Initialization | Checksum: f4a5954d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2395.117 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: f4a5954d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.062 ; gain = 64.945

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f4a5954d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.062 ; gain = 64.945
Phase 2 Timer Update And Timing Data Collection | Checksum: f4a5954d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.062 ; gain = 64.945

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4858 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e1c7f611

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.062 ; gain = 64.945
Retarget | Checksum: 1e1c7f611
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Retarget, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 176710598

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.062 ; gain = 64.945
Constant propagation | Checksum: 176710598
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 224 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1648b84e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2460.062 ; gain = 64.945
Sweep | Checksum: 1648b84e2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 567 cells
INFO: [Opt 31-1021] In phase Sweep, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1648b84e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2460.062 ; gain = 64.945
BUFG optimization | Checksum: 1648b84e2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1648b84e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2460.062 ; gain = 64.945
Shift Register Optimization | Checksum: 1648b84e2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device xcku3p is unsupported

Phase 8 Remap
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2742.328 ; gain = 0.000
Phase 8 Remap | Checksum: 1e5492a0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.543 ; gain = 450.426
Remap | Checksum: 1e5492a0f
INFO: [Opt 31-389] Phase Remap created 51 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Remap, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1aa7a3f6a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.543 ; gain = 450.426
Post Processing Netlist | Checksum: 1aa7a3f6a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 10 Finalization

Phase 10.1 Finalizing Design Cores and Updating Shapes
Phase 10.1 Finalizing Design Cores and Updating Shapes | Checksum: 2006572e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.543 ; gain = 450.426

Phase 10.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2845.543 ; gain = 0.000
Phase 10.2 Verifying Netlist Connectivity | Checksum: 2006572e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.543 ; gain = 450.426
Phase 10 Finalization | Checksum: 2006572e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.543 ; gain = 450.426
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              10  |                                              6  |
|  Constant propagation         |               0  |             224  |                                              6  |
|  Sweep                        |               0  |             567  |                                             30  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |              51  |              54  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2006572e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.543 ; gain = 450.426
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2845.543 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2845.543 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2006572e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2845.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2845.543 ; gain = 724.910
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2966.074 ; gain = 10.078
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.074 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2966.074 ; gain = 10.078
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2966.074 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2966.074 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2966.074 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2966.074 ; gain = 10.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2983.008 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102138638

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2983.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2983.008 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16a7fbba6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21bc4e9ed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21bc4e9ed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 4415.137 ; gain = 1432.129
Phase 1 Placer Initialization | Checksum: 21bc4e9ed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1c9a9230c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2115eb70d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2115eb70d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1f10bd1ef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1f10bd1ef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4415.137 ; gain = 1432.129
Phase 2.1.1 Partition Driven Placement | Checksum: 1f10bd1ef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4415.137 ; gain = 1432.129
Phase 2.1 Floorplanning | Checksum: 1f10bd1ef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f10bd1ef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18f8798f7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a8156938

Time (s): cpu = 00:01:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4415.137 ; gain = 1432.129

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 630 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 279 nets or LUTs. Breaked 0 LUT, combined 279 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 21 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 16 nets.  Re-placed 75 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 10 existing cells and moved 75 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4416.367 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 18 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/row_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_1/row_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/col_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_2/col_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_1/col_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_1/col_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_2/row_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/row_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_cr_presub_mult/p0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_cb_presub_mult/p0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0. Moved MReg to PReg
INFO: [Physopt 32-775] End 2 Pass. Optimized 28 nets or cells. Created 432 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4416.367 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4416.367 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            279  |                   279  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             10  |                    16  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          432  |              0  |                    28  |           0  |           1  |  00:00:04  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          432  |            289  |                   323  |           0  |          10  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: d70d2e2e

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4416.367 ; gain = 1433.359
Phase 2.4 Global Placement Core | Checksum: eb46527a

Time (s): cpu = 00:02:14 ; elapsed = 00:01:27 . Memory (MB): peak = 4416.367 ; gain = 1433.359
Phase 2 Global Placement | Checksum: eb46527a

Time (s): cpu = 00:02:14 ; elapsed = 00:01:27 . Memory (MB): peak = 4416.367 ; gain = 1433.359

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad294bf8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:33 . Memory (MB): peak = 4416.367 ; gain = 1433.359

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 112c536d6

Time (s): cpu = 00:02:26 ; elapsed = 00:01:33 . Memory (MB): peak = 4416.367 ; gain = 1433.359

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1189e2613

Time (s): cpu = 00:02:50 ; elapsed = 00:01:47 . Memory (MB): peak = 4416.367 ; gain = 1433.359

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 17e05b2d1

Time (s): cpu = 00:03:01 ; elapsed = 00:01:53 . Memory (MB): peak = 4425.316 ; gain = 1442.309
Phase 3.3.2 Slice Area Swap | Checksum: 17e05b2d1

Time (s): cpu = 00:03:01 ; elapsed = 00:01:53 . Memory (MB): peak = 4426.371 ; gain = 1443.363
Phase 3.3 Small Shape DP | Checksum: f31c8aa4

Time (s): cpu = 00:03:24 ; elapsed = 00:02:06 . Memory (MB): peak = 4430.277 ; gain = 1447.270

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: d4d23a32

Time (s): cpu = 00:03:25 ; elapsed = 00:02:06 . Memory (MB): peak = 4430.277 ; gain = 1447.270

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1bf0d85c2

Time (s): cpu = 00:03:25 ; elapsed = 00:02:06 . Memory (MB): peak = 4430.277 ; gain = 1447.270

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1461cc70b

Time (s): cpu = 00:03:32 ; elapsed = 00:02:10 . Memory (MB): peak = 4430.277 ; gain = 1447.270
Phase 3 Detail Placement | Checksum: 1461cc70b

Time (s): cpu = 00:03:32 ; elapsed = 00:02:10 . Memory (MB): peak = 4430.277 ; gain = 1447.270

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16725b65f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.061 | TNS=-0.061 |
Phase 1 Physical Synthesis Initialization | Checksum: 114d0c7ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.520 . Memory (MB): peak = 4493.535 ; gain = 0.000
INFO: [Place 46-35] Processed net ft600_send_recv/data_in_valid, inserted BUFG to drive 4151 loads.
INFO: [Place 46-45] Replicated bufg driver ft600_send_recv/ready_to_send_posedge_o_reg_replica
INFO: [Place 46-35] Processed net ft600_send_recv/ready_to_send_posedge_o_reg_1, inserted BUFG to drive 1294 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 110e471b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4493.535 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1194209bf

Time (s): cpu = 00:03:55 ; elapsed = 00:02:26 . Memory (MB): peak = 4493.535 ; gain = 1510.527

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.150. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ad26d7c

Time (s): cpu = 00:04:19 ; elapsed = 00:02:50 . Memory (MB): peak = 4493.535 ; gain = 1510.527

Time (s): cpu = 00:04:19 ; elapsed = 00:02:50 . Memory (MB): peak = 4493.535 ; gain = 1510.527
Phase 4.1 Post Commit Optimization | Checksum: 1ad26d7c

Time (s): cpu = 00:04:19 ; elapsed = 00:02:50 . Memory (MB): peak = 4493.535 ; gain = 1510.527
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4546.328 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2dc02e7e

Time (s): cpu = 00:04:33 ; elapsed = 00:02:59 . Memory (MB): peak = 4546.328 ; gain = 1563.320

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2dc02e7e

Time (s): cpu = 00:04:33 ; elapsed = 00:02:59 . Memory (MB): peak = 4546.328 ; gain = 1563.320
Phase 4.3 Placer Reporting | Checksum: 2dc02e7e

Time (s): cpu = 00:04:33 ; elapsed = 00:02:59 . Memory (MB): peak = 4546.328 ; gain = 1563.320

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4546.328 ; gain = 0.000

Time (s): cpu = 00:04:33 ; elapsed = 00:02:59 . Memory (MB): peak = 4546.328 ; gain = 1563.320
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8985210a

Time (s): cpu = 00:04:33 ; elapsed = 00:02:59 . Memory (MB): peak = 4546.328 ; gain = 1563.320
Ending Placer Task | Checksum: 7f9171bf

Time (s): cpu = 00:04:33 ; elapsed = 00:02:59 . Memory (MB): peak = 4546.328 ; gain = 1563.320
126 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:37 ; elapsed = 00:03:01 . Memory (MB): peak = 4546.328 ; gain = 1580.254
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 4546.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4546.328 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 4546.328 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4546.328 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4546.328 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 4546.328 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4546.328 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4546.328 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4546.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4546.328 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4560.387 ; gain = 8.918
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4560.387 ; gain = 8.914
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4560.387 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 4560.387 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4560.387 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4560.387 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4560.387 ; gain = 8.918
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 29af6de ConstDB: 0 ShapeSum: 6a08b9df RouteDB: 12edc102
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.830 . Memory (MB): peak = 4571.746 ; gain = 0.000
Post Restoration Checksum: NetGraph: 649ebb68 | NumContArr: d8bb5cc7 | Constraints: 73cbef2c | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 273cf01f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4571.746 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 273cf01f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4571.746 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 273cf01f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4571.746 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 31f86b36b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4644.980 ; gain = 73.234

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18f0e2004

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4644.980 ; gain = 73.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.163  | TNS=0.000  | WHS=-0.405 | THS=-14.477|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 22c2afd29

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 4644.980 ; gain = 73.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.163  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ce1a9b95

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4644.980 ; gain = 73.234

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000209755 %
  Global Horizontal Routing Utilization  = 0.000241873 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16350
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14012
  Number of Partially Routed Nets     = 2338
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 248910dca

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 248910dca

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 224f3dc33

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 4648.152 ; gain = 76.406
Phase 3 Initial Routing | Checksum: 2754b6540

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1978
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.051 | TNS=-0.051 | WHS=-0.002 | THS=-0.002 |

Phase 4.1 Global Iteration 0 | Checksum: 179fd5b76

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f1e00547

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4648.152 ; gain = 76.406
Phase 4 Rip-up And Reroute | Checksum: 1f1e00547

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 1f1e00547

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4648.152 ; gain = 76.406
Phase 5.1 TNS Cleanup | Checksum: 1f1e00547

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f1e00547

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4648.152 ; gain = 76.406
Phase 5 Delay and Skew Optimization | Checksum: 1f1e00547

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21809c774

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4648.152 ; gain = 76.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e025d0f8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4648.152 ; gain = 76.406
Phase 6 Post Hold Fix | Checksum: 1e025d0f8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.612654 %
  Global Horizontal Routing Utilization  = 0.784959 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e025d0f8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e025d0f8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e025d0f8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1e025d0f8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 11 Route finalize
Phase 11 Route finalize | Checksum: 1e025d0f8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 4648.152 ; gain = 76.406

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.085  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 22abf7567

Time (s): cpu = 00:01:21 ; elapsed = 00:00:46 . Memory (MB): peak = 4648.152 ; gain = 76.406
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 12ee75a42

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 4648.152 ; gain = 76.406
Ending Routing Task | Checksum: 12ee75a42

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 4648.152 ; gain = 76.406

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:49 . Memory (MB): peak = 4648.152 ; gain = 87.766
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4648.152 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
163 Infos, 6 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4648.152 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 4648.152 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4648.152 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4648.152 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 4648.152 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4648.152 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4648.152 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4648.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4648.152 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4648.152 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4648.152 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4648.152 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 4648.152 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4648.152 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4648.152 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4648.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_4/top_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri May 30 01:52:34 2025...
