ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 05, 2022 at 19:37:31 CST
ncverilog
	Lab2_Team25_Carry_Look_Ahead_Adder_8bit_t.v
	Lab2_Team25_Carry_Look_Ahead_Adder_8bit.v
Recompiling... reason: file './Lab2_Team25_Carry_Look_Ahead_Adder_8bit.v' is newer than expected.
	expected: Wed Oct  5 19:34:24 2022
	actual:   Wed Oct  5 19:36:04 2022
file: Lab2_Team25_Carry_Look_Ahead_Adder_8bit_t.v
	module worklib.Decode_And_Exectue_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: 
		$dumpvars("+all");
		               |
ncelab: *W,STRINT (./Lab2_Team25_Carry_Look_Ahead_Adder_8bit_t.v,21|17): String literal argument supplied to integer parameter.
.................... Done
	Generating native compiled code:
		worklib.Decode_And_Exectue_t:v <0x137e9fd5>
			streams:   6, words:  4928
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:               535      22
		Primitives:            414       1
		Registers:               3       3
		Scalar wires:            1       -
		Expanded wires:         16       2
		Initial blocks:          5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Decode_And_Exectue_t:v
Loading snapshot worklib.Decode_And_Exectue_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ./Lab2_Team25_Carry_Look_Ahead_Adder_8bit_t.v, line = 21, pos = 10
           Scope: Decode_And_Exectue_t
            Time: 0 FS + 0

Simulation complete via $finish(1) at time 131073 NS + 0
./Lab2_Team25_Carry_Look_Ahead_Adder_8bit_t.v:29 		#1 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 05, 2022 at 19:37:36 CST  (total: 00:00:05)
