\hypertarget{group___d_m_a__interrupt__enable__definitions}{}\section{D\+MA interrupt enable definitions}
\label{group___d_m_a__interrupt__enable__definitions}\index{D\+M\+A interrupt enable definitions@{D\+M\+A interrupt enable definitions}}


D\+MA interrupts definition.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+TC}~((uint32\+\_\+t)D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+C\+IE)\hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{}\label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+HT}~((uint32\+\_\+t)D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+H\+T\+IE)\hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{}\label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+TE}~((uint32\+\_\+t)D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+E\+IE)\hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{}\label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+D\+ME}~((uint32\+\_\+t)D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+M\+E\+IE)\hypertarget{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{}\label{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}

\item 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+FE}~((uint32\+\_\+t)0x00000080)\hypertarget{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{}\label{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA interrupts definition. 

