Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug  5 20:24:09 2025
| Host         : DESKTOP-TTFS3R7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TM_Block_wrapper_timing_summary_routed.rpt -pb TM_Block_wrapper_timing_summary_routed.pb -rpx TM_Block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TM_Block_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.541        0.000                      0                  464        0.109        0.000                      0                  464       41.160        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.541        0.000                      0                  464        0.109        0.000                      0                  464       41.160        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.541ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.040ns (19.160%)  route 4.388ns (80.840%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          1.521     7.131    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.255 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     8.078    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.202 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.702     8.904    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.028 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_2/O
                         net (fo=3, routed)           0.819     9.847    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.150     9.997 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_1/O
                         net (fo=1, routed)           0.523    10.520    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433    88.127    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.289    88.060    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                 77.541    

Slack (MET) :             77.714ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.996ns (18.684%)  route 4.335ns (81.316%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          2.066     7.676    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.150     7.826 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=3, routed)           1.246     9.072    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.328     9.400 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           1.022    10.422    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data0
    SLICE_X9Y76          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.425    88.119    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y76          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y76          FDRE (Setup_fdre_C_CE)      -0.205    88.136    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.136    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 77.714    

Slack (MET) :             77.812ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.044ns (20.187%)  route 4.128ns (79.813%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          1.521     7.131    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.255 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     8.078    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.202 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.702     8.904    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.028 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_2/O
                         net (fo=3, routed)           0.817     9.845    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.154     9.999 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[3]_i_1/O
                         net (fo=1, routed)           0.264    10.263    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[3]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433    88.127    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[3]/C
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.274    88.075    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[3]
  -------------------------------------------------------------------
                         required time                         88.075    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                 77.812    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.024ns (20.428%)  route 3.989ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          2.066     7.676    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.150     7.826 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=3, routed)           1.244     9.070    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.356     9.426 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.678    10.104    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429    88.123    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[1]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.413    87.932    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.024ns (20.428%)  route 3.989ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          2.066     7.676    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.150     7.826 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=3, routed)           1.244     9.070    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.356     9.426 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.678    10.104    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429    88.123    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[2]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.413    87.932    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.024ns (20.428%)  route 3.989ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          2.066     7.676    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.150     7.826 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=3, routed)           1.244     9.070    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.356     9.426 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.678    10.104    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429    88.123    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[3]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.413    87.932    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[3]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.024ns (20.428%)  route 3.989ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          2.066     7.676    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.150     7.826 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=3, routed)           1.244     9.070    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.356     9.426 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.678    10.104    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429    88.123    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[4]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.413    87.932    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[4]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.024ns (20.428%)  route 3.989ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          2.066     7.676    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.150     7.826 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=3, routed)           1.244     9.070    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.356     9.426 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.678    10.104    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429    88.123    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[5]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.413    87.932    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.024ns (20.428%)  route 3.989ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y82         FDPE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.610 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          2.066     7.676    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_busy
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.150     7.826 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=3, routed)           1.244     9.070    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.356     9.426 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.678    10.104    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data[7]
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429    88.123    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y78         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[7]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.413    87.932    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.878ns  (required time - arrival time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.014ns (19.544%)  route 4.174ns (80.456%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 88.194 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.158    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y82          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=50, routed)          2.119     7.795    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/state[0]
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.919 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_i_4/O
                         net (fo=5, routed)           0.447     8.366    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_i_4_n_0
    SLICE_X10Y80         LUT5 (Prop_lut5_I0_O)        0.124     8.490 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=9, routed)           0.600     9.090    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.665     9.879    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.124    10.003 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.343    10.346    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.500    88.194    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y83          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.270    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    88.224    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.224    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                 77.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/rtc_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.459    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y79          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/rtc_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.600 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/rtc_data_reg[2]/Q
                         net (fo=1, routed)           0.056     1.656    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/rtc_data_reg_n_0_[2]
    SLICE_X8Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.701 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.701    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[2]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     1.972    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y79          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.120     1.592    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.581     1.485    TM_Block_i/MUX_2to1_0/U0/sysclk
    SLICE_X5Y78          FDRE                                         r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/Q
                         net (fo=1, routed)           0.110     1.736    TM_Block_i/UART_TXmod_0/U0/i_TX_Byte[4]
    SLICE_X5Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.850     2.000    TM_Block_i/UART_TXmod_0/U0/sysclk
    SLICE_X5Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.070     1.570    TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.487    TM_Block_i/MUX_2to1_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/Q
                         net (fo=1, routed)           0.116     1.744    TM_Block_i/UART_TXmod_0/U0/i_TX_Byte[3]
    SLICE_X4Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.850     2.000    TM_Block_i/UART_TXmod_0/U0/sysclk
    SLICE_X4Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.072     1.572    TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.460    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X11Y80         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_rd_reg[0]/Q
                         net (fo=8, routed)           0.139     1.740    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_data_read[0]
    SLICE_X9Y81          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.824     1.974    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y81          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[0]/C
                         clock pessimism             -0.479     1.495    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.070     1.565    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/temp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.581     1.485    TM_Block_i/MUX_2to1_0/U0/sysclk
    SLICE_X4Y77          FDRE                                         r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/Q
                         net (fo=1, routed)           0.124     1.750    TM_Block_i/UART_TXmod_0/U0/i_TX_Byte[0]
    SLICE_X4Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.850     2.000    TM_Block_i/UART_TXmod_0/U0/sysclk
    SLICE_X4Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.070     1.570    TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.582     1.486    TM_Block_i/MUX_2to1_0/U0/sysclk
    SLICE_X6Y79          FDRE                                         r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/Q
                         net (fo=1, routed)           0.101     1.751    TM_Block_i/UART_TXmod_0/U0/i_TX_Byte[2]
    SLICE_X4Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.850     2.000    TM_Block_i/UART_TXmod_0/U0/sysclk
    SLICE_X4Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.070     1.570    TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.487    TM_Block_i/MUX_2to1_0/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/Q
                         net (fo=1, routed)           0.099     1.750    TM_Block_i/UART_TXmod_0/U0/i_TX_Byte[5]
    SLICE_X5Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.850     2.000    TM_Block_i/UART_TXmod_0/U0/sysclk
    SLICE_X5Y79          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.066     1.566    TM_Block_i/UART_TXmod_0/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.897%)  route 0.147ns (51.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.559     1.463    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/Q
                         net (fo=7, routed)           0.147     1.751    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_wr[0]
    SLICE_X11Y83         FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     1.976    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X11Y83         FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_tx_reg[0]/C
                         clock pessimism             -0.479     1.497    
    SLICE_X11Y83         FDRE (Hold_fdre_C_D)         0.070     1.567    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TM_Block_i/MUX_2to1_0/U0/State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.581     1.485    TM_Block_i/MUX_2to1_0/U0/sysclk
    SLICE_X4Y78          FDRE                                         r  TM_Block_i/MUX_2to1_0/U0/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  TM_Block_i/MUX_2to1_0/U0/State_reg/Q
                         net (fo=10, routed)          0.111     1.737    TM_Block_i/MUX_2to1_0/U0/State
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.045     1.782 r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.782    TM_Block_i/MUX_2to1_0/U0/p_0_in[4]
    SLICE_X5Y78          FDRE                                         r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.850     1.999    TM_Block_i/MUX_2to1_0/U0/sysclk
    SLICE_X5Y78          FDRE                                         r  TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092     1.590    TM_Block_i/MUX_2to1_0/U0/mux_TX_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_rd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/alt_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.460    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X11Y80         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/data_rd_reg[3]/Q
                         net (fo=8, routed)           0.128     1.729    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/i_data_read[3]
    SLICE_X10Y80         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/alt_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     1.973    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y80         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/alt_data_reg[3]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.063     1.536    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/alt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y75    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y75    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y76    TM_Block_i/GNSS_Reader_NO_TX_0/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 4.364ns (49.159%)  route 4.513ns (50.841%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.092    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X11Y82         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.456     5.548 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.146     6.693    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.150     6.843 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           3.367    10.211    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.758    13.969 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.969    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.168ns (53.290%)  route 3.653ns (46.710%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.552     5.096    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y86         FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.671     6.285    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_clk
    SLICE_X12Y85         LUT2 (Prop_lut2_I0_O)        0.124     6.409 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           2.982     9.391    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    12.916 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.916    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 3.981ns (55.810%)  route 3.152ns (44.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.156    TM_Block_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y78          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  TM_Block_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           3.152     8.763    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.288 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.288    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 3.948ns (58.141%)  route 2.843ns (41.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.616     5.160    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y84          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           2.843     8.458    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.950 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.950    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.685ns  (logic 3.961ns (69.669%)  route 1.724ns (30.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.789     5.333    TM_Block_i/Switchmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  TM_Block_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=1, routed)           1.724     7.513    GNSS_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.018 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000    11.018    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 3.964ns (70.314%)  route 1.674ns (29.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.789     5.333    TM_Block_i/Switchmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  TM_Block_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.674     7.463    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    10.971 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    10.971    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/GNSS_Reader_NO_TX_0/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.558ns  (logic 4.021ns (72.352%)  route 1.537ns (27.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.619     5.163    TM_Block_i/GNSS_Reader_NO_TX_0/UART_TXmod_0/U0/sysclk
    SLICE_X64Y84         FDRE                                         r  TM_Block_i/GNSS_Reader_NO_TX_0/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518     5.681 r  TM_Block_i/GNSS_Reader_NO_TX_0/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.537     7.217    GNSS_RX_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    10.720 r  GNSS_RX_OBUF_inst/O
                         net (fo=0)                   0.000    10.720    GNSS_RX
    L3                                                                r  GNSS_RX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TM_Block_i/GNSS_Reader_NO_TX_0/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 1.368ns (82.432%)  route 0.292ns (17.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.589     1.493    TM_Block_i/GNSS_Reader_NO_TX_0/UART_TXmod_0/U0/sysclk
    SLICE_X64Y84         FDRE                                         r  TM_Block_i/GNSS_Reader_NO_TX_0/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  TM_Block_i/GNSS_Reader_NO_TX_0/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.292     1.948    GNSS_RX_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.153 r  GNSS_RX_OBUF_inst/O
                         net (fo=0)                   0.000     3.153    GNSS_RX
    L3                                                                r  GNSS_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.350ns (79.808%)  route 0.342ns (20.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.662     1.566    TM_Block_i/Switchmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  TM_Block_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           0.342     2.049    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.258 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.258    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.347ns (79.124%)  route 0.355ns (20.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.662     1.566    TM_Block_i/Switchmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  TM_Block_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=1, routed)           0.355     2.063    GNSS_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.269 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.269    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.334ns (62.098%)  route 0.815ns (37.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.587     1.491    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y84          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           0.815     2.446    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.640 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.367ns (58.540%)  route 0.968ns (41.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.487    TM_Block_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y78          FDRE                                         r  TM_Block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  TM_Block_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.968     2.596    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.821 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.821    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.033ns (43.494%)  route 1.342ns (56.506%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.560     1.464    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X12Y84         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           0.121     1.749    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           1.221     3.015    SCL_iobuf/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.839 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.839    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.128ns (40.443%)  route 1.661ns (59.557%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.462    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X11Y82         FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.128     1.590 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.253     1.842    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X12Y83         LUT4 (Prop_lut4_I1_O)        0.102     1.944 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.408     3.353    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.898     4.251 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.251    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.120ns  (logic 1.985ns (24.446%)  route 6.135ns (75.554%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.268     4.731    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.855 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     5.678    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.802 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.702     6.504    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.628 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_2/O
                         net (fo=3, routed)           0.819     7.447    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.150     7.597 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_1/O
                         net (fo=1, routed)           0.523     8.120    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433     4.797    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.863ns  (logic 1.989ns (25.294%)  route 5.874ns (74.706%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.268     4.731    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.855 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     5.678    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.802 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.702     6.504    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.628 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_2/O
                         net (fo=3, routed)           0.817     7.445    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.154     7.599 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[3]_i_1/O
                         net (fo=1, routed)           0.264     7.863    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[3]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433     4.797    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.813ns  (logic 1.959ns (25.073%)  route 5.854ns (74.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.268     4.731    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.855 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     5.678    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.802 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.702     6.504    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.628 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_2/O
                         net (fo=3, routed)           0.682     7.310    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr0
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.434 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[6]_i_1/O
                         net (fo=1, routed)           0.379     7.813    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr[6]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.432     4.796    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y82          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.835ns (25.395%)  route 5.391ns (74.605%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.913     5.376    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     5.500 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_i_7/O
                         net (fo=1, routed)           0.670     6.170    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_i_7_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     6.294 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_i_5/O
                         net (fo=1, routed)           0.808     7.102    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_i_5_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.226 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_i_1/O
                         net (fo=1, routed)           0.000     7.226    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.432     4.796    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y82          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_rw_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.835ns (26.491%)  route 5.092ns (73.509%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.268     4.731    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.855 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     5.678    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.802 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.670     6.472    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.596 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_1/O
                         net (fo=4, routed)           0.331     6.927    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address0
    SLICE_X8Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433     4.797    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.835ns (26.491%)  route 5.092ns (73.509%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.268     4.731    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.855 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     5.678    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.802 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.670     6.472    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.596 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_1/O
                         net (fo=4, routed)           0.331     6.927    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address0
    SLICE_X8Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433     4.797    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.835ns (26.491%)  route 5.092ns (73.509%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.268     4.731    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.855 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     5.678    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.802 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.670     6.472    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.596 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_1/O
                         net (fo=4, routed)           0.331     6.927    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address0
    SLICE_X8Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433     4.797    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.835ns (26.491%)  route 5.092ns (73.509%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.268     4.731    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.855 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7/O
                         net (fo=2, routed)           0.823     5.678    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_7_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.802 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6/O
                         net (fo=2, routed)           0.670     6.472    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.596 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address[6]_i_1/O
                         net (fo=4, routed)           0.331     6.927    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address0
    SLICE_X8Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433     4.797    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y83          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_i2c_address_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.633ns  (logic 1.711ns (25.794%)  route 4.922ns (74.206%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.387     4.850    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X7Y81          LUT6 (Prop_lut6_I4_O)        0.124     4.974 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_3/O
                         net (fo=1, routed)           0.513     5.487    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.611 r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           1.022     6.633    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data0
    SLICE_X9Y76          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.425     4.789    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y76          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/addr_rw_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 1.587ns (24.771%)  route 4.819ns (75.229%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         3.987     5.450    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.574 r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/addr_rw[7]_i_1/O
                         net (fo=13, routed)          0.832     6.406    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/addr_rw0
    SLICE_X9Y84          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/addr_rw_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.434     4.798    TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/sysclk
    SLICE_X9Y84          FDRE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/I2Cmod_0/U0/addr_rw_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.276ns (29.873%)  route 0.648ns (70.127%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.648     0.879    TM_Block_i/Switchmod_0/U0/i_signal
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.045     0.924 r  TM_Block_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     0.924    TM_Block_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.934     2.084    TM_Block_i/Switchmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.231ns (24.283%)  route 0.720ns (75.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.720     0.951    TM_Block_i/Switchmod_0/U0/i_signal
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.934     2.084    TM_Block_i/Switchmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.231ns (22.623%)  route 0.790ns (77.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.790     1.021    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y87          FDCE                                         f  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.858     2.007    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y87          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.231ns (22.623%)  route 0.790ns (77.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.790     1.021    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y87          FDCE                                         f  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.858     2.007    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y87          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.279ns (26.665%)  route 0.767ns (73.335%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.648     0.879    TM_Block_i/Switchmod_0/U0/i_signal
    SLICE_X0Y125         LUT3 (Prop_lut3_I1_O)        0.048     0.927 r  TM_Block_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.119     1.046    TM_Block_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.934     2.084    TM_Block_i/Switchmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  TM_Block_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.231ns (21.389%)  route 0.849ns (78.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.849     1.080    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X6Y86          FDCE                                         f  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.856     2.006    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y86          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[10]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.231ns (21.389%)  route 0.849ns (78.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.849     1.080    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X6Y86          FDCE                                         f  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.856     2.006    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y86          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[11]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.231ns (21.389%)  route 0.849ns (78.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.849     1.080    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X6Y86          FDCE                                         f  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.856     2.006    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y86          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[8]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.231ns (21.389%)  route 0.849ns (78.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.849     1.080    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X6Y86          FDCE                                         f  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.856     2.006    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y86          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[9]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.231ns (21.293%)  route 0.854ns (78.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=184, routed)         0.854     1.085    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y86          FDCE                                         f  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.856     2.006    TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y86          FDCE                                         r  TM_Block_i/I2C_Reader_NO_TX_0/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/C





