synthesis:  version Radiant Software (64-bit) 2023.2.1.288.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Nov 14 09:38:40 2025


Command Line:  C:\lscc\radiant\2023.2\ispfpga\bin\nt64\synthesis.exe -f FPGA_Intan_Driver_impl_1_lattice.synproj -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top_level.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FPGA_Intan_Driver_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is FPGA_Intan_Driver_impl_1_cpe.ldc.
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/CLK_48MHz (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/FIFO_MEM (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/STM32_FIFO (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1 (searchpath added)
-path C:/lscc/radiant/2023.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/CLK_48MHz/rtl/CLK_48MHz.v
Verilog design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/STM32_FIFO/rtl/STM32_FIFO.v
Verilog design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/top_level_tb.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/Controller_RHD_Sampling_tb.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/top_level.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/Controller_RHD_Sampling.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/Controller_RHD_FIFO.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v. VERI-1482
Analyzing Verilog file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/stm32_fifo/rtl/stm32_fifo.v. VERI-1482
Analyzing Verilog file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd(6): analyzing entity controller_rhd_fifo. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd(50): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd(6): analyzing entity spi_master. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd(34): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd(44): analyzing entity spi_master_cs. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd(75): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd(5): analyzing entity controller_rhd_sampling. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd(75): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd(5): analyzing entity top_level. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd(62): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd(5): analyzing entity top_level_tb. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd(8): analyzing architecture sim. VHDL-1010
INFO <35929000> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd(81): input pin ctrl0_in has no actual or default value. VHDL-9000
INFO <35921259> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd(44): ctrl0_in is declared here. VHDL-1259
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd(5): analyzing entity controller_rhd_sampling_tb. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd(8): analyzing architecture testbench. VHDL-1010
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
WARNING <35935040> - synthesis: Register w_reset clock is stuck at One. VDB-5040
WARNING <35935040> - synthesis: Register w_reset clock is stuck at One. VDB-5040
WARNING <35935050> - synthesis: input port CTRL0_IN is not connected on this instance. VDB-5050
Top module name (VHDL, mixed language): top_level
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - synthesis: Initial value found on net rgb2_sig will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net rgb3_sig will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net pwr_2 will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[31] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[30] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[29] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[28] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[27] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[26] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[25] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[24] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[23] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[22] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[21] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[20] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[19] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[18] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[17] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[16] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[15] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[14] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[13] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[12] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[11] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[10] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[9] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[8] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net NUM_DATA[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net gnd_2 will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net pwr_2 will be ignored due to unrecognized driver type
WARNING <35931038> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd(195): ram data_array_original_ramnet has no write-port on it. VDB-1038
CRITICAL <35001747> - synthesis: Bit(s) of register driving top_level/w_Controller_Mode[3:0] stuck at '0': 3, 2, 1, 0
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
######## Converting I/O port o_STM32_SPI_MOSI to output.
######## Converting I/O port i_STM32_SPI_MISO to output.
######## Converting I/O port o_STM32_SPI_Clk to output.
######## Converting I/O port o_STM32_SPI_CS_n to output.
CRITICAL <35002028> - synthesis: I/O Port CTRL0_IN 's net has no driver and is unused.
WARNING <35931002> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v(139): net \pll_inst/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING <35931002> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v(140): net \pll_inst/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \pll_inst/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \pll_inst/lscc_pll_inst/sdi_i. Patching with GND.
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[0][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[1][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[2][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[3][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[4][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[5][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[6][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[7][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[8][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[9][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[10][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[11][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[12][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[13][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[14][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[15][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[16][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[17][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[18][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[19][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[20][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[21][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[22][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[23][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[24][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[25][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[26][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[27][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[28][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[29][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[30][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_array[31][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/int_FIFO_RE clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/stm32_counter[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/stm32_state[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/int_STM32_TX_Byte[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/int_STM32_TX_DV clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/init_FIFO_Read clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/int_RHD_TX_Byte[15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/int_RHD_TX_DV clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/rhd_index[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/rhd_done_config clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/data_array_send_count[6:0] stuck at '0': 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/rhd_state[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/alt_counter[1:0] stuck at '0': 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/full_cycle_count[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/temp_buffer[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/rgd_info_sig_2 clock is stuck at One. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i1 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i3 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i4 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i6 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i7 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i8 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i9 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i10 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i11 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i12 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i13 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i14 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/channel_array[0]_i15 clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count[9:0] stuck at '0': 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count[2:0] stuck at '0': 1, 0
CRITICAL <35001748> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count[2:0] stuck at '1': 2
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS[1:0] stuck at '0': 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/r_CS_n clock is stuck at One. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_WE clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - synthesis: Bit(s) of register driving \Controller_inst/o_FIFO_Data[31:0] stuck at '1': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges[10:0] stuck at '0': 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_Leading_Edge clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_Trailing_Edge clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_DV clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_MOSI clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/o_STM32_RX_Byte_Rising[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/o_RX_Byte_Falling[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_RX_DV clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_RX_Bit_Count[9:0] stuck at '1': 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_Clk clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_TX_Ready clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - synthesis: Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[8:0] stuck at '1': 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count[4:0] stuck at '0': 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count[2:0] stuck at '0': 1, 0
CRITICAL <35001748> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count[2:0] stuck at '1': 2
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS[1:0] stuck at '0': 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_n clock is stuck at One. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges[5:0] stuck at '0': 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte[15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/o_RHD_RX_Byte_Rising[15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/o_RHD_RX_Byte_Falling[15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[4:0] stuck at '1': 4, 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[3:0] stuck at '1': 3, 2, 1, 0
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.AFull.almost_full_ext_r clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.AEmpty.almost_empty_ext_r clock is stuck at One. VDB-5040
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/int_FIFO_COUNT[7:0] stuck at '0': 7, 6, 5, 4, 3, 2, 1, 0
Constant propagated thru Write Port :\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/clk_write_port_100.

Constant propagated thru Read Port :\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/read_port_103.

CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/int_FIFO_Q[31:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_raw_r[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0



CRITICAL <35002028> - synthesis: I/O Port i_RHD_SPI_MISO 's net has no driver and is unused.
CRITICAL <35002028> - synthesis: I/O Port CTRL0_IN 's net has no driver and is unused.

################### Begin Area Report (top_level)######################
Number of register bits => 0 of 5280 (0 % )
IB => 1
OB => 24
OBZ_B => 3
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 0

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : o_reset_Counter[0], loads : 0
  Net : o_reset_Counter[1], loads : 0
  Net : o_reset_Counter[2], loads : 0
  Net : o_reset_Counter[3], loads : 0
  Net : o_reset_Counter[4], loads : 0
  Net : o_reset_Counter[5], loads : 0
  Net : o_reset_Counter[6], loads : 0
  Net : o_reset_Counter[7], loads : 0
  Net : o_reset, loads : 0
  Net : o_Controller_Mode[0], loads : 0
################### End Clock Report ##################

Peak Memory Usage: 190 MB

--------------------------------------------------------------
Total CPU Time: 11 secs 
Total REAL Time: 12 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: a4c51686fd6f77aef4b7c2577981fbf5c931ae37
