// Seed: 741809654
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_3 - 1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  tri1  id_5,
    output wand  id_6,
    output tri0  id_7,
    input  wand  id_8,
    input  wor   id_9,
    output uwire id_10
);
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12, id_12
  );
endmodule
