{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592456222630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592456222630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 12:57:02 2020 " "Processing started: Thu Jun 18 12:57:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592456222630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592456222630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592456222630 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592456225025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456225080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456225080 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "FIFO_IN packed FIFO.v(24) " "Verilog HDL Port Declaration warning at FIFO.v(24): data type declaration for \"FIFO_IN\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592456225080 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "FIFO_IN FIFO.v(18) " "HDL info at FIFO.v(18): see declaration for object \"FIFO_IN\"" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456225080 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "FIFO_OUT packed FIFO.v(27) " "Verilog HDL Port Declaration warning at FIFO.v(27): data type declaration for \"FIFO_OUT\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592456225080 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "FIFO_OUT FIFO.v(21) " "HDL info at FIFO.v(21): see declaration for object \"FIFO_OUT\"" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456225080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO " "Elaborating entity \"FIFO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592456225120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO.v(54) " "Verilog HDL assignment warning at FIFO.v(54): truncated value with size 32 to match size of target (3)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592456225121 "|FIFO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO.v(56) " "Verilog HDL assignment warning at FIFO.v(56): truncated value with size 32 to match size of target (3)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592456225121 "|FIFO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_addr_ns FIFO.v(53) " "Verilog HDL Always Construct warning at FIFO.v(53): inferring latch(es) for variable \"w_addr_ns\", which holds its previous value in one or more paths through the always construct" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1592456225122 "|FIFO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_addr_ns FIFO.v(53) " "Verilog HDL Always Construct warning at FIFO.v(53): inferring latch(es) for variable \"r_addr_ns\", which holds its previous value in one or more paths through the always construct" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1592456225122 "|FIFO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FIFO_OUT_NS FIFO.v(64) " "Verilog HDL Always Construct warning at FIFO.v(64): inferring latch(es) for variable \"FIFO_OUT_NS\", which holds its previous value in one or more paths through the always construct" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1592456225123 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[0\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[0\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225124 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[1\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[1\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225124 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[2\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[2\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225124 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[3\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[3\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225124 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[4\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[4\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225124 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[5\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[5\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225124 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[6\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[6\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225125 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[7\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[7\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225125 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_addr_ns\[0\] FIFO.v(55) " "Inferred latch for \"r_addr_ns\[0\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225125 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_addr_ns\[1\] FIFO.v(55) " "Inferred latch for \"r_addr_ns\[1\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225125 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_addr_ns\[2\] FIFO.v(55) " "Inferred latch for \"r_addr_ns\[2\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225125 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr_ns\[0\] FIFO.v(55) " "Inferred latch for \"w_addr_ns\[0\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225125 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr_ns\[1\] FIFO.v(55) " "Inferred latch for \"w_addr_ns\[1\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225125 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr_ns\[2\] FIFO.v(55) " "Inferred latch for \"w_addr_ns\[2\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456225125 "|FIFO"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "FIFO.v" "Mod1" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456225361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "FIFO.v" "Mod0" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456225361 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1592456225361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456225415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592456225415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592456225415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592456225415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592456225415 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592456225415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h9m " "Found entity 1: lpm_divide_h9m" {  } { { "db/lpm_divide_h9m.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/lpm_divide_h9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456225490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456225490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456225516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456225516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_04f " "Found entity 1: alt_u_div_04f" {  } { { "db/alt_u_div_04f.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/alt_u_div_04f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456225540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456225540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456225615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456225615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456225691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456225691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr_ns\[0\] " "Latch w_addr_ns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal w_addr\[0\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225864 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_addr_ns\[0\] " "Latch r_addr_ns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225864 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr_ns\[1\] " "Latch w_addr_ns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal w_addr\[1\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225864 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_addr_ns\[1\] " "Latch r_addr_ns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[1\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225864 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr_ns\[2\] " "Latch w_addr_ns\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal w_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225864 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_addr_ns\[2\] " "Latch r_addr_ns\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225864 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[0\] " "Latch FIFO_OUT_NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225864 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[1\] " "Latch FIFO_OUT_NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225865 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[2\] " "Latch FIFO_OUT_NS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225865 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[3\] " "Latch FIFO_OUT_NS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225865 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[4\] " "Latch FIFO_OUT_NS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225865 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[5\] " "Latch FIFO_OUT_NS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225865 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[6\] " "Latch FIFO_OUT_NS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225865 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[7\] " "Latch FIFO_OUT_NS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456225865 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456225865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592456226062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592456226413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456226413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592456226465 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592456226465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592456226465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592456226465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592456226487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 12:57:06 2020 " "Processing ended: Thu Jun 18 12:57:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592456226487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592456226487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592456226487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592456226487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592456228374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592456228375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 12:57:07 2020 " "Processing started: Thu Jun 18 12:57:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592456228375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592456228375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIFO -c FIFO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592456228375 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592456228485 ""}
{ "Info" "0" "" "Project  = FIFO" {  } {  } 0 0 "Project  = FIFO" 0 0 "Fitter" 0 0 1592456228485 ""}
{ "Info" "0" "" "Revision = FIFO" {  } {  } 0 0 "Revision = FIFO" 0 0 "Fitter" 0 0 1592456228485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1592456228553 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIFO EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FIFO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592456228559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592456228604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592456228604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592456228604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592456228685 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592456228696 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592456228884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592456228884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592456228884 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592456228884 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456228886 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456228886 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456228886 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456228886 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456228886 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592456228886 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592456228887 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EMPTY " "Pin EMPTY not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EMPTY } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 19 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMPTY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FULL " "Pin FULL not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FULL } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 20 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FULL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[0\] " "Pin FIFO_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[0] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[1\] " "Pin FIFO_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[1] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[2\] " "Pin FIFO_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[2] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[3\] " "Pin FIFO_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[3] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[4\] " "Pin FIFO_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[4] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[5\] " "Pin FIFO_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[5] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[6\] " "Pin FIFO_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[6] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[7\] " "Pin FIFO_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[7] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYSCLK " "Pin SYSCLK not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { SYSCLK } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 14 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST_B " "Pin RST_B not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { RST_B } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 15 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR_EN " "Pin WR_EN not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { WR_EN } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 16 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_EN " "Pin RD_EN not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { RD_EN } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 17 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[0\] " "Pin FIFO_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[0] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[1\] " "Pin FIFO_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[1] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[2\] " "Pin FIFO_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[2] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[3\] " "Pin FIFO_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[3] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[4\] " "Pin FIFO_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[4] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[5\] " "Pin FIFO_IN\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[5] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[6\] " "Pin FIFO_IN\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[6] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[7\] " "Pin FIFO_IN\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[7] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456229150 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1592456229150 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1592456229366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO.sdc " "Synopsys Design Constraints File file not found: 'FIFO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592456229367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592456229368 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592456229370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592456229370 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592456229371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node SYSCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_addr\[0\] " "Destination node r_addr\[0\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_addr\[1\] " "Destination node r_addr\[1\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_addr\[2\] " "Destination node r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr\[0\] " "Destination node w_addr\[0\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr\[1\] " "Destination node w_addr\[1\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr\[2\] " "Destination node w_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592456229393 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 14 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always2~0  " "Automatically promoted node always2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr_ns\[1\]~0 " "Destination node w_addr_ns\[1\]~0" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr_ns\[0\]~1 " "Destination node w_addr_ns\[0\]~1" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr_ns\[2\]~2 " "Destination node w_addr_ns\[2\]~2" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr_ns\[0\]~3 " "Destination node w_addr_ns\[0\]~3" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~4 " "Destination node rtl~4" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~0 " "Destination node rtl~0" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~1 " "Destination node rtl~1" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~2 " "Destination node rtl~2" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~3 " "Destination node rtl~3" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456229393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592456229393 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { always2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229394 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229394 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229394 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229395 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229395 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_addr_ns\[0\]~1  " "Automatically promoted node w_addr_ns\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229395 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_B~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node RST_B~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456229395 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 15 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_B~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456229395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592456229681 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592456229682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592456229682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592456229683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592456229683 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592456229684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592456229684 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592456229684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592456229698 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1592456229699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592456229699 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 10 10 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 10 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1592456229702 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1592456229702 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1592456229702 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456229703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456229703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456229703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456229703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456229703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456229703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456229703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456229703 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1592456229703 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1592456229703 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456229729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592456230719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456230817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592456230824 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592456231644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456231644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592456231941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1592456232490 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592456232490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456233517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1592456233517 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592456233517 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1592456233530 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592456233594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592456233790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592456233848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592456234062 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456234664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zircon_Verilog/FIFO/output_files/FIFO.fit.smsg " "Generated suppressed messages file D:/Zircon_Verilog/FIFO/output_files/FIFO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592456234975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592456235332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 12:57:15 2020 " "Processing ended: Thu Jun 18 12:57:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592456235332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592456235332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592456235332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592456235332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592456236977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592456236977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 12:57:16 2020 " "Processing started: Thu Jun 18 12:57:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592456236977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592456236977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIFO -c FIFO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592456236977 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592456237688 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592456237708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592456237960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 12:57:17 2020 " "Processing ended: Thu Jun 18 12:57:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592456237960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592456237960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592456237960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592456237960 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592456238553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592456239833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592456239834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 12:57:19 2020 " "Processing started: Thu Jun 18 12:57:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592456239834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592456239834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIFO -c FIFO " "Command: quartus_sta FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592456239834 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1592456239948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592456240078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592456240079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592456240127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592456240127 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1592456240291 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO.sdc " "Synopsys Design Constraints File file not found: 'FIFO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1592456240367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1592456240368 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SYSCLK SYSCLK " "create_clock -period 1.000 -name SYSCLK SYSCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240369 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WR_EN WR_EN " "create_clock -period 1.000 -name WR_EN WR_EN" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240369 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1592456240370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240370 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1592456240372 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1592456240379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592456240498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592456240498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.779 " "Worst-case setup slack is -6.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.779             -74.787 SYSCLK  " "   -6.779             -74.787 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.539             -42.278 WR_EN  " "   -4.539             -42.278 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456240502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.106 " "Worst-case hold slack is -4.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.106             -30.890 WR_EN  " "   -4.106             -30.890 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.966               0.000 SYSCLK  " "    4.966               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456240506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592456240509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592456240511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.818 SYSCLK  " "   -3.000             -23.818 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 WR_EN  " "   -3.000              -3.000 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456240514 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1592456240571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1592456240595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1592456240898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592456240972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592456240972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.866 " "Worst-case setup slack is -5.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.866             -66.570 SYSCLK  " "   -5.866             -66.570 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.889             -37.779 WR_EN  " "   -3.889             -37.779 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456240976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.460 " "Worst-case hold slack is -3.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.460             -28.171 WR_EN  " "   -3.460             -28.171 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.540               0.000 SYSCLK  " "    4.540               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456240982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592456240986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592456240989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.818 SYSCLK  " "   -3.000             -23.818 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 WR_EN  " "   -3.000              -3.000 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456240994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456240994 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1592456241059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592456241261 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592456241261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.452 " "Worst-case setup slack is -3.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.452             -28.629 SYSCLK  " "   -3.452             -28.629 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461             -18.227 WR_EN  " "   -2.461             -18.227 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456241268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.373 " "Worst-case hold slack is -2.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.373             -16.121 WR_EN  " "   -2.373             -16.121 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.212               0.000 SYSCLK  " "    2.212               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456241275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592456241280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592456241285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.301 WR_EN  " "   -3.000             -41.301 WR_EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.720 SYSCLK  " "   -3.000             -17.720 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592456241289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592456241289 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592456241728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592456241729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592456241803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 12:57:21 2020 " "Processing ended: Thu Jun 18 12:57:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592456241803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592456241803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592456241803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592456241803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592456243492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592456243493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 12:57:23 2020 " "Processing started: Thu Jun 18 12:57:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592456243493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592456243493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FIFO -c FIFO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592456243493 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO.vo D:/Zircon_Verilog/FIFO/simulation/qsim// simulation " "Generated file FIFO.vo in folder \"D:/Zircon_Verilog/FIFO/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592456243822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592456243859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 12:57:23 2020 " "Processing ended: Thu Jun 18 12:57:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592456243859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592456243859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592456243859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592456243859 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592456244453 ""}
