
ç
v++_link_design_hw_emu$4acceea3-f02b-48ad-87bd-b656ffbac8d4"¦/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++  --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" --link -t hw_emu --platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm --config ./common/linker.cfg pl/ip/mm2s_hls.xo pl/ip/leaky_relu_hls.xo pl/ip/leaky_splitter_hls.xo pl/ip/s2mm_hls.xo aieml/libadf.a -o design_hw_emu.xsa 