#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 19 19:05:35 2022
# Process ID: 15508
# Current directory: C:/SSTU Dosyalar/project_experiment_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18132 C:\SSTU Dosyalar\project_experiment_1\project_experiment_1.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_1/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.xpr}
update_compile_order -fileset sources_1
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sources_1/new/TOP_Module.v} w ]
add_files {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sources_1/new/TOP_Module.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/AND_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/AND_tb.v}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/EXOR_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/EXOR_tb.v}}
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/NAND_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/NAND_tb.v}}
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/EXNOR_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/EXNOR_tb.v}}
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/NOR_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/NOR_tb.v}}
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/OR_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/OR_tb.v}}
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/TRI_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/TRI_tb.v}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/TOP_Module_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/TOP_Module_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source AND_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_Module_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP_Module_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
launch_simulation
launch_simulation
close_design
launch_simulation
launch_simulation
source TOP_Module_tb.tcl
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc
export_ip_user_files -of_objects  [get_files C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
close_sim
