
*** Running vivado
    with args -log TopLevelDesign_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelDesign_processing_system7_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevelDesign_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.410 ; gain = 84.996 ; free physical = 116 ; free virtual = 3529
INFO: [Synth 8-638] synthesizing module 'TopLevelDesign_processing_system7_0_0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_processing_system7_0_0/synth/TopLevelDesign_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'TopLevelDesign_processing_system7_0_0' (5#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_processing_system7_0_0/synth/TopLevelDesign_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.941 ; gain = 127.527 ; free physical = 260 ; free virtual = 3564
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.941 ; gain = 127.527 ; free physical = 229 ; free virtual = 3533
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1613.707 ; gain = 0.000 ; free physical = 142 ; free virtual = 2868
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.707 ; gain = 431.293 ; free physical = 261 ; free virtual = 2989
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.707 ; gain = 431.293 ; free physical = 261 ; free virtual = 2989
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.707 ; gain = 431.293 ; free physical = 240 ; free virtual = 2968
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.707 ; gain = 431.293 ; free physical = 240 ; free virtual = 2968
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.707 ; gain = 431.293 ; free physical = 204 ; free virtual = 2932
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1787.707 ; gain = 605.293 ; free physical = 122 ; free virtual = 2409
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1808.715 ; gain = 626.301 ; free physical = 132 ; free virtual = 2391
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1816.723 ; gain = 634.309 ; free physical = 1145 ; free virtual = 3403
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1816.723 ; gain = 634.309 ; free physical = 1188 ; free virtual = 3453
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1816.723 ; gain = 634.309 ; free physical = 1188 ; free virtual = 3452
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1816.723 ; gain = 634.309 ; free physical = 1188 ; free virtual = 3452
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1816.723 ; gain = 634.309 ; free physical = 1188 ; free virtual = 3453
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1816.723 ; gain = 634.309 ; free physical = 1188 ; free virtual = 3453
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1816.723 ; gain = 634.309 ; free physical = 1188 ; free virtual = 3452

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1816.723 ; gain = 634.309 ; free physical = 1188 ; free virtual = 3452
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 1818.723 ; gain = 649.684 ; free physical = 1914 ; free virtual = 4181
