Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:07:27 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.945        0.000                      0                 1134        0.042        0.000                      0                 1134        3.225        0.000                       0                   507  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.945        0.000                      0                 1134        0.042        0.000                      0                 1134        3.225        0.000                       0                   507  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 div_pipe0/quotient_msk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/divisor_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.696ns (23.682%)  route 2.243ns (76.318%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.035     0.035    div_pipe0/clk
    SLICE_X22Y114        FDRE                                         r  div_pipe0/quotient_msk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  div_pipe0/quotient_msk_reg[9]/Q
                         net (fo=3, routed)           0.273     0.407    div_pipe0/quotient_msk[9]
    SLICE_X22Y114        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     0.541 r  div_pipe0/quotient_msk[31]_i_10/O
                         net (fo=2, routed)           0.210     0.751    div_pipe0/quotient_msk[31]_i_10_n_0
    SLICE_X22Y114        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.899 r  div_pipe0/quotient_msk[31]_i_5/O
                         net (fo=1, routed)           0.132     1.031    div_pipe0/quotient_msk[31]_i_5_n_0
    SLICE_X24Y114        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     1.210 r  div_pipe0/quotient_msk[31]_i_2/O
                         net (fo=101, routed)         1.115     2.325    div_pipe0/quotient_msk[31]_i_2_n_0
    SLICE_X31Y124        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     2.461 r  div_pipe0/divisor[30]_i_1/O
                         net (fo=31, routed)          0.513     2.974    div_pipe0/divisor[30]_i_1_n_0
    SLICE_X29Y123        FDRE                                         r  div_pipe0/divisor_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X29Y123        FDRE                                         r  div_pipe0/divisor_reg[7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y123        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/divisor_reg[7]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 div_pipe0/quotient_msk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/divisor_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.696ns (23.682%)  route 2.243ns (76.318%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.035     0.035    div_pipe0/clk
    SLICE_X22Y114        FDRE                                         r  div_pipe0/quotient_msk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  div_pipe0/quotient_msk_reg[9]/Q
                         net (fo=3, routed)           0.273     0.407    div_pipe0/quotient_msk[9]
    SLICE_X22Y114        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     0.541 r  div_pipe0/quotient_msk[31]_i_10/O
                         net (fo=2, routed)           0.210     0.751    div_pipe0/quotient_msk[31]_i_10_n_0
    SLICE_X22Y114        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.899 r  div_pipe0/quotient_msk[31]_i_5/O
                         net (fo=1, routed)           0.132     1.031    div_pipe0/quotient_msk[31]_i_5_n_0
    SLICE_X24Y114        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     1.210 r  div_pipe0/quotient_msk[31]_i_2/O
                         net (fo=101, routed)         1.115     2.325    div_pipe0/quotient_msk[31]_i_2_n_0
    SLICE_X31Y124        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     2.461 r  div_pipe0/divisor[30]_i_1/O
                         net (fo=31, routed)          0.513     2.974    div_pipe0/divisor[30]_i_1_n_0
    SLICE_X29Y123        FDRE                                         r  div_pipe0/divisor_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X29Y123        FDRE                                         r  div_pipe0/divisor_reg[8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y123        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/divisor_reg[8]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 div_pipe0/quotient_msk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/divisor_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.696ns (23.682%)  route 2.243ns (76.318%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.035     0.035    div_pipe0/clk
    SLICE_X22Y114        FDRE                                         r  div_pipe0/quotient_msk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  div_pipe0/quotient_msk_reg[9]/Q
                         net (fo=3, routed)           0.273     0.407    div_pipe0/quotient_msk[9]
    SLICE_X22Y114        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     0.541 r  div_pipe0/quotient_msk[31]_i_10/O
                         net (fo=2, routed)           0.210     0.751    div_pipe0/quotient_msk[31]_i_10_n_0
    SLICE_X22Y114        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.899 r  div_pipe0/quotient_msk[31]_i_5/O
                         net (fo=1, routed)           0.132     1.031    div_pipe0/quotient_msk[31]_i_5_n_0
    SLICE_X24Y114        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     1.210 r  div_pipe0/quotient_msk[31]_i_2/O
                         net (fo=101, routed)         1.115     2.325    div_pipe0/quotient_msk[31]_i_2_n_0
    SLICE_X31Y124        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     2.461 r  div_pipe0/divisor[30]_i_1/O
                         net (fo=31, routed)          0.513     2.974    div_pipe0/divisor[30]_i_1_n_0
    SLICE_X29Y123        FDRE                                         r  div_pipe0/divisor_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X29Y123        FDRE                                         r  div_pipe0/divisor_reg[9]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y123        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/divisor_reg[9]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/dividend_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.877ns (28.906%)  route 2.157ns (71.094%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.036     0.036    fsm2/clk
    SLICE_X22Y123        FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=8, routed)           0.275     0.408    fsm2/fsm2_out[1]
    SLICE_X22Y123        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     0.586 r  fsm2/x_int0_write_en_INST_0_i_1/O
                         net (fo=14, routed)          0.219     0.805    fsm1/out_reg[0]_3
    SLICE_X23Y120        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     0.869 r  fsm1/out[31]_i_2__0/O
                         net (fo=35, routed)          0.195     1.064    div_pipe0/done_reg_1
    SLICE_X23Y118        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     1.163 r  div_pipe0/quotient_msk[31]_i_3/O
                         net (fo=131, routed)         0.972     2.135    div_pipe0/done_reg_0
    SLICE_X29Y122        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.309 r  div_pipe0/dividend[7]_i_3/O
                         net (fo=1, routed)           0.381     2.690    div_pipe0/dividend[7]_i_3_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073     2.763 r  div_pipe0/dividend_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.791    div_pipe0/dividend_reg[7]_i_1_n_0
    SLICE_X30Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.814 r  div_pipe0/dividend_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.842    div_pipe0/dividend_reg[15]_i_1_n_0
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.865 r  div_pipe0/dividend_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.893    div_pipe0/dividend_reg[23]_i_1_n_0
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.039 r  div_pipe0/dividend_reg[31]_i_2/O[7]
                         net (fo=1, routed)           0.031     3.070    div_pipe0/dividend_reg[31]_i_2_n_8
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y125        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    div_pipe0/dividend_reg[31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/dividend_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.876ns (28.882%)  route 2.157ns (71.118%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.036     0.036    fsm2/clk
    SLICE_X22Y123        FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=8, routed)           0.275     0.408    fsm2/fsm2_out[1]
    SLICE_X22Y123        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     0.586 r  fsm2/x_int0_write_en_INST_0_i_1/O
                         net (fo=14, routed)          0.219     0.805    fsm1/out_reg[0]_3
    SLICE_X23Y120        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     0.869 r  fsm1/out[31]_i_2__0/O
                         net (fo=35, routed)          0.195     1.064    div_pipe0/done_reg_1
    SLICE_X23Y118        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     1.163 r  div_pipe0/quotient_msk[31]_i_3/O
                         net (fo=131, routed)         0.972     2.135    div_pipe0/done_reg_0
    SLICE_X29Y122        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.309 r  div_pipe0/dividend[7]_i_3/O
                         net (fo=1, routed)           0.381     2.690    div_pipe0/dividend[7]_i_3_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073     2.763 r  div_pipe0/dividend_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.791    div_pipe0/dividend_reg[7]_i_1_n_0
    SLICE_X30Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.814 r  div_pipe0/dividend_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.842    div_pipe0/dividend_reg[15]_i_1_n_0
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.865 r  div_pipe0/dividend_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.893    div_pipe0/dividend_reg[23]_i_1_n_0
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.038 r  div_pipe0/dividend_reg[31]_i_2/O[5]
                         net (fo=1, routed)           0.031     3.069    div_pipe0/dividend_reg[31]_i_2_n_10
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y125        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    div_pipe0/dividend_reg[29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/dividend_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.860ns (28.496%)  route 2.158ns (71.504%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.036     0.036    fsm2/clk
    SLICE_X22Y123        FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=8, routed)           0.275     0.408    fsm2/fsm2_out[1]
    SLICE_X22Y123        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     0.586 r  fsm2/x_int0_write_en_INST_0_i_1/O
                         net (fo=14, routed)          0.219     0.805    fsm1/out_reg[0]_3
    SLICE_X23Y120        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     0.869 r  fsm1/out[31]_i_2__0/O
                         net (fo=35, routed)          0.195     1.064    div_pipe0/done_reg_1
    SLICE_X23Y118        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     1.163 r  div_pipe0/quotient_msk[31]_i_3/O
                         net (fo=131, routed)         0.972     2.135    div_pipe0/done_reg_0
    SLICE_X29Y122        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.309 r  div_pipe0/dividend[7]_i_3/O
                         net (fo=1, routed)           0.381     2.690    div_pipe0/dividend[7]_i_3_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073     2.763 r  div_pipe0/dividend_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.791    div_pipe0/dividend_reg[7]_i_1_n_0
    SLICE_X30Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.814 r  div_pipe0/dividend_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.842    div_pipe0/dividend_reg[15]_i_1_n_0
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.865 r  div_pipe0/dividend_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.893    div_pipe0/dividend_reg[23]_i_1_n_0
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.022 r  div_pipe0/dividend_reg[31]_i_2/O[6]
                         net (fo=1, routed)           0.032     3.054    div_pipe0/dividend_reg[31]_i_2_n_9
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y125        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    div_pipe0/dividend_reg[30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 div_pipe0/quotient_msk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/divisor_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.696ns (23.975%)  route 2.207ns (76.025%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.035     0.035    div_pipe0/clk
    SLICE_X22Y114        FDRE                                         r  div_pipe0/quotient_msk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  div_pipe0/quotient_msk_reg[9]/Q
                         net (fo=3, routed)           0.273     0.407    div_pipe0/quotient_msk[9]
    SLICE_X22Y114        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     0.541 r  div_pipe0/quotient_msk[31]_i_10/O
                         net (fo=2, routed)           0.210     0.751    div_pipe0/quotient_msk[31]_i_10_n_0
    SLICE_X22Y114        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.899 r  div_pipe0/quotient_msk[31]_i_5/O
                         net (fo=1, routed)           0.132     1.031    div_pipe0/quotient_msk[31]_i_5_n_0
    SLICE_X24Y114        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     1.210 r  div_pipe0/quotient_msk[31]_i_2/O
                         net (fo=101, routed)         1.115     2.325    div_pipe0/quotient_msk[31]_i_2_n_0
    SLICE_X31Y124        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     2.461 r  div_pipe0/divisor[30]_i_1/O
                         net (fo=31, routed)          0.477     2.938    div_pipe0/divisor[30]_i_1_n_0
    SLICE_X28Y125        FDRE                                         r  div_pipe0/divisor_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X28Y125        FDRE                                         r  div_pipe0/divisor_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y125        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/divisor_reg[28]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/dividend_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.840ns (28.037%)  route 2.156ns (71.963%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.036     0.036    fsm2/clk
    SLICE_X22Y123        FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=8, routed)           0.275     0.408    fsm2/fsm2_out[1]
    SLICE_X22Y123        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     0.586 r  fsm2/x_int0_write_en_INST_0_i_1/O
                         net (fo=14, routed)          0.219     0.805    fsm1/out_reg[0]_3
    SLICE_X23Y120        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     0.869 r  fsm1/out[31]_i_2__0/O
                         net (fo=35, routed)          0.195     1.064    div_pipe0/done_reg_1
    SLICE_X23Y118        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     1.163 r  div_pipe0/quotient_msk[31]_i_3/O
                         net (fo=131, routed)         0.972     2.135    div_pipe0/done_reg_0
    SLICE_X29Y122        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.309 r  div_pipe0/dividend[7]_i_3/O
                         net (fo=1, routed)           0.381     2.690    div_pipe0/dividend[7]_i_3_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073     2.763 r  div_pipe0/dividend_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.791    div_pipe0/dividend_reg[7]_i_1_n_0
    SLICE_X30Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.814 r  div_pipe0/dividend_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.842    div_pipe0/dividend_reg[15]_i_1_n_0
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.865 r  div_pipe0/dividend_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.893    div_pipe0/dividend_reg[23]_i_1_n_0
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.002 r  div_pipe0/dividend_reg[31]_i_2/O[4]
                         net (fo=1, routed)           0.030     3.032    div_pipe0/dividend_reg[31]_i_2_n_11
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y125        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    div_pipe0/dividend_reg[28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/dividend_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.835ns (27.898%)  route 2.158ns (72.102%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.036     0.036    fsm2/clk
    SLICE_X22Y123        FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=8, routed)           0.275     0.408    fsm2/fsm2_out[1]
    SLICE_X22Y123        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     0.586 r  fsm2/x_int0_write_en_INST_0_i_1/O
                         net (fo=14, routed)          0.219     0.805    fsm1/out_reg[0]_3
    SLICE_X23Y120        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     0.869 r  fsm1/out[31]_i_2__0/O
                         net (fo=35, routed)          0.195     1.064    div_pipe0/done_reg_1
    SLICE_X23Y118        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     1.163 r  div_pipe0/quotient_msk[31]_i_3/O
                         net (fo=131, routed)         0.972     2.135    div_pipe0/done_reg_0
    SLICE_X29Y122        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.309 r  div_pipe0/dividend[7]_i_3/O
                         net (fo=1, routed)           0.381     2.690    div_pipe0/dividend[7]_i_3_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073     2.763 r  div_pipe0/dividend_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.791    div_pipe0/dividend_reg[7]_i_1_n_0
    SLICE_X30Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.814 r  div_pipe0/dividend_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.842    div_pipe0/dividend_reg[15]_i_1_n_0
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.865 r  div_pipe0/dividend_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.893    div_pipe0/dividend_reg[23]_i_1_n_0
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.997 r  div_pipe0/dividend_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.032     3.029    div_pipe0/dividend_reg[31]_i_2_n_12
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.024     7.024    div_pipe0/clk
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y125        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    div_pipe0/dividend_reg[27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/dividend_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.828ns (27.739%)  route 2.157ns (72.261%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.036     0.036    fsm2/clk
    SLICE_X22Y123        FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=8, routed)           0.275     0.408    fsm2/fsm2_out[1]
    SLICE_X22Y123        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     0.586 r  fsm2/x_int0_write_en_INST_0_i_1/O
                         net (fo=14, routed)          0.219     0.805    fsm1/out_reg[0]_3
    SLICE_X23Y120        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     0.869 r  fsm1/out[31]_i_2__0/O
                         net (fo=35, routed)          0.195     1.064    div_pipe0/done_reg_1
    SLICE_X23Y118        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     1.163 r  div_pipe0/quotient_msk[31]_i_3/O
                         net (fo=131, routed)         0.972     2.135    div_pipe0/done_reg_0
    SLICE_X29Y122        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.309 r  div_pipe0/dividend[7]_i_3/O
                         net (fo=1, routed)           0.381     2.690    div_pipe0/dividend[7]_i_3_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073     2.763 r  div_pipe0/dividend_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.791    div_pipe0/dividend_reg[7]_i_1_n_0
    SLICE_X30Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.814 r  div_pipe0/dividend_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.842    div_pipe0/dividend_reg[15]_i_1_n_0
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.865 r  div_pipe0/dividend_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.893    div_pipe0/dividend_reg[23]_i_1_n_0
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.990 r  div_pipe0/dividend_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.031     3.021    div_pipe0/dividend_reg[31]_i_2_n_14
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=522, unset)          0.024     7.024    div_pipe0/clk
    SLICE_X30Y125        FDRE                                         r  div_pipe0/dividend_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y125        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    div_pipe0/dividend_reg[25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  3.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/divisor_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/divisor_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y127        FDRE                                         r  div_pipe0/divisor_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/divisor_reg[59]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/divisor__0[59]
    SLICE_X30Y127        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.100 r  div_pipe0/divisor[58]_i_1/O
                         net (fo=1, routed)           0.007     0.107    div_pipe0/p_1_in[58]
    SLICE_X30Y127        FDRE                                         r  div_pipe0/divisor_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y127        FDRE                                         r  div_pipe0/divisor_reg[58]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y127        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    div_pipe0/divisor_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[16]
    SLICE_X22Y116        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.091 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y116        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y115        FDRE                                         r  div_pipe0/quotient_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[20]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[20]
    SLICE_X23Y115        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.091 r  div_pipe0/quotient[20]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[20]_i_1_n_0
    SLICE_X23Y115        FDRE                                         r  div_pipe0/quotient_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y115        FDRE                                         r  div_pipe0/quotient_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y115        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y115        FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[10]
    SLICE_X22Y115        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  div_pipe0/quotient[10]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[10]_i_1_n_0
    SLICE_X22Y115        FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y115        FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y115        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[13]
    SLICE_X22Y116        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  div_pipe0/quotient[13]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[13]_i_1_n_0
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y115        FDRE                                         r  div_pipe0/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[18]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[18]
    SLICE_X23Y115        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  div_pipe0/quotient[18]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[18]_i_1_n_0
    SLICE_X23Y115        FDRE                                         r  div_pipe0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y115        FDRE                                         r  div_pipe0/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y115        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[2]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[2]
    SLICE_X23Y116        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  div_pipe0/quotient[2]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[2]_i_1_n_0
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[30]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[30]
    SLICE_X23Y116        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.091 r  div_pipe0/quotient[30]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[30]_i_1_n_0
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y116        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[4]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[4]
    SLICE_X23Y116        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.093 r  div_pipe0/quotient[4]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[4]_i_1_n_0
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y116        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/quotient[14]
    SLICE_X22Y116        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.017     0.110    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=522, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y116        FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y116        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y46  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y45  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X21Y121  L_int_read0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y112  L_int_read0_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y112  L_int_read0_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y112  L_int_read0_0/out_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y113  L_int_read0_0/out_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y112  L_int_read0_0/out_reg[13]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y111  L_int_read0_0/out_reg[14]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y112  L_int_read0_0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y121  L_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y121  L_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y112  L_int_read0_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y113  L_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y113  L_int_read0_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y121  L_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y121  L_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y112  L_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y112  L_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y112  L_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y113  L_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y113  L_int_read0_0/out_reg[12]/C



