
*** Running vivado
    with args -log Pipeline_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipeline_top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Sep 11 01:16:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Pipeline_top.tcl -notrace
Command: synth_design -top Pipeline_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10608
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 847.465 ; gain = 479.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pipeline_top' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Pipeline_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fetch_cycle' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC_Module' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Program_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC_Module' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Program_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Instruction_memory.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'memfile.mem'; please make sure the file is added to project and has read permission, ignoring [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Instruction_memory.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC_Adder' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/PC_ADDER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC_Adder' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/PC_ADDER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cycle' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'decode_cycle' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/decode_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit_Top' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Main_Decoder' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Main_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Main_Decoder' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Main_Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/ALU_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/ALU_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit_Top' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decode_cycle' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/decode_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'execute_cycle' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Execute_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_3_by_1' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/MUX.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Mux_3_by_1' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/MUX.v:11]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'execute_cycle' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Execute_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory_cycle' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/memory_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Data_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Data_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_cycle' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/memory_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'writeback_cycle' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Writeback_cycle.v:1]
INFO: [Synth 8-6155] done synthesizing module 'writeback_cycle' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Writeback_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_top' (0#1) [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Pipeline_top.v:1]
WARNING: [Synth 8-3848] Net mem in module/entity Instruction_Memory does not have driver. [D:/RISCV-DESIGN/riscv/riscv.srcs/sources_1/new/Instruction_memory.v:7]
WARNING: [Synth 8-7129] Port clk in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[31] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[30] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[29] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[28] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[27] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[26] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[25] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[24] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[23] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[22] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[21] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[20] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[19] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[18] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[17] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[16] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[15] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[14] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[13] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[12] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[11] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[10] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[9] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[8] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[7] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[6] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[5] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[4] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[3] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[2] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[1] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCPlus4W[0] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[19] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[18] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[17] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[16] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[15] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[14] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[13] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[12] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[6] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[5] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[4] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[3] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[2] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[1] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[0] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[6] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[4] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[3] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[2] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[1] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[0] in module ALU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module Instruction_Memory is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 955.387 ; gain = 587.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 955.387 ; gain = 587.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 955.387 ; gain = 587.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 955.387 ; gain = 587.121
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 13    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1104.719 ; gain = 736.453
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.484 ; gain = 752.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.484 ; gain = 752.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.820 ; gain = 952.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 516dd56b
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1442.980 ; gain = 1075.707
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/RISCV-DESIGN/riscv/riscv.runs/synth_1/Pipeline_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Pipeline_top_utilization_synth.rpt -pb Pipeline_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 11 01:16:44 2025...
