$version Generated by VerilatedVcd $end
$date Tue Mar 18 19:30:22 2025
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  1 + clk $end
  $scope module hw1_tb $end
   $var wire 16 # A [15:0] $end
   $var wire  1 + clk $end
   $var wire  8 $ x [7:0] $end
   $var wire 18 % y [17:0] $end
   $var wire 18 & y_true [17:0] $end
   $scope module UUT $end
    $var wire 16 # A [15:0] $end
    $var wire  8 $ x [7:0] $end
    $var wire 18 % y [17:0] $end
    $var wire  9 ' y0 [8:0] $end
    $var wire  9 ( y1 [8:0] $end
    $scope module UUT0 $end
     $var wire  8 ) A [7:0] $end
     $var wire  8 $ x [7:0] $end
     $var wire  9 ' y [8:0] $end
    $upscope $end
    $scope module UUT1 $end
     $var wire  8 * A [7:0] $end
     $var wire  8 $ x [7:0] $end
     $var wire  9 ( y [8:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b00000000 $
b000000000000000000 %
b000000000000000000 &
b000000000 '
b000000000 (
b00000000 )
b00000000 *
0+
#1
b1111011100111010 #
b01101011 $
b010100111010000000 %
b010100111010000000 &
b010100111 '
b010000000 (
b11110111 )
b00111010 *
1+
#2
0+
#3
1+
