{
 "Device" : "GW2A-55C",
 "Files" : [
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/MiniLED_driver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/SPI7001_pack/SPI7001_gowin.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/led_part/led_pll/7001_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_rx/LVDS71RX_1CLK8DATA.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_rx/bit_align_ctl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_rx/gowin_rpll/LVDS_RX_rPLL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_rx/lvds_7to1_rx_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_rx/lvds_7to1_rx_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_rx/word_align_ctl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_tx/gowin_rpll/LVDS_TX_rPLL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_tx/ip_gddr71tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_tx/lvds_7to1_tx_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_7to1_tx/lvds_7to1_tx_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/lvds_video_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/ramflag_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/sdpb360/sdpb360.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/src/sram_top_pack/sram_top_gowin.vp",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [
  "src/lvds_7to1_tx",
  "src/lvds_7to1_rx"
 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/study/24FPGA/Mini_LED_file/last/Gowin_LVDS_7to1_RX_RefDesign/project/impl/temp/rtl_parser.result",
 "Top" : "lvds_video_top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}