Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,37
design__inferred_latch__count,0
design__instance__count,23142
design__instance__area,145678
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,74
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,770
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009686528355814517
power__switching__total,0.00041138773667626083
power__leakage__total,1.5702997302469157E-7
power__total,0.0013801975874230266
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5371985230924731
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4683515929868986
timing__hold__ws__corner:nom_tt_025C_1v80,0.3128731806636003
timing__setup__ws__corner:nom_tt_025C_1v80,56.51047079119713
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312873
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,62.067329
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,495
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,770
design__max_cap_violation__count__corner:nom_ss_100C_1v60,9
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7292249233085668
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6274256847217431
timing__hold__ws__corner:nom_ss_100C_1v60,0.862981710518442
timing__setup__ws__corner:nom_ss_100C_1v60,22.678982889131237
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.862982
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,22.678984
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,770
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.45428148639771365
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4005109413037283
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11045453753159001
timing__setup__ws__corner:nom_ff_n40C_1v95,57.73107311162993
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110455
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,76.549316
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,551
design__max_fanout_violation__count,770
design__max_cap_violation__count,16
clock__skew__worst_hold,-0.4413653734085369
clock__skew__worst_setup,0.39674417651924865
timing__hold__ws,0.10807421929947368
timing__setup__ws,21.909834566772645
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108074
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,21.909834
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 400.0 600.0
design__core__bbox,5.52 10.88 394.22 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,240000
design__core__area,224140
design__instance__count__stdcell,23142
design__instance__area__stdcell,145678
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.649944
design__instance__utilization__stdcell,0.649944
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,44129766
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,444078
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1276
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,12249
route__net__special,2
route__drc_errors__iter:1,11154
route__wirelength__iter:1,559555
route__drc_errors__iter:2,4802
route__wirelength__iter:2,554217
route__drc_errors__iter:3,3821
route__wirelength__iter:3,552508
route__drc_errors__iter:4,411
route__wirelength__iter:4,551590
route__drc_errors__iter:5,25
route__wirelength__iter:5,551513
route__drc_errors__iter:6,7
route__wirelength__iter:6,551515
route__drc_errors__iter:7,1
route__wirelength__iter:7,551514
route__drc_errors__iter:8,1
route__wirelength__iter:8,551514
route__drc_errors__iter:9,1
route__wirelength__iter:9,551514
route__drc_errors__iter:10,1
route__wirelength__iter:10,551514
route__drc_errors__iter:11,1
route__wirelength__iter:11,551514
route__drc_errors__iter:12,1
route__wirelength__iter:12,551514
route__drc_errors__iter:13,1
route__wirelength__iter:13,551514
route__drc_errors__iter:14,1
route__wirelength__iter:14,551514
route__drc_errors__iter:15,1
route__wirelength__iter:15,551514
route__drc_errors__iter:16,0
route__wirelength__iter:16,551519
route__drc_errors,0
route__wirelength,551519
route__vias,106893
route__vias__singlecut,106893
route__vias__multicut,0
design__disconnected_pin__count,102
design__critical_disconnected_pin__count,0
route__wirelength__max,875.06
timing__unannotated_net__count__corner:nom_tt_025C_1v80,314
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,314
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,314
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,42
design__max_fanout_violation__count__corner:min_tt_025C_1v80,770
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5212225243385874
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.46323232671999365
timing__hold__ws__corner:min_tt_025C_1v80,0.3096256672024233
timing__setup__ws__corner:min_tt_025C_1v80,56.58008977041587
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309626
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,62.435692
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,314
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,364
design__max_fanout_violation__count__corner:min_ss_100C_1v60,770
design__max_cap_violation__count__corner:min_ss_100C_1v60,6
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7061288420517855
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6193566945728634
timing__hold__ws__corner:min_ss_100C_1v60,0.8573664243456817
timing__setup__ws__corner:min_ss_100C_1v60,23.294163701723477
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.857366
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,23.294163
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,314
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,770
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4413653734085369
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.39674417651924865
timing__hold__ws__corner:min_ff_n40C_1v95,0.10807421929947368
timing__setup__ws__corner:min_ff_n40C_1v95,57.777606556710914
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108074
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,76.802315
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,314
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,92
design__max_fanout_violation__count__corner:max_tt_025C_1v80,770
design__max_cap_violation__count__corner:max_tt_025C_1v80,6
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5590434939874205
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4751649208594148
timing__hold__ws__corner:max_tt_025C_1v80,0.31681758113704384
timing__setup__ws__corner:max_tt_025C_1v80,56.42371707342094
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316818
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,61.623989
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,314
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,551
design__max_fanout_violation__count__corner:max_ss_100C_1v60,770
design__max_cap_violation__count__corner:max_ss_100C_1v60,16
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7592968690932664
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6370963936735493
timing__hold__ws__corner:max_ss_100C_1v60,0.8698579880382348
timing__setup__ws__corner:max_ss_100C_1v60,21.909834566772645
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.869858
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,21.909834
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,314
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,770
design__max_cap_violation__count__corner:max_ff_n40C_1v95,5
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.47362193285615206
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4057741202342704
timing__hold__ws__corner:max_ff_n40C_1v95,0.11322321178870368
timing__setup__ws__corner:max_ff_n40C_1v95,57.67117080459752
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113223
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,76.252930
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,314
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,314
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000603094
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000741723
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000113579
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000741723
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000011500000000000000008998878031629686802261858247220516204833984375
ir__drop__worst,0.000060300000000000002035871471406380806001834571361541748046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
