// Seed: 4218727418
module module_0 ();
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply1 id_8
);
  wire id_10;
  wire id_11;
  module_0();
  assign id_0 = 1;
  assign id_4 = id_3;
endmodule
module module_2 (
    output logic id_0,
    output uwire id_1,
    input wor id_2,
    output uwire id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_6 = 1'b0 ? 1 : 1 ? 1 : id_5;
  function id_10;
    input id_11;
    input id_12;
    if (1) id_11 <= 1;
    else id_0 <= id_11 > +id_2;
  endfunction
  module_0(); id_13(
      .id_0(1'b0),
      .id_1((id_10) < id_12),
      .id_2(1),
      .id_3(1),
      .id_4(id_3),
      .id_5(1'b0),
      .id_6(id_11),
      .id_7(1 & 1),
      .id_8(1'b0),
      .id_9(1),
      .id_10(1),
      .id_11(1 == 1),
      .id_12(id_10),
      .id_13(id_0),
      .id_14(1),
      .id_15(id_7)
  );
  nand (id_0, id_10, id_11, id_12, id_2, id_4, id_5, id_7);
endmodule
