#Build: Synplify Pro I-2014.03M-SP1, Build 097R, Oct  9 2014
#install: C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1
#OS: Windows 7 6.1
#Hostname: EECS373-08

#Implementation: synthesis

Synopsys Verilog Compiler, version comp201403sp1p1, Build 095R, built Oct  9 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\hypermods.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\mss_tshell.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\ants_master_MSS.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_apb_interface.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_write_command.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\n64_magic_box\n64_magic_box.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master\ants_master.v"
@W: CG775 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
Verilog syntax check successful!
Selecting top level module ants_master
@W: CG775 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v":2668:7:2668:14|Synthesizing module OUTBUF_A

@N: CG364 :"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v":2663:7:2663:13|Synthesizing module INBUF_A

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v":2620:7:2620:11|Synthesizing module RCOSC

@N: CG364 :"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:43|Synthesizing module ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":67:7:67:15|Synthesizing module BIBUF_MSS

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":51:7:51:17|Synthesizing module TRIBUFF_MSS

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\ants_master_MSS.v":9:7:9:21|Synthesizing module ants_master_MSS

@W: CG775 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	FAMILY=32'b00000000000000000000000000010010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|No assignment to wire IA_PRDATA

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v":50:7:50:19|Synthesizing module _get_distance

@W: CG532 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v":65:0:65:6|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v":6:7:6:13|Synthesizing module Dsensor

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_apb_interface.v":2:7:2:23|Synthesizing module n64_apb_interface

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_write_command.v":2:7:2:23|Synthesizing module n64_write_command

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":65:7:65:15|Synthesizing module _read_bit

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":20:7:20:21|Synthesizing module n64_read_module

@W: CG532 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":29:0:29:6|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CG133 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":24:15:24:19|No assignment to error
@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":2:7:2:26|Synthesizing module n64_serial_interface

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\n64_magic_box\n64_magic_box.v":9:7:9:19|Synthesizing module n64_magic_box

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":150:7:150:21|Synthesizing module _tracking_servo

@W: CG532 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":174:0:174:6|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":2:7:2:19|Synthesizing module servo_control

	NEUTRAL_PW=32'b00000000000000100100100111110000
   Generated name = servo_control_150000s

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master\ants_master.v":9:7:9:17|Synthesizing module ants_master

@W: CL279 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":106:0:106:5|Pruning register bits 31 to 2 of PRDATA[31:0] 

@W: CL246 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":11:17:11:21|Input port bits 31 to 13 of PADDR[31:0] are unused

@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[21] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[22] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[23] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[24] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[25] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[26] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[27] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[28] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[29] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[30] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Register bit time_count[31] is always 0, optimizing ...
@W: CL279 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Pruning register bits 31 to 21 of time_count[31:0] 

@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":107:0:107:5|Register bit command_byte[0] is always 1, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Register bit long_count[17] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Register bit long_count[18] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Register bit long_count[19] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Register bit long_count[20] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Register bit long_count[21] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Register bit long_count[22] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Register bit long_count[23] is always 0, optimizing ...
@W: CL279 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Pruning register bits 23 to 17 of long_count[23:0] 

@W: CL260 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":107:0:107:5|Pruning register bit 0 of command_byte[7:0] 

@W: CL279 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":107:0:107:5|Pruning register bits 7 to 2 of command_byte[7:1] 

@A: CL153 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":24:15:24:19|*Unassigned bits of error are referenced and tied to 0 -- simulation mismatch possible.
@W: CL246 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_apb_interface.v":11:13:11:17|Input port bits 31 to 13 of PADDR[31:0] are unused

@W: CL246 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v":16:17:16:21|Input port bits 31 to 13 of PADDR[31:0] are unused

@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v":12:10:12:16|Input PENABLE is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v":17:22:17:27|Input PWDATA is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused
@W: CL157 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 17 16:52:16 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 095R, built Oct  9 2014
@N|Running in 64-bit mode
File C:\Users\rpokeefe\repos\373\ants_master\synthesis\synwork\ants_master_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 17 16:52:17 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1346R, Built Oct 10 2014 11:20:09
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\mss_tshell_syn.sdc
@L: C:\Users\rpokeefe\repos\373\ants_master\synthesis\ants_master_scck.rpt 
Printing clock  summary report in "C:\Users\rpokeefe\repos\373\ants_master\synthesis\ants_master_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)



@S |Clock Summary
****************

Start       Requested     Requested     Clock        Clock      
Clock       Frequency     Period        Type         Group      
----------------------------------------------------------------
FAB_CLK     100.0 MHz     10.000        declared     clk_group_0
FCLK        100.0 MHz     10.000        declared     clk_group_0
================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\rpokeefe\repos\373\ants_master\synthesis\ants_master.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 114MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 17 16:52:18 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1346R, Built Oct 10 2014 11:20:09
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)

@W: MO111 :"c:\users\rpokeefe\repos\373\ants_master\component\work\ants_master_mss\mss_ccc_0\ants_master_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\rpokeefe\repos\373\ants_master\component\work\ants_master_mss\mss_ccc_0\ants_master_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\rpokeefe\repos\373\ants_master\component\work\ants_master_mss\mss_ccc_0\ants_master_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC) 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v":72:0:72:5|Found counter in view:work._get_distance(verilog) inst next_distance_count[31:0]
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\distance_sensor_hdl.v":72:0:72:5|Found counter in view:work._get_distance(verilog) inst clk_count[31:0]
@N: MF238 :"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":92:22:92:36|Found 17-bit incrementor, 'long_count_2[16:0]'
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_write_command.v":22:0:22:5|Found counter in view:work.n64_write_command(verilog) inst index[3:0]
@W: MO161 :"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_write_command.v":22:0:22:5|Register bit command_byte[0] is always 1, optimizing ...
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":37:0:37:5|Found counter in view:work.n64_read_module(verilog) inst index[5:0]
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":80:0:80:5|Found counter in view:work._read_bit(verilog) inst count[8:0]
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":181:0:181:5|Found counter in view:work._tracking_servo(verilog) inst time_count[20:0]
@N: MF179 :"c:\users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":206:13:206:28|Found 32 bit by 32 bit '<' comparator, 'un1_pw'

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 118MB peak: 119MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 119MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 120MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 120MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 121MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 121MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 121MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 129MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                    Fanout, notes
-------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST / M2FRESETn                                  108          
ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]                                38           
ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[9]                                68           
n64_magic_box_0.n64_serial_interface_0.read_module.read_bit0.data_bit / Q     32           
Dsensor_0.dist1.next_distance_count9 / Y                                      32           
Dsensor_0.dist1.un1_PRESERN_0 / Y                                             32           
servo_control_0.x_servo.pw_0_sqmuxa / Y                                       41           
servo_control_0.y_servo.next_pw_4_sqmuxa_0_a2 / Y                             32           
servo_control_0.y_servo.pw_0_sqmuxa / Y                                       50           
servo_control_0.set_y_0_a4 / Y                                                32           
servo_control_0.x_servo.next_pw_4_sqmuxa_0_a2 / Y                             32           
Dsensor_0.dist1.next_distance_count_0_sqmuxa / Y                              33           
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_i_o5[0] / Y                              32           
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_i_a5_0[10] / Y                           31           
n64_magic_box_0.n64_serial_interface_0.button_data_0_sqmuxa / Y               32           
Dsensor_0.valid_read_5_0 / Y                                                  32           
Dsensor_0.valid_read_6 / Y                                                    32           
servo_control_0.x_servo.next_pw_4_0_o2_0[17] / Y                              27           
servo_control_0.y_servo.next_pw_4_0_o2_0[17] / Y                              27           
Dsensor_0.dist1.next_distance_countlde_a0 / Y                                 32           
===========================================================================================

@N: FP130 |Promoting Net ants_master_MSS_0_M2F_RESET_N on CLKINT  I_122 
@N: FP130 |Promoting Net CoreAPB3_0_APBmslave0_PADDR[9] on CLKINT  I_123 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 129MB)

Replicating Combinational Instance Dsensor_0.dist1.next_distance_countlde_a0, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.y_servo.next_pw_4_0_o2_0[17], fanout 27 segments 2
Replicating Combinational Instance servo_control_0.x_servo.next_pw_4_0_o2_0[17], fanout 27 segments 2
Replicating Combinational Instance Dsensor_0.valid_read_6, fanout 32 segments 2
Replicating Combinational Instance Dsensor_0.valid_read_5_0, fanout 32 segments 2
Replicating Combinational Instance n64_magic_box_0.n64_serial_interface_0.button_data_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_i_a5_0[10], fanout 31 segments 2
Replicating Combinational Instance CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_i_o5[0], fanout 32 segments 2
Replicating Combinational Instance Dsensor_0.dist1.next_distance_count_0_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance servo_control_0.x_servo.next_pw_4_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.set_y_0_a4, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.y_servo.pw_0_sqmuxa, fanout 50 segments 3
Replicating Combinational Instance servo_control_0.y_servo.next_pw_4_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.x_servo.pw_0_sqmuxa, fanout 41 segments 2
Replicating Combinational Instance Dsensor_0.dist1.un1_PRESERN_0, fanout 32 segments 2
Replicating Combinational Instance Dsensor_0.dist1.next_distance_count9, fanout 32 segments 2
Replicating Sequential Instance n64_magic_box_0.n64_serial_interface_0.read_module.read_bit0.data_bit, fanout 32 segments 2
Buffering CoreAPB3_0_APBmslave0_PADDR[8], fanout 41 segments 2

Added 1 Buffers
Added 18 Cells via replication
	Added 1 Sequential Cells via replication
	Added 17 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 129MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 468 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================== Non-Gated/Non-Generated Clocks ========================================
Clock Tree ID     Driving Element       Drive Element Type                Fanout     Sample Instance            
----------------------------------------------------------------------------------------------------------------
@K:CKID0001       ants_master_MSS_0     clock definition on hierarchy     468        servo_control_0.PRDATA_1[1]
================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\rpokeefe\repos\373\ants_master\synthesis\ants_master.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 126MB peak: 129MB)

Writing Analyst data base C:\Users\rpokeefe\repos\373\ants_master\synthesis\synwork\ants_master_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 126MB peak: 129MB)

Writing EDIF Netlist and constraint files
I-2014.03M-SP1

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 127MB peak: 129MB)

@W: MT246 :"c:\users\rpokeefe\repos\373\ants_master\component\work\ants_master_mss\ants_master_mss.v":590:0:590:11|Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 10.00ns 
Found clock FCLK with period 10.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sun Apr 17 16:52:27 2016
#


Top view:               ants_master
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.856

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
FAB_CLK            100.0 MHz     67.7 MHz      10.000        14.779        -4.779     declared     clk_group_0    
FCLK               100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0    
System             100.0 MHz     99.1 MHz      10.000        10.087        -0.087     system       system_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  10.000      -0.087  |  No paths    -      |  No paths    -      |  No paths    -    
System    FAB_CLK  |  10.000      -7.856  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   System   |  10.000      4.317   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   FAB_CLK  |  10.000      -4.779  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                     Arrival           
Instance                                                         Reference     Type       Pin     Net                         Time        Slack 
                                                                 Clock                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------
Dsensor_0.dist1.clk_count[0]                                     FAB_CLK       DFN1       Q       clk_count[0]                0.737       -4.779
Dsensor_0.dist1.clk_count[1]                                     FAB_CLK       DFN1       Q       clk_count[1]                0.737       -4.541
Dsensor_0.dist1.clk_count[2]                                     FAB_CLK       DFN1       Q       clk_count[2]                0.737       -4.341
Dsensor_0.dist1.next_distance_count[13]                          FAB_CLK       DFN1E0     Q       next_distance_count[13]     0.737       -4.148
Dsensor_0.dist1.next_distance_count[15]                          FAB_CLK       DFN1E0     Q       next_distance_count[15]     0.737       -4.009
Dsensor_0.dist1.next_distance_count[6]                           FAB_CLK       DFN1E0     Q       next_distance_count[6]      0.737       -3.896
n64_magic_box_0.n64_serial_interface_0.write_module.count[4]     FAB_CLK       DFN1       Q       count[4]                    0.580       -3.797
Dsensor_0.dist1.next_distance_count[26]                          FAB_CLK       DFN1E0     Q       next_distance_count[26]     0.737       -3.785
Dsensor_0.dist1.next_distance_count[25]                          FAB_CLK       DFN1E0     Q       next_distance_count[25]     0.737       -3.780
n64_magic_box_0.n64_serial_interface_0.write_module.count[5]     FAB_CLK       DFN1       Q       count[5]                    0.580       -3.736
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                     Required           
Instance                                                         Reference     Type       Pin     Net                         Time         Slack 
                                                                 Clock                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------
Dsensor_0.dist1.clk_count[31]                                    FAB_CLK       DFN1       D       clk_count_n31               9.461        -4.779
Dsensor_0.dist1.clk_count[30]                                    FAB_CLK       DFN1       D       clk_count_n30               9.461        -4.317
Dsensor_0.dist1.next_distance_count[20]                          FAB_CLK       DFN1E0     D       next_distance_count_n20     9.427        -4.148
Dsensor_0.dist1.clk_count[20]                                    FAB_CLK       DFN1       D       N_15                        9.427        -3.994
n64_magic_box_0.n64_serial_interface_0.write_module.count[7]     FAB_CLK       DFN1       D       count_6[7]                  9.461        -3.797
Dsensor_0.dist1.next_distance_count[1]                           FAB_CLK       DFN1E0     D       next_distance_count_n1      9.427        -3.425
Dsensor_0.dist1.next_distance_count[2]                           FAB_CLK       DFN1E0     D       next_distance_count_n2      9.427        -3.425
Dsensor_0.dist1.next_distance_count[3]                           FAB_CLK       DFN1E0     D       N_374                       9.427        -3.425
Dsensor_0.dist1.next_distance_count[4]                           FAB_CLK       DFN1E0     D       next_distance_count_n4      9.427        -3.425
Dsensor_0.dist1.next_distance_count[5]                           FAB_CLK       DFN1E0     D       next_distance_count_n5      9.427        -3.425
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      14.241
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.779

    Number of logic level(s):                9
    Starting point:                          Dsensor_0.dist1.clk_count[0] / Q
    Ending point:                            Dsensor_0.dist1.clk_count[31] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
Dsensor_0.dist1.clk_count[0]               DFN1      Q        Out     0.737     0.737       -         
clk_count[0]                               Net       -        -       1.279     -           5         
Dsensor_0.dist1.clk_count_RNIBV921[2]      NOR3C     B        In      -         2.016       -         
Dsensor_0.dist1.clk_count_RNIBV921[2]      NOR3C     Y        Out     0.607     2.623       -         
clk_count_c2                               Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNI61OD1[3]      NOR2B     A        In      -         3.008       -         
Dsensor_0.dist1.clk_count_RNI61OD1[3]      NOR2B     Y        Out     0.514     3.523       -         
clk_count_c3                               Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNI246P1[4]      NOR2B     A        In      -         4.329       -         
Dsensor_0.dist1.clk_count_RNI246P1[4]      NOR2B     Y        Out     0.514     4.844       -         
clk_count_c4                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNI7TUN4[4]      NOR2B     B        In      -         6.027       -         
Dsensor_0.dist1.clk_count_RNI7TUN4[4]      NOR2B     Y        Out     0.627     6.655       -         
clk_count_c13                              Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIIO0M7[14]     NOR3C     B        In      -         7.838       -         
Dsensor_0.dist1.clk_count_RNIIO0M7[14]     NOR3C     Y        Out     0.607     8.445       -         
clk_N_13_mux                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIGCNR8[14]     NOR2B     B        In      -         9.628       -         
Dsensor_0.dist1.clk_count_RNIGCNR8[14]     NOR2B     Y        Out     0.627     10.256      -         
clk_N_3_mux                                Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNI24559[28]     NOR2B     B        In      -         11.062      -         
Dsensor_0.dist1.clk_count_RNI24559[28]     NOR2B     Y        Out     0.627     11.690      -         
clk_count_c28                              Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNILSIE9[29]     NOR2B     A        In      -         12.075      -         
Dsensor_0.dist1.clk_count_RNILSIE9[29]     NOR2B     Y        Out     0.514     12.590      -         
clk_count_c29                              Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNO[31]          AX1C      A        In      -         12.976      -         
Dsensor_0.dist1.clk_count_RNO[31]          AX1C      Y        Out     0.944     13.919      -         
clk_count_n31                              Net       -        -       0.322     -           1         
Dsensor_0.dist1.clk_count[31]              DFN1      D        In      -         14.241      -         
======================================================================================================
Total path delay (propagation time + setup) of 14.779 is 6.858(46.4%) logic and 7.922(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      14.003
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.541

    Number of logic level(s):                9
    Starting point:                          Dsensor_0.dist1.clk_count[1] / Q
    Ending point:                            Dsensor_0.dist1.clk_count[31] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
Dsensor_0.dist1.clk_count[1]               DFN1      Q        Out     0.737     0.737       -         
clk_count[1]                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIBV921[2]      NOR3C     A        In      -         1.921       -         
Dsensor_0.dist1.clk_count_RNIBV921[2]      NOR3C     Y        Out     0.464     2.385       -         
clk_count_c2                               Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNI61OD1[3]      NOR2B     A        In      -         2.770       -         
Dsensor_0.dist1.clk_count_RNI61OD1[3]      NOR2B     Y        Out     0.514     3.285       -         
clk_count_c3                               Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNI246P1[4]      NOR2B     A        In      -         4.091       -         
Dsensor_0.dist1.clk_count_RNI246P1[4]      NOR2B     Y        Out     0.514     4.606       -         
clk_count_c4                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNI7TUN4[4]      NOR2B     B        In      -         5.789       -         
Dsensor_0.dist1.clk_count_RNI7TUN4[4]      NOR2B     Y        Out     0.627     6.417       -         
clk_count_c13                              Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIIO0M7[14]     NOR3C     B        In      -         7.600       -         
Dsensor_0.dist1.clk_count_RNIIO0M7[14]     NOR3C     Y        Out     0.607     8.207       -         
clk_N_13_mux                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIGCNR8[14]     NOR2B     B        In      -         9.390       -         
Dsensor_0.dist1.clk_count_RNIGCNR8[14]     NOR2B     Y        Out     0.627     10.018      -         
clk_N_3_mux                                Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNI24559[28]     NOR2B     B        In      -         10.824      -         
Dsensor_0.dist1.clk_count_RNI24559[28]     NOR2B     Y        Out     0.627     11.451      -         
clk_count_c28                              Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNILSIE9[29]     NOR2B     A        In      -         11.837      -         
Dsensor_0.dist1.clk_count_RNILSIE9[29]     NOR2B     Y        Out     0.514     12.352      -         
clk_count_c29                              Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNO[31]          AX1C      A        In      -         12.737      -         
Dsensor_0.dist1.clk_count_RNO[31]          AX1C      Y        Out     0.944     13.681      -         
clk_count_n31                              Net       -        -       0.322     -           1         
Dsensor_0.dist1.clk_count[31]              DFN1      D        In      -         14.003      -         
======================================================================================================
Total path delay (propagation time + setup) of 14.541 is 6.715(46.2%) logic and 7.826(53.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      13.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.341

    Number of logic level(s):                9
    Starting point:                          Dsensor_0.dist1.clk_count[2] / Q
    Ending point:                            Dsensor_0.dist1.clk_count[31] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
Dsensor_0.dist1.clk_count[2]               DFN1      Q        Out     0.737     0.737       -         
clk_count[2]                               Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNIBV921[2]      NOR3C     C        In      -         1.543       -         
Dsensor_0.dist1.clk_count_RNIBV921[2]      NOR3C     Y        Out     0.641     2.185       -         
clk_count_c2                               Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNI61OD1[3]      NOR2B     A        In      -         2.570       -         
Dsensor_0.dist1.clk_count_RNI61OD1[3]      NOR2B     Y        Out     0.514     3.085       -         
clk_count_c3                               Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNI246P1[4]      NOR2B     A        In      -         3.891       -         
Dsensor_0.dist1.clk_count_RNI246P1[4]      NOR2B     Y        Out     0.514     4.406       -         
clk_count_c4                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNI7TUN4[4]      NOR2B     B        In      -         5.589       -         
Dsensor_0.dist1.clk_count_RNI7TUN4[4]      NOR2B     Y        Out     0.627     6.217       -         
clk_count_c13                              Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIIO0M7[14]     NOR3C     B        In      -         7.400       -         
Dsensor_0.dist1.clk_count_RNIIO0M7[14]     NOR3C     Y        Out     0.607     8.007       -         
clk_N_13_mux                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIGCNR8[14]     NOR2B     B        In      -         9.190       -         
Dsensor_0.dist1.clk_count_RNIGCNR8[14]     NOR2B     Y        Out     0.627     9.818       -         
clk_N_3_mux                                Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNI24559[28]     NOR2B     B        In      -         10.624      -         
Dsensor_0.dist1.clk_count_RNI24559[28]     NOR2B     Y        Out     0.627     11.252      -         
clk_count_c28                              Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNILSIE9[29]     NOR2B     A        In      -         11.637      -         
Dsensor_0.dist1.clk_count_RNILSIE9[29]     NOR2B     Y        Out     0.514     12.152      -         
clk_count_c29                              Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNO[31]          AX1C      A        In      -         12.538      -         
Dsensor_0.dist1.clk_count_RNO[31]          AX1C      Y        Out     0.944     13.481      -         
clk_count_n31                              Net       -        -       0.322     -           1         
Dsensor_0.dist1.clk_count[31]              DFN1      D        In      -         13.803      -         
======================================================================================================
Total path delay (propagation time + setup) of 14.341 is 6.893(48.1%) logic and 7.449(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      13.778
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.317

    Number of logic level(s):                9
    Starting point:                          Dsensor_0.dist1.clk_count[0] / Q
    Ending point:                            Dsensor_0.dist1.clk_count[30] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
Dsensor_0.dist1.clk_count[0]               DFN1      Q        Out     0.737     0.737       -         
clk_count[0]                               Net       -        -       1.279     -           5         
Dsensor_0.dist1.clk_count_RNIBV921[2]      NOR3C     B        In      -         2.016       -         
Dsensor_0.dist1.clk_count_RNIBV921[2]      NOR3C     Y        Out     0.607     2.623       -         
clk_count_c2                               Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNI61OD1[3]      NOR2B     A        In      -         3.008       -         
Dsensor_0.dist1.clk_count_RNI61OD1[3]      NOR2B     Y        Out     0.514     3.523       -         
clk_count_c3                               Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNI246P1[4]      NOR2B     A        In      -         4.329       -         
Dsensor_0.dist1.clk_count_RNI246P1[4]      NOR2B     Y        Out     0.514     4.844       -         
clk_count_c4                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNI7TUN4[4]      NOR2B     B        In      -         6.027       -         
Dsensor_0.dist1.clk_count_RNI7TUN4[4]      NOR2B     Y        Out     0.627     6.655       -         
clk_count_c13                              Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIIO0M7[14]     NOR3C     B        In      -         7.838       -         
Dsensor_0.dist1.clk_count_RNIIO0M7[14]     NOR3C     Y        Out     0.607     8.445       -         
clk_N_13_mux                               Net       -        -       1.184     -           4         
Dsensor_0.dist1.clk_count_RNIGCNR8[14]     NOR2B     B        In      -         9.628       -         
Dsensor_0.dist1.clk_count_RNIGCNR8[14]     NOR2B     Y        Out     0.627     10.256      -         
clk_N_3_mux                                Net       -        -       0.806     -           3         
Dsensor_0.dist1.clk_count_RNI24559[28]     NOR2B     B        In      -         11.062      -         
Dsensor_0.dist1.clk_count_RNI24559[28]     NOR2B     Y        Out     0.627     11.690      -         
clk_count_c28                              Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNILSIE9[29]     NOR2B     A        In      -         12.075      -         
Dsensor_0.dist1.clk_count_RNILSIE9[29]     NOR2B     Y        Out     0.514     12.590      -         
clk_count_c29                              Net       -        -       0.386     -           2         
Dsensor_0.dist1.clk_count_RNO[30]          XA1       A        In      -         12.976      -         
Dsensor_0.dist1.clk_count_RNO[30]          XA1       Y        Out     0.481     13.457      -         
clk_count_n30                              Net       -        -       0.322     -           1         
Dsensor_0.dist1.clk_count[30]              DFN1      D        In      -         13.778      -         
======================================================================================================
Total path delay (propagation time + setup) of 14.317 is 6.395(44.7%) logic and 7.922(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      13.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.148

    Number of logic level(s):                9
    Starting point:                          Dsensor_0.dist1.next_distance_count[13] / Q
    Ending point:                            Dsensor_0.dist1.next_distance_count[20] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
Dsensor_0.dist1.next_distance_count[13]               DFN1E0     Q        Out     0.737     0.737       -         
next_distance_count[13]                               Net        -        -       1.526     -           7         
Dsensor_0.dist1.next_distance_count_RNIO163_0[13]     NOR2       B        In      -         2.263       -         
Dsensor_0.dist1.next_distance_count_RNIO163_0[13]     NOR2       Y        Out     0.646     2.909       -         
un1_next_distance_count_1_15                          Net        -        -       0.322     -           1         
Dsensor_0.dist1.next_distance_count_RNIBUB6[11]       NOR3A      A        In      -         3.231       -         
Dsensor_0.dist1.next_distance_count_RNIBUB6[11]       NOR3A      Y        Out     0.664     3.895       -         
un1_next_distance_count_1_23                          Net        -        -       0.322     -           1         
Dsensor_0.dist1.next_distance_count_RNI4BOC[11]       NOR3C      C        In      -         4.216       -         
Dsensor_0.dist1.next_distance_count_RNI4BOC[11]       NOR3C      Y        Out     0.666     4.882       -         
un1_next_distance_count_1_27                          Net        -        -       0.322     -           1         
Dsensor_0.dist1.next_distance_count_RNI0DOT1[19]      NOR3C      C        In      -         5.203       -         
Dsensor_0.dist1.next_distance_count_RNI0DOT1[19]      NOR3C      Y        Out     0.666     5.869       -         
un1_next_distance_count_1_29                          Net        -        -       0.322     -           1         
Dsensor_0.dist1.next_distance_count_RNICPQB5[19]      NOR2B      A        In      -         6.191       -         
Dsensor_0.dist1.next_distance_count_RNICPQB5[19]      NOR2B      Y        Out     0.488     6.679       -         
un1_next_distance_count_1                             Net        -        -       1.423     -           6         
Dsensor_0.dist1.next_distance_count_RNID8GC5[19]      NOR2A      A        In      -         8.102       -         
Dsensor_0.dist1.next_distance_count_RNID8GC5[19]      NOR2A      Y        Out     0.516     8.618       -         
next_distance_count_RNID8GC5[19]                      Net        -        -       0.386     -           2         
Dsensor_0.dist1.next_distance_count_RNILDKIF[19]      NOR3A      C        In      -         9.004       -         
Dsensor_0.dist1.next_distance_count_RNILDKIF[19]      NOR3A      Y        Out     0.641     9.645       -         
N_146_i_0_0                                           Net        -        -       2.172     -           16        
Dsensor_0.dist1.next_distance_count_RNO_0[20]         NOR3B      B        In      -         11.818      -         
Dsensor_0.dist1.next_distance_count_RNO_0[20]         NOR3B      Y        Out     0.607     12.424      -         
N_40                                                  Net        -        -       0.322     -           1         
Dsensor_0.dist1.next_distance_count_RNO[20]           OR2        A        In      -         12.746      -         
Dsensor_0.dist1.next_distance_count_RNO[20]           OR2        Y        Out     0.507     13.253      -         
next_distance_count_n20                               Net        -        -       0.322     -           1         
Dsensor_0.dist1.next_distance_count[20]               DFN1E0     D        In      -         13.575      -         
==================================================================================================================
Total path delay (propagation time + setup) of 14.148 is 6.712(47.4%) logic and 7.437(52.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                              Arrival           
Instance                             Reference     Type        Pin              Net                                        Time        Slack 
                                     Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[8]      CoreAPB3_0_APBmslave0_PADDR[8]             0.000       -7.856
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      MSS_ADLIB_INST_MSSPADDR[9]                 0.000       -7.329
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     CoreAPB3_0_APBmslave0_PADDR[11]            0.000       -7.054
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          ants_master_MSS_0_MSS_MASTER_APB_PSELx     0.000       -7.054
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[6]     CoreAPB3_0_APBmslave0_PWDATA[6]            0.000       -6.821
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[7]     CoreAPB3_0_APBmslave0_PWDATA[7]            0.000       -6.794
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     CoreAPB3_0_APBmslave0_PADDR[10]            0.000       -6.773
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[4]     CoreAPB3_0_APBmslave0_PWDATA[4]            0.000       -6.722
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[5]     CoreAPB3_0_APBmslave0_PWDATA[5]            0.000       -6.694
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[1]     CoreAPB3_0_APBmslave0_PWDATA[1]            0.000       -6.246
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                              Required           
Instance                                Reference     Type       Pin     Net                  Time         Slack 
                                        Clock                                                                    
-----------------------------------------------------------------------------------------------------------------
servo_control_0.x_servo.next_pw[6]      System        DFN1E0     D       next_pw_4[6]         9.427        -7.856
servo_control_0.x_servo.next_pw[8]      System        DFN1E0     D       next_pw_4[8]         9.427        -7.856
servo_control_0.x_servo.next_pw[11]     System        DFN1E0     D       next_pw_4[11]        9.427        -7.856
servo_control_0.x_servo.next_pw[17]     System        DFN1E0     D       next_pw_4[17]        9.427        -7.856
servo_control_0.y_servo.next_pw[6]      System        DFN1E0     D       next_pw_4[6]         9.427        -7.800
servo_control_0.y_servo.next_pw[8]      System        DFN1E0     D       next_pw_4[8]         9.427        -7.800
servo_control_0.y_servo.next_pw[11]     System        DFN1E0     D       next_pw_4[11]        9.427        -7.800
servo_control_0.y_servo.next_pw[17]     System        DFN1E0     D       next_pw_4[17]        9.427        -7.800
servo_control_0.y_servo.next_pw[0]      System        DFN1E0     E       next_pw_4_sqmuxa     9.566        -7.753
servo_control_0.y_servo.next_pw[1]      System        DFN1E0     E       next_pw_4_sqmuxa     9.566        -7.753
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.282
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.855

    Number of logic level(s):                11
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]
    Ending point:                            servo_control_0.x_servo.next_pw[6] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                   Pin             Pin               Arrival     No. of    
Name                                                 Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST                     MSS_APB     MSSPADDR[8]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[8]                       Net         -               -       2.381     -           21        
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       A               In      -         2.381       -         
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       Y               Out     0.627     3.009       -         
un1_read_lower_stop_1_i_a2_1                         Net         -               -       0.322     -           1         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       A               In      -         3.330       -         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       Y               Out     0.641     3.971       -         
un1_read_lower_stop_1_i_a2_4                         Net         -               -       0.386     -           2         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       A               In      -         4.357       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       Y               Out     0.464     4.821       -         
set_x_neutral_or_stop_0_a2_0_0                       Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       B               In      -         5.143       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       Y               Out     0.627     5.770       -         
N_61                                                 Net         -               -       0.806     -           3         
servo_control_0.set_x_0_a2_0                         NOR2A       A               In      -         6.576       -         
servo_control_0.set_x_0_a2_0                         NOR2A       Y               Out     0.627     7.204       -         
N_68                                                 Net         -               -       0.386     -           2         
servo_control_0.set_x_0_a2                           NOR2A       A               In      -         7.590       -         
servo_control_0.set_x_0_a2                           NOR2A       Y               Out     0.627     8.217       -         
N_70                                                 Net         -               -       1.423     -           6         
servo_control_0.set_x_neutral_or_stop_0_a4_0         NOR3B       B               In      -         9.640       -         
servo_control_0.set_x_neutral_or_stop_0_a4_0         NOR3B       Y               Out     0.607     10.247      -         
N_44                                                 Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0              OR3         B               In      -         10.568      -         
servo_control_0.set_x_neutral_or_stop_0              OR3         Y               Out     0.714     11.283      -         
set_x_neutral_or_stop                                Net         -               -       0.386     -           2         
servo_control_0.x_servo.next_pw_4_0_o2_0[17]         OR2A        B               In      -         11.669      -         
servo_control_0.x_servo.next_pw_4_0_o2_0[17]         OR2A        Y               Out     0.646     12.315      -         
N_22                                                 Net         -               -       2.082     -           14        
servo_control_0.x_servo.next_pw_4_0_o2[17]           OR2         A               In      -         14.397      -         
servo_control_0.x_servo.next_pw_4_0_o2[17]           OR2         Y               Out     0.507     14.905      -         
N_23                                                 Net         -               -       1.423     -           6         
servo_control_0.x_servo.next_pw_RNO[6]               AO1A        C               In      -         16.328      -         
servo_control_0.x_servo.next_pw_RNO[6]               AO1A        Y               Out     0.633     16.961      -         
next_pw_4[6]                                         Net         -               -       0.322     -           1         
servo_control_0.x_servo.next_pw[6]                   DFN1E0      D               In      -         17.282      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 17.855 is 7.296(40.9%) logic and 10.560(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.282
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.855

    Number of logic level(s):                11
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]
    Ending point:                            servo_control_0.x_servo.next_pw[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                   Pin             Pin               Arrival     No. of    
Name                                                 Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST                     MSS_APB     MSSPADDR[8]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[8]                       Net         -               -       2.381     -           21        
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       A               In      -         2.381       -         
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       Y               Out     0.627     3.009       -         
un1_read_lower_stop_1_i_a2_1                         Net         -               -       0.322     -           1         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       A               In      -         3.330       -         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       Y               Out     0.641     3.971       -         
un1_read_lower_stop_1_i_a2_4                         Net         -               -       0.386     -           2         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       A               In      -         4.357       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       Y               Out     0.464     4.821       -         
set_x_neutral_or_stop_0_a2_0_0                       Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       B               In      -         5.143       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       Y               Out     0.627     5.770       -         
N_61                                                 Net         -               -       0.806     -           3         
servo_control_0.set_x_0_a2_0                         NOR2A       A               In      -         6.576       -         
servo_control_0.set_x_0_a2_0                         NOR2A       Y               Out     0.627     7.204       -         
N_68                                                 Net         -               -       0.386     -           2         
servo_control_0.set_x_0_a2                           NOR2A       A               In      -         7.590       -         
servo_control_0.set_x_0_a2                           NOR2A       Y               Out     0.627     8.217       -         
N_70                                                 Net         -               -       1.423     -           6         
servo_control_0.set_x_neutral_or_stop_0_a4_0         NOR3B       B               In      -         9.640       -         
servo_control_0.set_x_neutral_or_stop_0_a4_0         NOR3B       Y               Out     0.607     10.247      -         
N_44                                                 Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0              OR3         B               In      -         10.568      -         
servo_control_0.set_x_neutral_or_stop_0              OR3         Y               Out     0.714     11.283      -         
set_x_neutral_or_stop                                Net         -               -       0.386     -           2         
servo_control_0.x_servo.next_pw_4_0_o2_0[17]         OR2A        B               In      -         11.669      -         
servo_control_0.x_servo.next_pw_4_0_o2_0[17]         OR2A        Y               Out     0.646     12.315      -         
N_22                                                 Net         -               -       2.082     -           14        
servo_control_0.x_servo.next_pw_4_0_o2[17]           OR2         A               In      -         14.397      -         
servo_control_0.x_servo.next_pw_4_0_o2[17]           OR2         Y               Out     0.507     14.905      -         
N_23                                                 Net         -               -       1.423     -           6         
servo_control_0.x_servo.next_pw_RNO[8]               AO1A        C               In      -         16.328      -         
servo_control_0.x_servo.next_pw_RNO[8]               AO1A        Y               Out     0.633     16.961      -         
next_pw_4[8]                                         Net         -               -       0.322     -           1         
servo_control_0.x_servo.next_pw[8]                   DFN1E0      D               In      -         17.282      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 17.855 is 7.296(40.9%) logic and 10.560(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.282
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.855

    Number of logic level(s):                11
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]
    Ending point:                            servo_control_0.x_servo.next_pw[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                   Pin             Pin               Arrival     No. of    
Name                                                 Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST                     MSS_APB     MSSPADDR[8]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[8]                       Net         -               -       2.381     -           21        
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       A               In      -         2.381       -         
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       Y               Out     0.627     3.009       -         
un1_read_lower_stop_1_i_a2_1                         Net         -               -       0.322     -           1         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       A               In      -         3.330       -         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       Y               Out     0.641     3.971       -         
un1_read_lower_stop_1_i_a2_4                         Net         -               -       0.386     -           2         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       A               In      -         4.357       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       Y               Out     0.464     4.821       -         
set_x_neutral_or_stop_0_a2_0_0                       Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       B               In      -         5.143       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       Y               Out     0.627     5.770       -         
N_61                                                 Net         -               -       0.806     -           3         
servo_control_0.set_x_0_a2_0                         NOR2A       A               In      -         6.576       -         
servo_control_0.set_x_0_a2_0                         NOR2A       Y               Out     0.627     7.204       -         
N_68                                                 Net         -               -       0.386     -           2         
servo_control_0.set_x_0_a2                           NOR2A       A               In      -         7.590       -         
servo_control_0.set_x_0_a2                           NOR2A       Y               Out     0.627     8.217       -         
N_70                                                 Net         -               -       1.423     -           6         
servo_control_0.set_x_neutral_or_stop_0_a4_0         NOR3B       B               In      -         9.640       -         
servo_control_0.set_x_neutral_or_stop_0_a4_0         NOR3B       Y               Out     0.607     10.247      -         
N_44                                                 Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0              OR3         B               In      -         10.568      -         
servo_control_0.set_x_neutral_or_stop_0              OR3         Y               Out     0.714     11.283      -         
set_x_neutral_or_stop                                Net         -               -       0.386     -           2         
servo_control_0.x_servo.next_pw_4_0_o2_0[17]         OR2A        B               In      -         11.669      -         
servo_control_0.x_servo.next_pw_4_0_o2_0[17]         OR2A        Y               Out     0.646     12.315      -         
N_22                                                 Net         -               -       2.082     -           14        
servo_control_0.x_servo.next_pw_4_0_o2[17]           OR2         A               In      -         14.397      -         
servo_control_0.x_servo.next_pw_4_0_o2[17]           OR2         Y               Out     0.507     14.905      -         
N_23                                                 Net         -               -       1.423     -           6         
servo_control_0.x_servo.next_pw_RNO[11]              AO1A        C               In      -         16.328      -         
servo_control_0.x_servo.next_pw_RNO[11]              AO1A        Y               Out     0.633     16.961      -         
next_pw_4[11]                                        Net         -               -       0.322     -           1         
servo_control_0.x_servo.next_pw[11]                  DFN1E0      D               In      -         17.282      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 17.855 is 7.296(40.9%) logic and 10.560(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.282
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.855

    Number of logic level(s):                11
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]
    Ending point:                            servo_control_0.x_servo.next_pw[17] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                   Pin             Pin               Arrival     No. of    
Name                                                 Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST                     MSS_APB     MSSPADDR[8]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[8]                       Net         -               -       2.381     -           21        
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       A               In      -         2.381       -         
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       Y               Out     0.627     3.009       -         
un1_read_lower_stop_1_i_a2_1                         Net         -               -       0.322     -           1         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       A               In      -         3.330       -         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       Y               Out     0.641     3.971       -         
un1_read_lower_stop_1_i_a2_4                         Net         -               -       0.386     -           2         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       A               In      -         4.357       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       Y               Out     0.464     4.821       -         
set_x_neutral_or_stop_0_a2_0_0                       Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       B               In      -         5.143       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       Y               Out     0.627     5.770       -         
N_61                                                 Net         -               -       0.806     -           3         
servo_control_0.set_x_0_a2_0                         NOR2A       A               In      -         6.576       -         
servo_control_0.set_x_0_a2_0                         NOR2A       Y               Out     0.627     7.204       -         
N_68                                                 Net         -               -       0.386     -           2         
servo_control_0.set_x_0_a2                           NOR2A       A               In      -         7.590       -         
servo_control_0.set_x_0_a2                           NOR2A       Y               Out     0.627     8.217       -         
N_70                                                 Net         -               -       1.423     -           6         
servo_control_0.set_x_neutral_or_stop_0_a4_0         NOR3B       B               In      -         9.640       -         
servo_control_0.set_x_neutral_or_stop_0_a4_0         NOR3B       Y               Out     0.607     10.247      -         
N_44                                                 Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0              OR3         B               In      -         10.568      -         
servo_control_0.set_x_neutral_or_stop_0              OR3         Y               Out     0.714     11.283      -         
set_x_neutral_or_stop                                Net         -               -       0.386     -           2         
servo_control_0.x_servo.next_pw_4_0_o2_0[17]         OR2A        B               In      -         11.669      -         
servo_control_0.x_servo.next_pw_4_0_o2_0[17]         OR2A        Y               Out     0.646     12.315      -         
N_22                                                 Net         -               -       2.082     -           14        
servo_control_0.x_servo.next_pw_4_0_o2[17]           OR2         A               In      -         14.397      -         
servo_control_0.x_servo.next_pw_4_0_o2[17]           OR2         Y               Out     0.507     14.905      -         
N_23                                                 Net         -               -       1.423     -           6         
servo_control_0.x_servo.next_pw_RNO[17]              AO1A        C               In      -         16.328      -         
servo_control_0.x_servo.next_pw_RNO[17]              AO1A        Y               Out     0.633     16.961      -         
next_pw_4[17]                                        Net         -               -       0.322     -           1         
servo_control_0.x_servo.next_pw[17]                  DFN1E0      D               In      -         17.282      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 17.855 is 7.296(40.9%) logic and 10.560(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.800

    Number of logic level(s):                11
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]
    Ending point:                            servo_control_0.y_servo.next_pw[6] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                   Pin             Pin               Arrival     No. of    
Name                                                 Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST                     MSS_APB     MSSPADDR[8]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[8]                       Net         -               -       2.381     -           21        
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       A               In      -         2.381       -         
servo_control_0.un1_read_lower_stop_1_i_a2_1         NOR2A       Y               Out     0.627     3.009       -         
un1_read_lower_stop_1_i_a2_1                         Net         -               -       0.322     -           1         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       A               In      -         3.330       -         
servo_control_0.un1_read_lower_stop_1_i_a2_4         NOR3A       Y               Out     0.641     3.971       -         
un1_read_lower_stop_1_i_a2_4                         Net         -               -       0.386     -           2         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       A               In      -         4.357       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0_0_0     NOR3C       Y               Out     0.464     4.821       -         
set_x_neutral_or_stop_0_a2_0_0                       Net         -               -       0.322     -           1         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       B               In      -         5.143       -         
servo_control_0.set_x_neutral_or_stop_0_a2_0         NOR2B       Y               Out     0.627     5.770       -         
N_61                                                 Net         -               -       0.806     -           3         
servo_control_0.set_x_0_a2_0                         NOR2A       A               In      -         6.576       -         
servo_control_0.set_x_0_a2_0                         NOR2A       Y               Out     0.627     7.204       -         
N_68                                                 Net         -               -       0.386     -           2         
servo_control_0.set_y_0_a2                           NOR2B       A               In      -         7.590       -         
servo_control_0.set_y_0_a2                           NOR2B       Y               Out     0.514     8.104       -         
N_71                                                 Net         -               -       1.526     -           7         
servo_control_0.set_y_neutral_or_stop_0_a4_0         NOR3B       B               In      -         9.630       -         
servo_control_0.set_y_neutral_or_stop_0_a4_0         NOR3B       Y               Out     0.607     10.236      -         
N_47                                                 Net         -               -       0.322     -           1         
servo_control_0.set_y_neutral_or_stop_0              OR3         B               In      -         10.558      -         
servo_control_0.set_y_neutral_or_stop_0              OR3         Y               Out     0.714     11.272      -         
set_y_neutral_or_stop                                Net         -               -       0.386     -           2         
servo_control_0.y_servo.next_pw_4_0_o2_0[17]         OR2A        B               In      -         11.658      -         
servo_control_0.y_servo.next_pw_4_0_o2_0[17]         OR2A        Y               Out     0.646     12.305      -         
N_22                                                 Net         -               -       2.037     -           13        
servo_control_0.y_servo.next_pw_4_0_o2[17]           OR2         A               In      -         14.342      -         
servo_control_0.y_servo.next_pw_4_0_o2[17]           OR2         Y               Out     0.507     14.849      -         
N_23                                                 Net         -               -       1.423     -           6         
servo_control_0.y_servo.next_pw_RNO[6]               AO1         C               In      -         16.272      -         
servo_control_0.y_servo.next_pw_RNO[6]               AO1         Y               Out     0.633     16.905      -         
next_pw_4[6]                                         Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw[6]                   DFN1E0      D               In      -         17.226      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 17.800 is 7.183(40.4%) logic and 10.617(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
Report for cell ants_master.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    19      1.0       19.0
             AND2A     2      1.0        2.0
              AND3    32      1.0       32.0
               AO1    19      1.0       19.0
              AO1A    39      1.0       39.0
              AO1B     5      1.0        5.0
              AO1C    27      1.0       27.0
              AOI1     2      1.0        2.0
             AOI1A     6      1.0        6.0
             AOI1B     8      1.0        8.0
               AX1     6      1.0        6.0
              AX1C    26      1.0       26.0
              BUFF     1      1.0        1.0
            CLKINT     2      0.0        0.0
               GND    16      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   106      1.0      106.0
              MX2C     2      1.0        2.0
              NOR2    52      1.0       52.0
             NOR2A    64      1.0       64.0
             NOR2B   241      1.0      241.0
              NOR3    88      1.0       88.0
             NOR3A    39      1.0       39.0
             NOR3B    58      1.0       58.0
             NOR3C   105      1.0      105.0
               OA1    11      1.0       11.0
              OA1A    14      1.0       14.0
              OA1B     5      1.0        5.0
              OA1C     3      1.0        3.0
              OAI1     1      1.0        1.0
               OR2    23      1.0       23.0
              OR2A    59      1.0       59.0
              OR2B     8      1.0        8.0
               OR3     8      1.0        8.0
              OR3B    40      1.0       40.0
              OR3C     2      1.0        2.0
             RCOSC     1      0.0        0.0
               VCC    16      0.0        0.0
               XA1    58      1.0       58.0
              XA1A    12      1.0       12.0
              XA1B     7      1.0        7.0
             XNOR2    40      1.0       40.0
              XOR2    31      1.0       31.0


              DFN1   278      1.0      278.0
            DFN1E0   100      1.0      100.0
            DFN1E1    90      1.0       90.0
                   -----          ----------
             TOTAL  1774              1737.0


  IO Cell usage:
              cell count
             BIBUF     1
         BIBUF_MSS     2
             INBUF     5
           INBUF_A     1
         INBUF_MSS     4
            OUTBUF     2
          OUTBUF_A     1
        OUTBUF_MSS     7
       TRIBUFF_MSS     1
                   -----
             TOTAL    24


Core Cells         : 1737 of 4608 (38%)
IO Cells           : 24

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 51MB peak: 129MB)

Process took 0h:00m:06s realtime, 0h:00m:04s cputime
# Sun Apr 17 16:52:27 2016

###########################################################]
