HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\hdl\SpiMasterAPB3.vhd'.||EvalBoardSandbox.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/44||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/46||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/88||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/90||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/92||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/94||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/96||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/98||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/102||EvalSandbox_MSS_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/144||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/146||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/148||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/150||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/152||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/154||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/158||EvalSandbox_MSS_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||EvalBoardSandbox.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/200||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||EvalBoardSandbox.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/201||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/204||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/205||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CG133||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/230||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/232||CoreUART.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1268
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/233||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/234||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/235||CoreUART.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1106
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/236||CoreUART.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/984
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/237||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/238||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/239||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/240||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/241||CoreUART.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/405
Implementation;Synthesis||CG133||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/259||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/265||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/361||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/404||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/405||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/406||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/407||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/408||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/409||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/410||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/411||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/412||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/413||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/414||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/415||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/416||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/417||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/418||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/419||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/420||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/421||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/422||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/423||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/424||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/425||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/426||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/427||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/428||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/429||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/430||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/431||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/432||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/433||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/434||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/450||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/451||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/452||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/453||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/454||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module SpiMasterPorts from library work||EvalBoardSandbox.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/496||EvalBoardSandbox.v(551);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/551
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/528||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/539||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/540||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/541||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/542||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/543||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/550||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/557||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/564||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/571||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/581||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/582||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/583||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/584||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/585||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/586||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/587||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/588||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/589||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/590||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/591||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/592||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/593||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/594||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/595||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/596||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/597||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/598||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/599||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/600||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/601||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/602||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/603||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/604||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/605||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/606||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/607||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/608||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/609||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/610||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/611||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/612||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/613||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/616||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/617||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/618||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/619||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/620||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/621||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/622||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/623||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/624||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/625||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/626||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/627||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/628||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/629||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/630||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/631||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/632||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/633||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/634||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/635||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/636||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/637||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/638||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/639||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/640||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/641||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/642||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/643||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/644||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/645||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/662||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTIO0 and merging CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/668||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||EvalBoardSandbox.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/669||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||EvalBoardSandbox.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/678||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||EvalBoardSandbox.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/687||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||EvalBoardSandbox.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/688||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||EvalBoardSandbox.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/689||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||EvalBoardSandbox.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/692||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\hdl\SpiMasterAPB3.vhd'.||EvalBoardSandbox.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/713||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/715||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||EvalBoardSandbox.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/718||SpiMasterAPB3.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/16
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||EvalBoardSandbox.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/719||SpiMasterAPB3.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/109
Implementation;Synthesis||CG290||@W:Referenced variable cpol is not in sensitivity list.||EvalBoardSandbox.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/720||SpiMasterAPB3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/115
Implementation;Synthesis||CD638||@W:Signal ambabusdata_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/721||SpiMasterAPB3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/75
Implementation;Synthesis||CD638||@W:Signal cpol is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/722||SpiMasterAPB3.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/89
Implementation;Synthesis||CD638||@W:Signal cpha is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/723||SpiMasterAPB3.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/90
Implementation;Synthesis||CL111||@W:All reachable assignments to DataToMosiLatched are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/727||SpiMasterAPB3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/112
Implementation;Synthesis||CL246||@W:Input port bits 31 to 30 of ambabusdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/730||SpiMasterAPB3.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/52
Implementation;Synthesis||CL246||@W:Input port bits 27 to 24 of ambabusdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/731||SpiMasterAPB3.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/52
Implementation;Synthesis||CL246||@W:Input port bits 22 to 0 of datatomosi(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/732||SpiMasterAPB3.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input Presern is unused.||EvalBoardSandbox.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/733||SpiMasterAPB3.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/40
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/869||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance SpiMasterPorts_0.DacNum_i[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/870||spimasterapb3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/112
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/877||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/878||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/879||evalsandbox_mss_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/880||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/881||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/882||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/883||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/884||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/885||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/886||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/887||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/888||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/889||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/890||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/891||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/892||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/893||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/894||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/895||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/896||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/903||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI1l (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/904||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/905||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/906||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/907||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/908||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/909||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/910||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/911||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/912||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/913||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/914||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/915||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/916||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/917||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/918||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/919||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/920||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/921||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/922||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/923||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/924||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/925||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/926||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/927||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/928||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/929||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/933||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/9
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/962||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||EvalBoardSandbox.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/982||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\synthesis\EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/995||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1048||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1049||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1050||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1051||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1052||evalsandbox_mss_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1053||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1054||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1055||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1056||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1057||evalsandbox_mss.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v'/linenumber/695
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1058||evalsandbox_mss.v(575);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v'/linenumber/575
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||EvalBoardSandbox.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1062||clock_gen.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/1011
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||EvalBoardSandbox.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1077||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1078||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH(spimaster) instance ClkDiv[8:0] ||EvalBoardSandbox.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1079||spimasterapb3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/112
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_1_M2F_arst on CLKINT  I_831 ||EvalBoardSandbox.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1119||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0 with period 19.61ns ||EvalBoardSandbox.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1157||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1158||null;null
Implementation;Synthesis||MT548||@W:Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||EvalBoardSandbox.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1192||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1395||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1396||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1397||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1398||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1399||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1400||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/15
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 6 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:EvalBoardSandbox
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||EvalBoardSandbox_generateBitstream.log;liberoaction://open_report/file/EvalBoardSandbox_generateBitstream.log||(null);(null)
