/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module defgh_flat(LL_IRDY_LR, LL_FRAME_LR, LL_CDATAEN, LL_CACK, LL_CHOLD, LL_REQ, LL_COE_LR_0, LL_COE_LR_1, LL_COE_LR_2, LL_COE_LR_3, LL_COE_LR_4, LL_COE_LR_5, LL_COE_LR_6, LL_COE_LR_7, LL_COE_LR_8, LL_COE_LR_9, LL_XOE_LR_0, LL_TOE_LR_0, LL_DOE_LR_0, LL_DOE_LR_1, LL_DOE_LR_2
, LL_DOE_LR_3, LL_DOE_LR_4, LL_DOE_LR_5, LL_DOE_LR_6, LL_DOE_LR_7, LL_FCTLRLOAD_0, LL_FCTLRLOAD_1, LL_FCTLRLOAD_2, LL_FCTLRLOAD_3, LL_FCTLRLOAD_4, LL_FCTLRLOAD_5, LL_FCTLRLOAD_6, LL_FCTLRLOAD_7, LL_FCTLRDOSHIFT, LL_IDLE_LR, BUSCLK, LBUS_TRDY, LBUS_SEL, LBUS_ABORT, LBUS_GNT, LBUS_FRAME
, LBUS_IRDY, LD_MEJDEST, LDN_CGO_LR, LD_LRW, LD_LLINE_LR, LD_LEJ_LR, LUP_CDATAACK_LR, LBCSYNCMODE, RESET_D1_LR_N, RESET_DIS);
  output LL_IRDY_LR;
  reg LL_IRDY_LR;
  output LL_FRAME_LR;
  reg LL_FRAME_LR;
  output LL_CDATAEN;
  wire LL_CDATAEN;
  output LL_CACK;
  wire LL_CACK;
  output LL_CHOLD;
  wire LL_CHOLD;
  output LL_REQ;
  wire LL_REQ;
  output LL_COE_LR_0;
  wire LL_COE_LR_0;
  output LL_COE_LR_1;
  wire LL_COE_LR_1;
  output LL_COE_LR_2;
  wire LL_COE_LR_2;
  output LL_COE_LR_3;
  wire LL_COE_LR_3;
  output LL_COE_LR_4;
  wire LL_COE_LR_4;
  output LL_COE_LR_5;
  wire LL_COE_LR_5;
  output LL_COE_LR_6;
  wire LL_COE_LR_6;
  output LL_COE_LR_7;
  wire LL_COE_LR_7;
  output LL_COE_LR_8;
  wire LL_COE_LR_8;
  output LL_COE_LR_9;
  wire LL_COE_LR_9;
  output LL_XOE_LR_0;
  reg LL_XOE_LR_0;
  output LL_TOE_LR_0;
  reg LL_TOE_LR_0;
  output LL_DOE_LR_0;
  wire LL_DOE_LR_0;
  output LL_DOE_LR_1;
  wire LL_DOE_LR_1;
  output LL_DOE_LR_2;
  wire LL_DOE_LR_2;
  output LL_DOE_LR_3;
  wire LL_DOE_LR_3;
  output LL_DOE_LR_4;
  wire LL_DOE_LR_4;
  output LL_DOE_LR_5;
  wire LL_DOE_LR_5;
  output LL_DOE_LR_6;
  wire LL_DOE_LR_6;
  output LL_DOE_LR_7;
  wire LL_DOE_LR_7;
  output LL_FCTLRLOAD_0;
  wire LL_FCTLRLOAD_0;
  output LL_FCTLRLOAD_1;
  wire LL_FCTLRLOAD_1;
  output LL_FCTLRLOAD_2;
  wire LL_FCTLRLOAD_2;
  output LL_FCTLRLOAD_3;
  wire LL_FCTLRLOAD_3;
  output LL_FCTLRLOAD_4;
  wire LL_FCTLRLOAD_4;
  output LL_FCTLRLOAD_5;
  wire LL_FCTLRLOAD_5;
  output LL_FCTLRLOAD_6;
  wire LL_FCTLRLOAD_6;
  output LL_FCTLRLOAD_7;
  wire LL_FCTLRLOAD_7;
  output LL_FCTLRDOSHIFT;
  wire LL_FCTLRDOSHIFT;
  output LL_IDLE_LR;
  reg LL_IDLE_LR;
  input BUSCLK;
  wire BUSCLK;
  input LBUS_TRDY;
  wire LBUS_TRDY;
  input LBUS_SEL;
  wire LBUS_SEL;
  input LBUS_ABORT;
  wire LBUS_ABORT;
  input LBUS_GNT;
  wire LBUS_GNT;
  input LBUS_FRAME;
  wire LBUS_FRAME;
  input LBUS_IRDY;
  wire LBUS_IRDY;
  input LD_MEJDEST;
  wire LD_MEJDEST;
  input LDN_CGO_LR;
  wire LDN_CGO_LR;
  input LD_LRW;
  wire LD_LRW;
  input LD_LLINE_LR;
  wire LD_LLINE_LR;
  input LD_LEJ_LR;
  wire LD_LEJ_LR;
  input LUP_CDATAACK_LR;
  wire LUP_CDATAACK_LR;
  input LBCSYNCMODE;
  wire LBCSYNCMODE;
  input RESET_D1_LR_N;
  wire RESET_D1_LR_N;
  input RESET_DIS;
  wire RESET_DIS;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  wire _432_;
  wire _433_;
  wire _434_;
  wire _435_;
  wire _436_;
  wire _437_;
  wire _438_;
  wire _439_;
  wire _440_;
  wire _441_;
  wire _442_;
  wire _443_;
  wire _444_;
  wire _445_;
  wire _446_;
  wire _447_;
  wire _448_;
  wire _449_;
  wire _450_;
  wire _451_;
  wire _452_;
  wire _453_;
  wire _454_;
  wire _455_;
  wire _456_;
  wire _457_;
  wire _458_;
  wire _459_;
  wire _460_;
  wire _461_;
  wire _462_;
  wire _463_;
  wire Frame_P;
  wire Irdy_P;
  wire LineReg_LR_2;
  wire LineReg_LR_3;
  wire LineReg_P_2;
  wire LineReg_P_3;
  reg Load_LR;
  wire Load_P;
  wire Oec_P;
  wire Oed_P;
  wire Oex_P;
  wire RESET_D2_LR_N;
  reg RESET_X_LR_N;
  reg ReadFull_LR;
  reg ReqInh_LR;
  wire ReqInh_P;
  reg Req_LR;
  wire Req_P;
  wire State_LR_1;
  wire State_LR_2;
  wire State_LR_3;
  wire State_LR_4;
  wire State_LR_5;
  wire State_LR_6;
  wire State_LR_7;
  wire State_P_1;
  wire State_P_2;
  wire State_P_3;
  wire State_P_4;
  wire State_P_5;
  wire State_P_6;
  wire State_P_7;
  reg Xoe_LR;
  reg cdataAsync;
  wire \qsquash.OUT ;
  wire qualifiedWrite;
  wire \qwrite.IN2 ;
  wire \read_ctl.SHIFTI ;
  wire \read_ctl.iFifoValid_0 ;
  wire \read_ctl.iFifoValid_1 ;
  wire \read_ctl.iFifoValid_2 ;
  wire \read_ctl.iFifoValid_3 ;
  wire \read_ctl.iFifoValid_4 ;
  wire \read_ctl.iFifoValid_5 ;
  wire \read_ctl.iFifoValid_6 ;
  wire \read_ctl.iFifoValid_7 ;
  wire \read_ctl.iNew ;
  wire shift;
  assign Req_P = LDN_CGO_LR & _215_;
  assign _143_ = _210_ & _216_;
  assign _144_ = LBUS_TRDY & LL_IRDY_LR;
  assign _145_ = LBUS_TRDY & LL_IRDY_LR;
  assign _146_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h02;
  assign _147_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h04;
  assign _148_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h08;
  assign _149_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h10;
  assign _150_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h02;
  assign _151_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h08;
  assign _152_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h10;
  assign _153_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h04;
  assign _154_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h20;
  assign _155_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h02;
  assign _156_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h04;
  assign _157_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h02;
  assign _158_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h04;
  assign _159_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h04;
  assign _160_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h20;
  assign _161_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h02;
  assign _162_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } == 7'h04;
  assign \qsquash.OUT  = LDN_CGO_LR & LD_MEJDEST;
  assign qualifiedWrite = LDN_CGO_LR & \qwrite.IN2 ;
  assign _183_ = \read_ctl.SHIFTI  && _185_;
  assign _184_ = Load_P && _186_;
  assign _185_ = ! Load_P;
  assign _186_ = ! \read_ctl.SHIFTI ;
  assign _187_ = ~ cdataAsync;
  assign _188_ = ~ cdataAsync;
  reg [7:0] _493_;
  always @(posedge BUSCLK)
    _493_ <= { _170_, _169_, _168_, _167_, _166_, _165_, _164_, _163_ };
  assign { LL_FCTLRLOAD_7, LL_FCTLRLOAD_6, LL_FCTLRLOAD_5, LL_FCTLRLOAD_4, LL_FCTLRLOAD_3, LL_FCTLRLOAD_2, LL_FCTLRLOAD_1, LL_FCTLRLOAD_0 } = _493_;
  always @(posedge BUSCLK)
    cdataAsync <= _171_;
  assign _171_ = RESET_D2_LR_N ? \read_ctl.iNew  : 1'h0;
  assign { _170_, _169_, _168_, _167_, _166_, _165_, _164_, _163_ } = RESET_D2_LR_N ? { \read_ctl.iFifoValid_7 , \read_ctl.iFifoValid_6 , \read_ctl.iFifoValid_5 , \read_ctl.iFifoValid_4 , \read_ctl.iFifoValid_3 , \read_ctl.iFifoValid_2 , \read_ctl.iFifoValid_1 , \read_ctl.iFifoValid_0  } : 8'h00;
  assign _189_ = \read_ctl.iFifoValid_1  ? cdataAsync : _188_;
  assign _190_ = Load_P ? _189_ : 1'hx;
  assign _182_ = \read_ctl.SHIFTI  ? 1'hx : _190_;
  assign _191_ = Load_P ? _182_ : cdataAsync;
  assign _181_ = \read_ctl.SHIFTI  ? 1'hx : _191_;
  assign _192_ = \read_ctl.iFifoValid_0  ? _187_ : cdataAsync;
  assign _180_ = \read_ctl.SHIFTI  ? _192_ : 1'hx;
  assign \read_ctl.iNew  = \read_ctl.SHIFTI  ? _180_ : _181_;
  assign { _200_, _199_, _198_, _197_, _196_, _195_, _194_, _193_ } = _184_ ? { LL_FCTLRLOAD_6, LL_FCTLRLOAD_5, LL_FCTLRLOAD_4, LL_FCTLRLOAD_3, LL_FCTLRLOAD_2, LL_FCTLRLOAD_1, LL_FCTLRLOAD_0, 1'h1 } : { LL_FCTLRLOAD_7, LL_FCTLRLOAD_6, LL_FCTLRLOAD_5, LL_FCTLRLOAD_4, LL_FCTLRLOAD_3, LL_FCTLRLOAD_2, LL_FCTLRLOAD_1, LL_FCTLRLOAD_0 };
  assign { _179_, _178_, _177_, _176_, _175_, _174_, _173_, _172_ } = _183_ ? 8'hxx : { _200_, _199_, _198_, _197_, _196_, _195_, _194_, _193_ };
  assign { \read_ctl.iFifoValid_7 , \read_ctl.iFifoValid_6 , \read_ctl.iFifoValid_5 , \read_ctl.iFifoValid_4 , \read_ctl.iFifoValid_3 , \read_ctl.iFifoValid_2 , \read_ctl.iFifoValid_1 , \read_ctl.iFifoValid_0  } = _183_ ? { 1'h0, LL_FCTLRLOAD_7, LL_FCTLRLOAD_6, LL_FCTLRLOAD_5, LL_FCTLRLOAD_4, LL_FCTLRLOAD_3, LL_FCTLRLOAD_2, LL_FCTLRLOAD_1 } : { _179_, _178_, _177_, _176_, _175_, _174_, _173_, _172_ };
  assign LL_REQ = LBCSYNCMODE ? Req_LR : Req_P;
  assign _201_ = _149_ && \read_ctl.iFifoValid_7 ;
  assign Oex_P = _213_ && _214_;
  assign _202_ = LBUS_GNT && _205_;
  assign _203_ = _202_ && _206_;
  assign _204_ = qualifiedWrite && LBUS_GNT;
  assign LL_CHOLD = ! _212_;
  assign _205_ = ! LBUS_FRAME;
  assign _206_ = ! LBUS_IRDY;
  assign _207_ = _146_ || _147_;
  assign _208_ = _207_ || _148_;
  assign Frame_P = _208_ || _201_;
  assign _209_ = _150_ || _151_;
  assign _210_ = _209_ || _152_;
  assign _211_ = _143_ || _153_;
  assign Irdy_P = _211_ || _154_;
  assign ReqInh_P = _155_ || _156_;
  assign Oec_P = _157_ || _158_;
  assign Oed_P = _159_ || _160_;
  assign _212_ = _161_ || _162_;
  assign _213_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } != 7'h01;
  assign _214_ = { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } != 7'h40;
  assign _215_ = ~ ReqInh_LR;
  assign \qwrite.IN2  = ~ LD_LRW;
  assign _216_ = ~ \read_ctl.iFifoValid_7 ;
  assign _217_ = ~ LBCSYNCMODE;
  assign _218_ = ~ LBCSYNCMODE;
  assign RESET_D2_LR_N = RESET_X_LR_N | RESET_DIS;
  assign _219_ = Oex_P | Xoe_LR;
  always @(posedge BUSCLK)
    LL_IDLE_LR <= _002_;
  reg [6:0] _538_;
  always @(posedge BUSCLK)
    _538_ <= { _035_, _034_, _033_, _032_, _031_, _030_, _029_ };
  assign { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } = _538_;
  reg [1:0] _539_;
  always @(posedge BUSCLK)
    _539_ <= { _004_, _003_ };
  assign { LineReg_LR_3, LineReg_LR_2 } = _539_;
  always @(posedge BUSCLK)
    LL_TOE_LR_0 <= _024_;
  always @(posedge BUSCLK)
    LL_XOE_LR_0 <= _025_;
  reg [9:0] _542_;
  always @(posedge BUSCLK)
    _542_ <= { _015_, _014_, _013_, _012_, _011_, _010_, _009_, _008_, _007_, _006_ };
  assign { LL_COE_LR_9, LL_COE_LR_8, LL_COE_LR_7, LL_COE_LR_6, LL_COE_LR_5, LL_COE_LR_4, LL_COE_LR_3, LL_COE_LR_2, LL_COE_LR_1, LL_COE_LR_0 } = _542_;
  reg [7:0] _543_;
  always @(posedge BUSCLK)
    _543_ <= { _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_ };
  assign { LL_DOE_LR_7, LL_DOE_LR_6, LL_DOE_LR_5, LL_DOE_LR_4, LL_DOE_LR_3, LL_DOE_LR_2, LL_DOE_LR_1, LL_DOE_LR_0 } = _543_;
  always @(posedge BUSCLK)
    Xoe_LR <= _036_;
  always @(posedge BUSCLK)
    LL_FRAME_LR <= _000_;
  always @(posedge BUSCLK)
    LL_IRDY_LR <= _001_;
  always @(posedge BUSCLK)
    ReqInh_LR <= _027_;
  always @(posedge BUSCLK)
    Load_LR <= _005_;
  always @(posedge BUSCLK)
    Req_LR <= _028_;
  always @(posedge BUSCLK)
    ReadFull_LR <= _026_;
  always @(posedge BUSCLK)
    RESET_X_LR_N <= RESET_D1_LR_N;
  assign _002_ = RESET_D2_LR_N ? State_P_1 : 1'h0;
  assign _026_ = RESET_D2_LR_N ? \read_ctl.iFifoValid_7  : 1'h0;
  assign _027_ = RESET_D2_LR_N ? ReqInh_P : 1'h0;
  assign _001_ = RESET_D2_LR_N ? Irdy_P : 1'h0;
  assign _000_ = RESET_D2_LR_N ? Frame_P : 1'h0;
  assign { _004_, _003_ } = RESET_D2_LR_N ? { LineReg_P_3, LineReg_P_2 } : 2'h0;
  assign _028_ = RESET_D2_LR_N ? Req_P : 1'h0;
  assign _005_ = RESET_D2_LR_N ? Load_P : 1'h0;
  assign _036_ = RESET_D2_LR_N ? Oex_P : 1'h0;
  assign { _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_ } = RESET_D2_LR_N ? { Oed_P, Oed_P, Oed_P, Oed_P, Oed_P, Oed_P, Oed_P, Oed_P } : 8'h00;
  assign _025_ = RESET_D2_LR_N ? _219_ : 1'h0;
  assign _024_ = RESET_D2_LR_N ? Oex_P : 1'h0;
  assign { _015_, _014_, _013_, _012_, _011_, _010_, _009_, _008_, _007_, _006_ } = RESET_D2_LR_N ? { Oec_P, Oec_P, Oec_P, Oec_P, Oec_P, Oec_P, Oec_P, Oec_P, Oec_P, Oec_P } : 10'h000;
  assign { _035_, _034_, _033_, _032_, _031_, _030_, _029_ } = RESET_D2_LR_N ? { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } : 7'h01;
  assign shift = LUP_CDATAACK_LR ? 1'h1 : 1'h0;
  assign { _226_, _225_, _224_, _223_, _222_, _221_, _220_ } = ReadFull_LR ? 7'h40 : 7'h01;
  assign { _071_, _070_, _069_, _068_, _067_, _066_, _065_ } = State_LR_7 ? { _226_, _225_, _224_, _223_, _222_, _221_, _220_ } : 7'hxx;
  assign _227_ = ReadFull_LR ? 1'h0 : 1'h1;
  assign _120_ = State_LR_7 ? _227_ : 1'hx;
  assign { _234_, _233_, _232_, _231_, _230_, _229_, _228_ } = _145_ ? 7'h01 : 7'h10;
  assign { _064_, _063_, _062_, _061_, _060_, _059_, _058_ } = _235_ ? { _234_, _233_, _232_, _231_, _230_, _229_, _228_ } : 7'hxx;
  assign _235_ = { State_LR_7, State_LR_6, State_LR_5 } == 3'h1;
  assign _236_ = _145_ ? 1'h1 : 1'h0;
  assign _111_ = _237_ ? _236_ : 1'hx;
  assign _237_ = { State_LR_7, State_LR_6, State_LR_5 } == 3'h1;
  assign { _244_, _243_, _242_, _241_, _240_, _239_, _238_ } = _461_ ? 7'h08 : 7'h10;
  assign { _251_, _250_, _249_, _248_, _247_, _246_, _245_ } = _144_ ? { _244_, _243_, _242_, _241_, _240_, _239_, _238_ } : 7'hxx;
  assign { _057_, _056_, _055_, _054_, _053_, _052_, _051_ } = _252_ ? { _251_, _250_, _249_, _248_, _247_, _246_, _245_ } : 7'hxx;
  assign _252_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4 } == 4'h1;
  assign { _259_, _258_, _257_, _256_, _255_, _254_, _253_ } = _144_ ? { _057_, _056_, _055_, _054_, _053_, _052_, _051_ } : 7'h08;
  assign { _050_, _049_, _048_, _047_, _046_, _045_, _044_ } = _260_ ? { _259_, _258_, _257_, _256_, _255_, _254_, _253_ } : 7'hxx;
  assign _260_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4 } == 4'h1;
  assign { _262_, _261_ } = _144_ ? { _463_, _462_ } : { LineReg_LR_3, LineReg_LR_2 };
  assign { _074_, _073_ } = _263_ ? { _262_, _261_ } : 2'hx;
  assign _263_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4 } == 4'h1;
  assign _264_ = _144_ ? 1'h1 : 1'h0;
  assign _102_ = _265_ ? _264_ : 1'hx;
  assign _265_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4 } == 4'h1;
  assign _266_ = _204_ ? LBCSYNCMODE : 1'h0;
  assign _267_ = LD_LEJ_LR ? 1'hx : _266_;
  assign _268_ = LBUS_TRDY ? _267_ : 1'hx;
  assign _128_ = _269_ ? _268_ : 1'hx;
  assign _269_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign { _276_, _275_, _274_, _273_, _272_, _271_, _270_ } = _204_ ? 7'h04 : 7'h01;
  assign { _283_, _282_, _281_, _280_, _279_, _278_, _277_ } = LD_LEJ_LR ? 7'hxx : { _276_, _275_, _274_, _273_, _272_, _271_, _270_ };
  assign { _290_, _289_, _288_, _287_, _286_, _285_, _284_ } = LBUS_TRDY ? { _283_, _282_, _281_, _280_, _279_, _278_, _277_ } : 7'hxx;
  assign { _043_, _042_, _041_, _040_, _039_, _038_, _037_ } = _291_ ? { _290_, _289_, _288_, _287_, _286_, _285_, _284_ } : 7'hxx;
  assign _291_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign { _298_, _297_, _296_, _295_, _294_, _293_, _292_ } = ReadFull_LR ? 7'h40 : 7'h01;
  assign { _305_, _304_, _303_, _302_, _301_, _300_, _299_ } = LD_LEJ_LR ? { _298_, _297_, _296_, _295_, _294_, _293_, _292_ } : 7'hxx;
  assign { _312_, _311_, _310_, _309_, _308_, _307_, _306_ } = LBUS_TRDY ? { _305_, _304_, _303_, _302_, _301_, _300_, _299_ } : 7'hxx;
  assign { _142_, _141_, _140_, _139_, _138_, _137_, _136_ } = _313_ ? { _312_, _311_, _310_, _309_, _308_, _307_, _306_ } : 7'hxx;
  assign _313_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign _314_ = ReadFull_LR ? 1'h0 : 1'h1;
  assign _315_ = LD_LEJ_LR ? _314_ : 1'hx;
  assign _316_ = LBUS_TRDY ? _315_ : 1'hx;
  assign _093_ = _317_ ? _316_ : 1'hx;
  assign _317_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign _318_ = LD_LEJ_LR ? _093_ : 1'h0;
  assign _319_ = LBUS_TRDY ? _318_ : 1'hx;
  assign _084_ = _320_ ? _319_ : 1'hx;
  assign _320_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign { _327_, _326_, _325_, _324_, _323_, _322_, _321_ } = LD_LEJ_LR ? { _142_, _141_, _140_, _139_, _138_, _137_, _136_ } : { _043_, _042_, _041_, _040_, _039_, _038_, _037_ };
  assign { _334_, _333_, _332_, _331_, _330_, _329_, _328_ } = LBUS_TRDY ? { _327_, _326_, _325_, _324_, _323_, _322_, _321_ } : 7'hxx;
  assign { _135_, _134_, _133_, _132_, _131_, _130_, _129_ } = _335_ ? { _334_, _333_, _332_, _331_, _330_, _329_, _328_ } : 7'hxx;
  assign _335_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign _336_ = LD_LEJ_LR ? 1'h0 : _128_;
  assign _337_ = LBUS_TRDY ? _336_ : 1'hx;
  assign _119_ = _338_ ? _337_ : 1'hx;
  assign _338_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign _339_ = LBUS_TRDY ? _084_ : 1'h0;
  assign _075_ = _340_ ? _339_ : 1'hx;
  assign _340_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign _341_ = LBUS_TRDY ? _119_ : 1'h0;
  assign _110_ = _342_ ? _341_ : 1'hx;
  assign _342_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign { _349_, _348_, _347_, _346_, _345_, _344_, _343_ } = LBUS_TRDY ? { _135_, _134_, _133_, _132_, _131_, _130_, _129_ } : 7'h20;
  assign { _127_, _126_, _125_, _124_, _123_, _122_, _121_ } = _350_ ? { _349_, _348_, _347_, _346_, _345_, _344_, _343_ } : 7'hxx;
  assign _350_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign { _357_, _356_, _355_, _354_, _353_, _352_, _351_ } = LD_LLINE_LR ? 7'h08 : 7'h10;
  assign { _118_, _117_, _116_, _115_, _114_, _113_, _112_ } = _358_ ? { _357_, _356_, _355_, _354_, _353_, _352_, _351_ } : 7'hxx;
  assign _358_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2 } == 6'h01;
  assign { _365_, _364_, _363_, _362_, _361_, _360_, _359_ } = qualifiedWrite ? 7'h04 : 7'h02;
  assign { _372_, _371_, _370_, _369_, _368_, _367_, _366_ } = _203_ ? { _365_, _364_, _363_, _362_, _361_, _360_, _359_ } : 7'hxx;
  assign { _379_, _378_, _377_, _376_, _375_, _374_, _373_ } = \qsquash.OUT  ? 7'hxx : { _372_, _371_, _370_, _369_, _368_, _367_, _366_ };
  assign { _386_, _385_, _384_, _383_, _382_, _381_, _380_ } = LDN_CGO_LR ? { _379_, _378_, _377_, _376_, _375_, _374_, _373_ } : 7'hxx;
  assign { _109_, _108_, _107_, _106_, _105_, _104_, _103_ } = _387_ ? { _386_, _385_, _384_, _383_, _382_, _381_, _380_ } : 7'hxx;
  assign _387_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  assign _388_ = _203_ ? LBCSYNCMODE : 1'hx;
  assign _389_ = \qsquash.OUT  ? 1'hx : _388_;
  assign _390_ = LDN_CGO_LR ? _389_ : 1'hx;
  assign _101_ = _391_ ? _390_ : 1'hx;
  assign _391_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  assign _392_ = _203_ ? _101_ : 1'h0;
  assign _393_ = \qsquash.OUT  ? 1'hx : _392_;
  assign _394_ = LDN_CGO_LR ? _393_ : 1'hx;
  assign _092_ = _395_ ? _394_ : 1'hx;
  assign _395_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  assign { _402_, _401_, _400_, _399_, _398_, _397_, _396_ } = _203_ ? { _109_, _108_, _107_, _106_, _105_, _104_, _103_ } : 7'h01;
  assign { _409_, _408_, _407_, _406_, _405_, _404_, _403_ } = \qsquash.OUT  ? 7'hxx : { _402_, _401_, _400_, _399_, _398_, _397_, _396_ };
  assign { _416_, _415_, _414_, _413_, _412_, _411_, _410_ } = LDN_CGO_LR ? { _409_, _408_, _407_, _406_, _405_, _404_, _403_ } : 7'hxx;
  assign { _100_, _099_, _098_, _097_, _096_, _095_, _094_ } = _417_ ? { _416_, _415_, _414_, _413_, _412_, _411_, _410_ } : 7'hxx;
  assign _417_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  assign _418_ = \qsquash.OUT  ? 1'h1 : _092_;
  assign _419_ = LDN_CGO_LR ? _418_ : 1'hx;
  assign _083_ = _420_ ? _419_ : 1'hx;
  assign _420_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  assign { _427_, _426_, _425_, _424_, _423_, _422_, _421_ } = \qsquash.OUT  ? 7'h01 : { _100_, _099_, _098_, _097_, _096_, _095_, _094_ };
  assign { _434_, _433_, _432_, _431_, _430_, _429_, _428_ } = LDN_CGO_LR ? { _427_, _426_, _425_, _424_, _423_, _422_, _421_ } : 7'hxx;
  assign { _091_, _090_, _089_, _088_, _087_, _086_, _085_ } = _435_ ? { _434_, _433_, _432_, _431_, _430_, _429_, _428_ } : 7'hxx;
  assign _435_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  assign _436_ = LDN_CGO_LR ? _083_ : 1'h0;
  assign _072_ = _437_ ? _436_ : 1'hx;
  assign _437_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  assign { _444_, _443_, _442_, _441_, _440_, _439_, _438_ } = LDN_CGO_LR ? { _091_, _090_, _089_, _088_, _087_, _086_, _085_ } : 7'h01;
  assign { _082_, _081_, _080_, _079_, _078_, _077_, _076_ } = _445_ ? { _444_, _443_, _442_, _441_, _440_, _439_, _438_ } : 7'hxx;
  assign _445_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  function [0:0] _669_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _669_ = b[0:0];
      4'b??1?:
        _669_ = b[1:1];
      4'b?1??:
        _669_ = b[2:2];
      4'b1???:
        _669_ = b[3:3];
      default:
        _669_ = a;
    endcase
  endfunction
  assign LL_CACK = _669_(1'h0, { _072_, _217_, _218_, _110_ }, { _449_, _448_, _447_, _446_ });
  assign _446_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign _447_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3 } == 5'h01;
  assign _448_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2 } == 6'h01;
  assign _449_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  function [6:0] _674_;
    input [6:0] a;
    input [48:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _674_ = b[6:0];
      7'b?????1?:
        _674_ = b[13:7];
      7'b????1??:
        _674_ = b[20:14];
      7'b???1???:
        _674_ = b[27:21];
      7'b??1????:
        _674_ = b[34:28];
      7'b?1?????:
        _674_ = b[41:35];
      7'b1??????:
        _674_ = b[48:42];
      default:
        _674_ = a;
    endcase
  endfunction
  assign { State_P_7, State_P_6, State_P_5, State_P_4, State_P_3, State_P_2, State_P_1 } = _674_({ State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 }, { _082_, _081_, _080_, _079_, _078_, _077_, _076_, _118_, _117_, _116_, _115_, _114_, _113_, _112_, 7'h20, _127_, _126_, _125_, _124_, _123_, _122_, _121_, _050_, _049_, _048_, _047_, _046_, _045_, _044_, _064_, _063_, _062_, _061_, _060_, _059_, _058_, _071_, _070_, _069_, _068_, _067_, _066_, _065_ }, { _455_, _454_, _453_, _452_, _451_, _450_, State_LR_7 });
  assign _450_ = { State_LR_7, State_LR_6, State_LR_5 } == 3'h1;
  assign _451_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4 } == 4'h1;
  assign _452_ = { State_LR_7, State_LR_6 } == 2'h1;
  assign _453_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3 } == 5'h01;
  assign _454_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2 } == 6'h01;
  assign _455_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2, State_LR_1 } == 7'h01;
  function [0:0] _681_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _681_ = b[0:0];
      4'b??1?:
        _681_ = b[1:1];
      4'b?1??:
        _681_ = b[2:2];
      4'b1???:
        _681_ = b[3:3];
      default:
        _681_ = a;
    endcase
  endfunction
  assign Load_P = _681_(1'h0, { _075_, _102_, _111_, _120_ }, { _458_, _457_, _456_, State_LR_7 });
  assign _456_ = { State_LR_7, State_LR_6, State_LR_5 } == 3'h1;
  assign _457_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4 } == 4'h1;
  assign _458_ = { State_LR_7, State_LR_6 } == 2'h1;
  function [1:0] _685_;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _685_ = b[1:0];
      2'b1?:
        _685_ = b[3:2];
      default:
        _685_ = a;
    endcase
  endfunction
  assign { LineReg_P_3, LineReg_P_2 } = _685_({ LineReg_LR_3, LineReg_LR_2 }, { 2'h2, _074_, _073_ }, { _460_, _459_ });
  assign _459_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4 } == 4'h1;
  assign _460_ = { State_LR_7, State_LR_6, State_LR_5, State_LR_4, State_LR_3, State_LR_2 } == 6'h01;
  assign _461_ = | { LineReg_LR_3, LineReg_LR_2 };
  assign { _463_, _462_ } = { LineReg_LR_3, LineReg_LR_2 } - 2'h1;
  assign LL_CDATAEN = LBCSYNCMODE ? LL_FCTLRLOAD_0 : cdataAsync;
  assign LL_FCTLRDOSHIFT = LBCSYNCMODE ? Load_LR : shift;
  assign \read_ctl.SHIFTI  = LBCSYNCMODE ? Load_LR : shift;
endmodule
