# vsim -debugDB -l apb_protocol_chk.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 22:06:15 on Oct 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# Loading work.timer_top(fast)
# Loading work.apbif(fast)
# Loading work.cnt_ctrl(fast)
# Loading work.counter(fast)
# Loading work.regset(fast)
# Loading work.mod_golden_cnt(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
# run -all
# =====================================
# === Test Case: APB Protocol Test ====
# =====================================
# t=       100 [TB_WRITE]: addr=00000004 data=33333333
# t=       475 [TB_READ]: addr=00000004 rdata=33333333
# ------------------------------------------------
# t=       475 PASS: rdata = 33333333 at addr 00000004 is correct
# ------------------------------------------------
# penable does not assert
# t=       475 [TB_WRITE]: addr=00000004 data=55555555
# t=       825 [TB_READ]: addr=00000004 rdata=33333333
# ------------------------------------------------
# t=       825 PASS: rdata = 33333333 at addr 00000004 is correct
# ------------------------------------------------
# t=       975 [TB_READ]: addr=00000004 rdata=00000000
# ------------------------------------------------
# t=       975 PASS: rdata = 00000000 at addr 00000004 is correct
# ------------------------------------------------
# psel does not assert
# t=       975 [TB_WRITE]: addr=00000004 data=77777777
# t=      1325 [TB_READ]: addr=00000004 rdata=33333333
# ------------------------------------------------
# t=      1325 PASS: rdata = 33333333 at addr 00000004 is correct
# ------------------------------------------------
# t=      1475 [TB_READ]: addr=00000004 rdata=00000000
# ------------------------------------------------
# t=      1475 PASS: rdata = 00000000 at addr 00000004 is correct
# ------------------------------------------------
# t=      1475 [TB_WRITE]: addr=00000004 data=99999999
# t=      1875 [TB_READ]: addr=00000004 rdata=99999999
# ------------------------------------------------
# t=      1875 PASS: rdata = 99999999 at addr 00000004 is correct
# ------------------------------------------------
# Test_result PASSED
# ** Note: $finish    : ../tb_golden/test_bench.v(94)
#    Time: 1975 ns  Iteration: 0  Instance: /test_bench
# End time: 22:06:15 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
