{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730544107328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730544107335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:41:47 2024 " "Processing started: Sat Nov 02 18:41:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730544107335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730544107335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uController -c uController " "Command: quartus_map --read_settings_files=on --write_settings_files=off uController -c uController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730544107335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730544107568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730544107568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ucontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uController " "Found entity 1: uController" {  } { { "uController.bdf" "" { Schematic "D:/cs/uController/uController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730544115701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uController " "Elaborating entity \"uController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730544115732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode2_4.bdf 1 1 " "Using design file decode2_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode2_4 " "Found entity 1: decode2_4" {  } { { "decode2_4.bdf" "" { Schematic "D:/cs/uController/decode2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730544115745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2_4 decode2_4:inst6 " "Elaborating entity \"decode2_4\" for hierarchy \"decode2_4:inst6\"" {  } { { "uController.bdf" "inst6" { Schematic "D:/cs/uController/uController.bdf" { { 432 280 392 560 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom2130.bdf 1 1 " "Using design file rom2130.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2130 " "Found entity 1: ROM2130" {  } { { "rom2130.bdf" "" { Schematic "D:/cs/uController/rom2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730544115752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM2130 ROM2130:inst9 " "Elaborating entity \"ROM2130\" for hierarchy \"ROM2130:inst9\"" {  } { { "uController.bdf" "inst9" { Schematic "D:/cs/uController/uController.bdf" { { 80 736 936 176 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115752 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE ucode.hex " "Can't find a definition for parameter LPM_FILE -- assuming ucode.hex was intended to be a quoted string" {  } { { "rom2130.bdf" "" { Schematic "D:/cs/uController/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1730544115754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM ROM2130:inst9\|LPM_ROM:inst " "Elaborating entity \"LPM_ROM\" for hierarchy \"ROM2130:inst9\|LPM_ROM:inst\"" {  } { { "rom2130.bdf" "inst" { Schematic "D:/cs/uController/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM2130:inst9\|LPM_ROM:inst " "Elaborated megafunction instantiation \"ROM2130:inst9\|LPM_ROM:inst\"" {  } { { "rom2130.bdf" "" { Schematic "D:/cs/uController/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM2130:inst9\|LPM_ROM:inst " "Instantiated megafunction \"ROM2130:inst9\|LPM_ROM:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ucode.hex " "Parameter \"LPM_FILE\" = \"ucode.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730544115772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730544115772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730544115772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730544115772 ""}  } { { "rom2130.bdf" "" { Schematic "D:/cs/uController/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730544115772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom ROM2130:inst9\|LPM_ROM:inst\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"ROM2130:inst9\|LPM_ROM:inst\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ROM2130:inst9\|LPM_ROM:inst\|altrom:srom ROM2130:inst9\|LPM_ROM:inst " "Elaborated megafunction instantiation \"ROM2130:inst9\|LPM_ROM:inst\|altrom:srom\", which is child of megafunction instantiation \"ROM2130:inst9\|LPM_ROM:inst\"" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "rom2130.bdf" "" { Schematic "D:/cs/uController/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM2130:inst9\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"ROM2130:inst9\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/quartus2/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ROM2130:inst9\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block ROM2130:inst9\|LPM_ROM:inst " "Elaborated megafunction instantiation \"ROM2130:inst9\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"ROM2130:inst9\|LPM_ROM:inst\"" {  } { { "altrom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "rom2130.bdf" "" { Schematic "D:/cs/uController/rom2130.bdf" { { 240 512 624 336 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2501 " "Found entity 1: altsyncram_2501" {  } { { "db/altsyncram_2501.tdf" "" { Text "D:/cs/uController/db/altsyncram_2501.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730544115906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2501 ROM2130:inst9\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_2501:auto_generated " "Elaborating entity \"altsyncram_2501\" for hierarchy \"ROM2130:inst9\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_2501:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115906 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timing.bdf 1 1 " "Using design file timing.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Timing " "Found entity 1: Timing" {  } { { "timing.bdf" "" { Schematic "D:/cs/uController/timing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730544115919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing Timing:inst5 " "Elaborating entity \"Timing\" for hierarchy \"Timing:inst5\"" {  } { { "uController.bdf" "inst5" { Schematic "D:/cs/uController/uController.bdf" { { 272 280 392 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux Timing:inst5\|21mux:inst10 " "Elaborating entity \"21mux\" for hierarchy \"Timing:inst5\|21mux:inst10\"" {  } { { "timing.bdf" "inst10" { Schematic "D:/cs/uController/timing.bdf" { { 184 -112 8 264 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timing:inst5\|21mux:inst10 " "Elaborated megafunction instantiation \"Timing:inst5\|21mux:inst10\"" {  } { { "timing.bdf" "" { Schematic "D:/cs/uController/timing.bdf" { { 184 -112 8 264 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uarreg.bdf 1 1 " "Using design file uarreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uARReg " "Found entity 1: uARReg" {  } { { "uarreg.bdf" "" { Schematic "D:/cs/uController/uarreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730544115933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uARReg uARReg:inst1 " "Elaborating entity \"uARReg\" for hierarchy \"uARReg:inst1\"" {  } { { "uController.bdf" "inst1" { Schematic "D:/cs/uController/uController.bdf" { { 80 528 680 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ucontrol.bdf 1 1 " "Using design file ucontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "ucontrol.bdf" "" { Schematic "D:/cs/uController/ucontrol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730544115939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uControl uControl:inst " "Elaborating entity \"uControl\" for hierarchy \"uControl:inst\"" {  } { { "uController.bdf" "inst" { Schematic "D:/cs/uController/uController.bdf" { { 80 280 432 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodec.bdf 1 1 " "Using design file decodec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodec " "Found entity 1: decodec" {  } { { "decodec.bdf" "" { Schematic "D:/cs/uController/decodec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730544115946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodec decodec:inst4 " "Elaborating entity \"decodec\" for hierarchy \"decodec:inst4\"" {  } { { "uController.bdf" "inst4" { Schematic "D:/cs/uController/uController.bdf" { { 416 904 1000 544 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodeb.bdf 1 1 " "Using design file decodeb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodeb " "Found entity 1: decodeb" {  } { { "decodeb.bdf" "" { Schematic "D:/cs/uController/decodeb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730544115952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeb decodeb:inst3 " "Elaborating entity \"decodeb\" for hierarchy \"decodeb:inst3\"" {  } { { "uController.bdf" "inst3" { Schematic "D:/cs/uController/uController.bdf" { { 272 536 648 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodea.bdf 1 1 " "Using design file decodea.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodea " "Found entity 1: decodea" {  } { { "decodea.bdf" "" { Schematic "D:/cs/uController/decodea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730544115959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730544115959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodea decodea:inst2 " "Elaborating entity \"decodea\" for hierarchy \"decodea:inst2\"" {  } { { "uController.bdf" "inst2" { Schematic "D:/cs/uController/uController.bdf" { { 216 904 1016 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544115959 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[23\] M\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[23\]\" to the node \"M\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[22\] M\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[22\]\" to the node \"M\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[21\] M\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[21\]\" to the node \"M\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[20\] M\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[20\]\" to the node \"M\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[19\] M\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[19\]\" to the node \"M\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[18\] M\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[18\]\" to the node \"M\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[17\] M\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[17\]\" to the node \"M\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[16\] M\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[16\]\" to the node \"M\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[15\] M\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[15\]\" to the node \"M\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[14\] M\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[14\]\" to the node \"M\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[13\] M\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[13\]\" to the node \"M\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[12\] M\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[12\]\" to the node \"M\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[11\] M\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[11\]\" to the node \"M\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[10\] M\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[10\]\" to the node \"M\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[9\] M\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[9\]\" to the node \"M\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[8\] M\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[8\]\" to the node \"M\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[7\] M\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[7\]\" to the node \"M\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[6\] M\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[6\]\" to the node \"M\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[5\] M\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[5\]\" to the node \"M\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[4\] M\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[4\]\" to the node \"M\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[3\] M\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[3\]\" to the node \"M\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[2\] M\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[2\]\" to the node \"M\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[1\] M\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[1\]\" to the node \"M\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[0\] M\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[0\]\" to the node \"M\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[5\] uARReg:inst1\|inst45 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[5\]\" to the node \"uARReg:inst1\|inst45\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[4\] uARReg:inst1\|inst44 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[4\]\" to the node \"uARReg:inst1\|inst44\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[3\] uARReg:inst1\|inst43 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[3\]\" to the node \"uARReg:inst1\|inst43\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[2\] uARReg:inst1\|inst42 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[2\]\" to the node \"uARReg:inst1\|inst42\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[1\] uARReg:inst1\|inst41 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[1\]\" to the node \"uARReg:inst1\|inst41\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM2130:inst9\|lpm_rom:inst\|otri\[0\] uARReg:inst1\|inst40 " "Converted the fanout from the always-enabled tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[0\]\" to the node \"uARReg:inst1\|inst40\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1730544116461 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1730544116461 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[16\] decode2_4:inst6\|inst6 " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[16\]\" to the node \"decode2_4:inst6\|inst6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[15\] decode2_4:inst6\|inst7 " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[15\]\" to the node \"decode2_4:inst6\|inst7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[14\] decodea:inst2\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[14\]\" to the node \"decodea:inst2\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[13\] decodea:inst2\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[13\]\" to the node \"decodea:inst2\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[12\] decodea:inst2\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[12\]\" to the node \"decodea:inst2\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[11\] decodeb:inst3\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[11\]\" to the node \"decodeb:inst3\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[10\] decodeb:inst3\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[10\]\" to the node \"decodeb:inst3\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[9\] decodeb:inst3\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[9\]\" to the node \"decodeb:inst3\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[8\] decodec:inst4\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[8\]\" to the node \"decodec:inst4\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[7\] decodec:inst4\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[7\]\" to the node \"decodec:inst4\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM2130:inst9\|lpm_rom:inst\|otri\[6\] decodec:inst4\|inst " "Converted the fan-out from the tri-state buffer \"ROM2130:inst9\|lpm_rom:inst\|otri\[6\]\" to the node \"decodec:inst4\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730544116462 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730544116462 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst44 uARReg:inst1\|inst44~_emulated uARReg:inst1\|inst44~1 " "Register \"uARReg:inst1\|inst44\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst44~_emulated\" and latch \"uARReg:inst1\|inst44~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/cs/uController/uarreg.bdf" { { 144 536 600 224 "inst44" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730544116464 "|uController|uARReg:inst1|inst44"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst43 uARReg:inst1\|inst43~_emulated uARReg:inst1\|inst43~1 " "Register \"uARReg:inst1\|inst43\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst43~_emulated\" and latch \"uARReg:inst1\|inst43~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/cs/uController/uarreg.bdf" { { 24 536 600 104 "inst43" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730544116464 "|uController|uARReg:inst1|inst43"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst42 uARReg:inst1\|inst42~_emulated uARReg:inst1\|inst42~1 " "Register \"uARReg:inst1\|inst42\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst42~_emulated\" and latch \"uARReg:inst1\|inst42~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/cs/uController/uarreg.bdf" { { 272 368 432 352 "inst42" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730544116464 "|uController|uARReg:inst1|inst42"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst41 uARReg:inst1\|inst41~_emulated uARReg:inst1\|inst41~1 " "Register \"uARReg:inst1\|inst41\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst41~_emulated\" and latch \"uARReg:inst1\|inst41~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/cs/uController/uarreg.bdf" { { 144 368 432 224 "inst41" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730544116464 "|uController|uARReg:inst1|inst41"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst1\|inst40 uARReg:inst1\|inst40~_emulated uARReg:inst1\|inst40~1 " "Register \"uARReg:inst1\|inst40\" is converted into an equivalent circuit using register \"uARReg:inst1\|inst40~_emulated\" and latch \"uARReg:inst1\|inst40~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/cs/uController/uarreg.bdf" { { 24 368 432 104 "inst40" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730544116464 "|uController|uARReg:inst1|inst40"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1730544116464 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730544116546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730544116993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730544116993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730544117065 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730544117065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730544117065 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730544117065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730544117065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730544117077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:41:57 2024 " "Processing ended: Sat Nov 02 18:41:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730544117077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730544117077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730544117077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730544117077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730544118236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730544118241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:41:57 2024 " "Processing started: Sat Nov 02 18:41:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730544118241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730544118241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uController -c uController " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uController -c uController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730544118241 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730544118366 ""}
{ "Info" "0" "" "Project  = uController" {  } {  } 0 0 "Project  = uController" 0 0 "Fitter" 0 0 1730544118367 ""}
{ "Info" "0" "" "Revision = uController" {  } {  } 0 0 "Revision = uController" 0 0 "Fitter" 0 0 1730544118368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730544118425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730544118426 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uController EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"uController\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730544118442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730544118500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730544118501 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730544118727 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730544118908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730544118908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730544118908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730544118908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730544118908 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730544118908 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730544118927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730544118927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730544118927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730544118927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730544118927 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730544118927 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730544118934 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1730544118951 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "63 63 " "No exact pin location assignment(s) for 63 pins of 63 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1730544119360 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1730544119555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uController.sdc " "Synopsys Design Constraints File file not found: 'uController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730544119556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730544119556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1730544119558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1730544119559 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730544119560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing:inst5\|inst  " "Automatically promoted node Timing:inst5\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730544119579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing:inst5\|inst1 " "Destination node Timing:inst5\|inst1" {  } { { "timing.bdf" "" { Schematic "D:/cs/uController/timing.bdf" { { 128 240 304 208 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730544119579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing:inst5\|21mux:inst9\|5~1 " "Destination node Timing:inst5\|21mux:inst9\|5~1" {  } { { "21mux.bdf" "" { Schematic "d:/quartus2/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730544119579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730544119579 ""}  } { { "timing.bdf" "" { Schematic "D:/cs/uController/timing.bdf" { { 128 120 184 208 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730544119579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing:inst5\|inst1  " "Automatically promoted node Timing:inst5\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730544119579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing:inst5\|inst2 " "Destination node Timing:inst5\|inst2" {  } { { "timing.bdf" "" { Schematic "D:/cs/uController/timing.bdf" { { 128 352 416 208 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730544119579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing:inst5\|21mux:inst9\|5~0 " "Destination node Timing:inst5\|21mux:inst9\|5~0" {  } { { "21mux.bdf" "" { Schematic "d:/quartus2/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730544119579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730544119579 ""}  } { { "timing.bdf" "" { Schematic "D:/cs/uController/timing.bdf" { { 128 240 304 208 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730544119579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing:inst5\|inst13  " "Automatically promoted node Timing:inst5\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730544119579 ""}  } { { "timing.bdf" "" { Schematic "D:/cs/uController/timing.bdf" { { 248 40 104 296 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730544119579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST1~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node RST1~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730544119580 ""}  } { { "uController.bdf" "" { Schematic "D:/cs/uController/uController.bdf" { { 328 64 232 344 "RST1" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs/uController/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730544119580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730544119777 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730544119778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730544119778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730544119779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730544119779 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730544119779 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730544119779 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730544119780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730544119780 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730544119781 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730544119781 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "62 unused 2.5V 13 49 0 " "Number of I/O pins in group: 62 (unused VREF, 2.5V VCCIO, 13 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1730544119783 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1730544119783 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1730544119783 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730544119784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730544119784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730544119784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730544119784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730544119784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730544119784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730544119784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730544119784 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1730544119784 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1730544119784 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730544119825 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1730544119836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730544120810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730544120894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730544120921 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730544124861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730544124861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730544125071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y43 X21_Y53 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53" {  } { { "loc" "" { Generic "D:/cs/uController/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53"} { { 12 { 0 ""} 11 43 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730544126354 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730544126354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730544126804 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730544126804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730544126808 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730544126919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730544126927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730544127089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730544127089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730544127274 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730544127610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cs/uController/output_files/uController.fit.smsg " "Generated suppressed messages file D:/cs/uController/output_files/uController.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730544127957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6040 " "Peak virtual memory: 6040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730544128264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:42:08 2024 " "Processing ended: Sat Nov 02 18:42:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730544128264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730544128264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730544128264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730544128264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730544129320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730544129327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:42:09 2024 " "Processing started: Sat Nov 02 18:42:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730544129327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730544129327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uController -c uController " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uController -c uController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730544129327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1730544129533 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730544130851 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730544130891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730544131099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:42:11 2024 " "Processing ended: Sat Nov 02 18:42:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730544131099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730544131099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730544131099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730544131099 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730544131846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730544132317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730544132322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:42:12 2024 " "Processing started: Sat Nov 02 18:42:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730544132322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730544132322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uController -c uController " "Command: quartus_sta uController -c uController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730544132322 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1730544132390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730544132494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730544132495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544132548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544132549 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1730544132789 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uController.sdc " "Synopsys Design Constraints File file not found: 'uController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730544132801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544132801 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing:inst5\|inst Timing:inst5\|inst " "create_clock -period 1.000 -name Timing:inst5\|inst Timing:inst5\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730544132802 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing:inst5\|inst1 Timing:inst5\|inst1 " "create_clock -period 1.000 -name Timing:inst5\|inst1 Timing:inst5\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730544132802 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1 CLK1 " "create_clock -period 1.000 -name CLK1 CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730544132802 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730544132802 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730544132803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730544132803 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730544132803 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730544132810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730544132821 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730544132821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.688 " "Worst-case setup slack is -6.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.688              -6.688 Timing:inst5\|inst  " "   -6.688              -6.688 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.737             -31.256 Timing:inst5\|inst1  " "   -5.737             -31.256 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326              -8.569 CLK1  " "   -3.326              -8.569 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544132823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.759 " "Worst-case hold slack is 0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 CLK1  " "    0.759               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 Timing:inst5\|inst  " "    0.946               0.000 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.188               0.000 Timing:inst5\|inst1  " "    5.188               0.000 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544132825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.101 " "Worst-case recovery slack is -8.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.101             -37.795 Timing:inst5\|inst1  " "   -8.101             -37.795 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544132828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.975 " "Worst-case removal slack is 4.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 Timing:inst5\|inst1  " "    4.975               0.000 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544132830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201              -3.201 Timing:inst5\|inst  " "   -3.201              -3.201 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.435 CLK1  " "   -3.000             -10.435 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 Timing:inst5\|inst1  " "   -1.487              -8.922 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544132832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544132832 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730544132868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730544132887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730544133105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730544133154 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730544133158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730544133158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.190 " "Worst-case setup slack is -6.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.190              -6.190 Timing:inst5\|inst  " "   -6.190              -6.190 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.201             -28.360 Timing:inst5\|inst1  " "   -5.201             -28.360 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.095              -8.203 CLK1  " "   -3.095              -8.203 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.704 " "Worst-case hold slack is 0.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 CLK1  " "    0.704               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 Timing:inst5\|inst  " "    0.797               0.000 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 Timing:inst5\|inst1  " "    4.716               0.000 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.444 " "Worst-case recovery slack is -7.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.444             -34.557 Timing:inst5\|inst1  " "   -7.444             -34.557 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.635 " "Worst-case removal slack is 4.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.635               0.000 Timing:inst5\|inst1  " "    4.635               0.000 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201              -3.201 Timing:inst5\|inst  " "   -3.201              -3.201 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.837 CLK1  " "   -3.000             -10.837 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 Timing:inst5\|inst1  " "   -1.487              -8.922 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133172 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730544133208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730544133303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730544133304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730544133304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.129 " "Worst-case setup slack is -2.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129              -2.129 Timing:inst5\|inst  " "   -2.129              -2.129 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696              -8.972 Timing:inst5\|inst1  " "   -1.696              -8.972 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -3.223 CLK1  " "   -1.283              -3.223 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 Timing:inst5\|inst  " "    0.287               0.000 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 CLK1  " "    0.297               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.987               0.000 Timing:inst5\|inst1  " "    1.987               0.000 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.786 " "Worst-case recovery slack is -2.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.786             -12.709 Timing:inst5\|inst1  " "   -2.786             -12.709 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.056 " "Worst-case removal slack is 2.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.056               0.000 Timing:inst5\|inst1  " "    2.056               0.000 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.866 CLK1  " "   -3.000              -8.866 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 Timing:inst5\|inst1  " "   -1.000              -6.000 Timing:inst5\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Timing:inst5\|inst  " "   -1.000              -1.000 Timing:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730544133319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730544133319 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730544133747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730544133748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730544133796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:42:13 2024 " "Processing ended: Sat Nov 02 18:42:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730544133796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730544133796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730544133796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730544133796 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730544134435 ""}
