[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ElabIf/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ElabIf/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ElabIf/dut.sv".
AST_DEBUG_BEGIN
Count: 166
LIB: work
FILE: ${SURELOG_DIR}/tests/ElabIf/dut.sv
n<> u<165> t<Top_level_rule> c<1> l<1:1> el<16:1>
  n<> u<1> t<Null_rule> p<165> s<164> l<1:1>
  n<> u<164> t<Source_text> p<165> c<48> l<1:1> el<15:10>
    n<> u<48> t<Description> p<164> c<47> s<123> l<1:1> el<4:10>
      n<> u<47> t<Module_declaration> p<48> c<5> l<1:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<47> c<2> s<25> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<25> t<Module_item> p<47> c<24> s<45> l<2:4> el<2:35>
          n<> u<24> t<Non_port_module_item> p<25> c<23> l<2:4> el<2:35>
            n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2:4> el<2:35>
              n<> u<22> t<Module_instantiation> p<23> c<6> l<2:4> el<2:35>
                n<middleman> u<6> t<STRING_CONST> p<22> s<16> l<2:4> el<2:13>
                n<> u<16> t<Parameter_value_assignment> p<22> c<15> s<21> l<2:14> el<2:27>
                  n<> u<15> t<List_of_parameter_assignments> p<16> c<14> l<2:16> el<2:26>
                    n<> u<14> t<Named_parameter_assignment> p<15> c<7> l<2:16> el<2:26>
                      n<invert> u<7> t<STRING_CONST> p<14> s<13> l<2:17> el<2:23>
                      n<> u<13> t<Param_expression> p<14> c<12> l<2:24> el<2:25>
                        n<> u<12> t<Mintypmax_expression> p<13> c<11> l<2:24> el<2:25>
                          n<> u<11> t<Expression> p<12> c<10> l<2:24> el<2:25>
                            n<> u<10> t<Primary> p<11> c<9> l<2:24> el<2:25>
                              n<> u<9> t<Primary_literal> p<10> c<8> l<2:24> el<2:25>
                                n<1> u<8> t<INT_CONST> p<9> l<2:24> el<2:25>
                n<> u<21> t<Hierarchical_instance> p<22> c<18> l<2:28> el<2:34>
                  n<> u<18> t<Name_of_instance> p<21> c<17> s<20> l<2:28> el<2:32>
                    n<mdl1> u<17> t<STRING_CONST> p<18> l<2:28> el<2:32>
                  n<> u<20> t<List_of_port_connections> p<21> c<19> l<2:33> el<2:33>
                    n<> u<19> t<Ordered_port_connection> p<20> l<2:33> el<2:33>
        n<> u<45> t<Module_item> p<47> c<44> s<46> l<3:4> el<3:35>
          n<> u<44> t<Non_port_module_item> p<45> c<43> l<3:4> el<3:35>
            n<> u<43> t<Module_or_generate_item> p<44> c<42> l<3:4> el<3:35>
              n<> u<42> t<Module_instantiation> p<43> c<26> l<3:4> el<3:35>
                n<middleman> u<26> t<STRING_CONST> p<42> s<36> l<3:4> el<3:13>
                n<> u<36> t<Parameter_value_assignment> p<42> c<35> s<41> l<3:14> el<3:27>
                  n<> u<35> t<List_of_parameter_assignments> p<36> c<34> l<3:16> el<3:26>
                    n<> u<34> t<Named_parameter_assignment> p<35> c<27> l<3:16> el<3:26>
                      n<invert> u<27> t<STRING_CONST> p<34> s<33> l<3:17> el<3:23>
                      n<> u<33> t<Param_expression> p<34> c<32> l<3:24> el<3:25>
                        n<> u<32> t<Mintypmax_expression> p<33> c<31> l<3:24> el<3:25>
                          n<> u<31> t<Expression> p<32> c<30> l<3:24> el<3:25>
                            n<> u<30> t<Primary> p<31> c<29> l<3:24> el<3:25>
                              n<> u<29> t<Primary_literal> p<30> c<28> l<3:24> el<3:25>
                                n<0> u<28> t<INT_CONST> p<29> l<3:24> el<3:25>
                n<> u<41> t<Hierarchical_instance> p<42> c<38> l<3:28> el<3:34>
                  n<> u<38> t<Name_of_instance> p<41> c<37> s<40> l<3:28> el<3:32>
                    n<mdl0> u<37> t<STRING_CONST> p<38> l<3:28> el<3:32>
                  n<> u<40> t<List_of_port_connections> p<41> c<39> l<3:33> el<3:33>
                    n<> u<39> t<Ordered_port_connection> p<40> l<3:33> el<3:33>
        n<> u<46> t<ENDMODULE> p<47> l<4:1> el<4:10>
    n<> u<123> t<Description> p<164> c<122> s<163> l<6:1> el<11:10>
      n<> u<122> t<Module_declaration> p<123> c<65> l<6:1> el<11:10>
        n<> u<65> t<Module_nonansi_header> p<122> c<49> s<92> l<6:1> el<6:44>
          n<module> u<49> t<Module_keyword> p<65> s<50> l<6:1> el<6:7>
          n<assigner> u<50> t<STRING_CONST> p<65> s<63> l<6:8> el<6:16>
          n<> u<63> t<Parameter_port_list> p<65> c<62> s<64> l<6:17> el<6:40>
            n<> u<62> t<Parameter_port_declaration> p<63> c<61> l<6:19> el<6:39>
              n<> u<61> t<Parameter_declaration> p<62> c<51> l<6:19> el<6:39>
                n<> u<51> t<Data_type_or_implicit> p<61> s<60> l<6:29> el<6:29>
                n<> u<60> t<List_of_param_assignments> p<61> c<59> l<6:29> el<6:39>
                  n<> u<59> t<Param_assignment> p<60> c<52> l<6:29> el<6:39>
                    n<invert> u<52> t<STRING_CONST> p<59> s<58> l<6:29> el<6:35>
                    n<> u<58> t<Constant_param_expression> p<59> c<57> l<6:38> el<6:39>
                      n<> u<57> t<Constant_mintypmax_expression> p<58> c<56> l<6:38> el<6:39>
                        n<> u<56> t<Constant_expression> p<57> c<55> l<6:38> el<6:39>
                          n<> u<55> t<Constant_primary> p<56> c<54> l<6:38> el<6:39>
                            n<> u<54> t<Primary_literal> p<55> c<53> l<6:38> el<6:39>
                              n<0> u<53> t<INT_CONST> p<54> l<6:38> el<6:39>
          n<> u<64> t<List_of_ports> p<65> l<6:41> el<6:43>
        n<> u<92> t<Module_item> p<122> c<91> s<120> l<7:3> el<8:22>
          n<> u<91> t<Non_port_module_item> p<92> c<90> l<7:3> el<8:22>
            n<> u<90> t<Module_or_generate_item> p<91> c<89> l<7:3> el<8:22>
              n<> u<89> t<Module_common_item> p<90> c<88> l<7:3> el<8:22>
                n<> u<88> t<Conditional_generate_construct> p<89> c<87> l<7:3> el<8:22>
                  n<> u<87> t<If_generate_construct> p<88> c<86> l<7:3> el<8:22>
                    n<> u<86> t<IF> p<87> s<70> l<7:3> el<7:5>
                    n<> u<70> t<Constant_expression> p<87> c<69> s<85> l<7:7> el<7:14>
                      n<> u<69> t<Unary_Not> p<70> s<68> l<7:7> el<7:8>
                      n<> u<68> t<Constant_primary> p<70> c<67> l<7:8> el<7:14>
                        n<> u<67> t<Primary_literal> p<68> c<66> l<7:8> el<7:14>
                          n<invert> u<66> t<STRING_CONST> p<67> l<7:8> el<7:14>
                    n<> u<85> t<Generate_item> p<87> c<84> l<8:5> el<8:22>
                      n<> u<84> t<Module_or_generate_item> p<85> c<83> l<8:5> el<8:22>
                        n<> u<83> t<Module_common_item> p<84> c<82> l<8:5> el<8:22>
                          n<> u<82> t<Continuous_assign> p<83> c<81> l<8:5> el<8:22>
                            n<> u<81> t<List_of_net_assignments> p<82> c<80> l<8:12> el<8:21>
                              n<> u<80> t<Net_assignment> p<81> c<75> l<8:12> el<8:21>
                                n<> u<75> t<Net_lvalue> p<80> c<72> s<79> l<8:12> el<8:15>
                                  n<> u<72> t<Ps_or_hierarchical_identifier> p<75> c<71> s<74> l<8:12> el<8:15>
                                    n<out> u<71> t<STRING_CONST> p<72> l<8:12> el<8:15>
                                  n<> u<74> t<Constant_select> p<75> c<73> l<8:16> el<8:16>
                                    n<> u<73> t<Constant_bit_select> p<74> l<8:16> el<8:16>
                                n<> u<79> t<Expression> p<80> c<78> l<8:18> el<8:21>
                                  n<> u<78> t<Primary> p<79> c<77> l<8:18> el<8:21>
                                    n<> u<77> t<Primary_literal> p<78> c<76> l<8:18> el<8:21>
                                      n<inp> u<76> t<STRING_CONST> p<77> l<8:18> el<8:21>
        n<> u<120> t<Module_item> p<122> c<119> s<121> l<9:3> el<10:23>
          n<> u<119> t<Non_port_module_item> p<120> c<118> l<9:3> el<10:23>
            n<> u<118> t<Module_or_generate_item> p<119> c<117> l<9:3> el<10:23>
              n<> u<117> t<Module_common_item> p<118> c<116> l<9:3> el<10:23>
                n<> u<116> t<Conditional_generate_construct> p<117> c<115> l<9:3> el<10:23>
                  n<> u<115> t<If_generate_construct> p<116> c<114> l<9:3> el<10:23>
                    n<> u<114> t<IF> p<115> s<96> l<9:3> el<9:5>
                    n<> u<96> t<Constant_expression> p<115> c<95> s<113> l<9:7> el<9:13>
                      n<> u<95> t<Constant_primary> p<96> c<94> l<9:7> el<9:13>
                        n<> u<94> t<Primary_literal> p<95> c<93> l<9:7> el<9:13>
                          n<invert> u<93> t<STRING_CONST> p<94> l<9:7> el<9:13>
                    n<> u<113> t<Generate_item> p<115> c<112> l<10:5> el<10:23>
                      n<> u<112> t<Module_or_generate_item> p<113> c<111> l<10:5> el<10:23>
                        n<> u<111> t<Module_common_item> p<112> c<110> l<10:5> el<10:23>
                          n<> u<110> t<Continuous_assign> p<111> c<109> l<10:5> el<10:23>
                            n<> u<109> t<List_of_net_assignments> p<110> c<108> l<10:12> el<10:22>
                              n<> u<108> t<Net_assignment> p<109> c<101> l<10:12> el<10:22>
                                n<> u<101> t<Net_lvalue> p<108> c<98> s<107> l<10:12> el<10:15>
                                  n<> u<98> t<Ps_or_hierarchical_identifier> p<101> c<97> s<100> l<10:12> el<10:15>
                                    n<out> u<97> t<STRING_CONST> p<98> l<10:12> el<10:15>
                                  n<> u<100> t<Constant_select> p<101> c<99> l<10:16> el<10:16>
                                    n<> u<99> t<Constant_bit_select> p<100> l<10:16> el<10:16>
                                n<> u<107> t<Expression> p<108> c<106> l<10:18> el<10:22>
                                  n<> u<106> t<Unary_Tilda> p<107> s<105> l<10:18> el<10:19>
                                  n<> u<105> t<Expression> p<107> c<104> l<10:19> el<10:22>
                                    n<> u<104> t<Primary> p<105> c<103> l<10:19> el<10:22>
                                      n<> u<103> t<Primary_literal> p<104> c<102> l<10:19> el<10:22>
                                        n<inp> u<102> t<STRING_CONST> p<103> l<10:19> el<10:22>
        n<> u<121> t<ENDMODULE> p<122> l<11:1> el<11:10>
    n<> u<163> t<Description> p<164> c<162> l<13:1> el<15:10>
      n<> u<162> t<Module_declaration> p<163> c<140> l<13:1> el<15:10>
        n<> u<140> t<Module_nonansi_header> p<162> c<124> s<160> l<13:1> el<13:45>
          n<module> u<124> t<Module_keyword> p<140> s<125> l<13:1> el<13:7>
          n<middleman> u<125> t<STRING_CONST> p<140> s<138> l<13:8> el<13:17>
          n<> u<138> t<Parameter_port_list> p<140> c<137> s<139> l<13:18> el<13:41>
            n<> u<137> t<Parameter_port_declaration> p<138> c<136> l<13:20> el<13:40>
              n<> u<136> t<Parameter_declaration> p<137> c<126> l<13:20> el<13:40>
                n<> u<126> t<Data_type_or_implicit> p<136> s<135> l<13:30> el<13:30>
                n<> u<135> t<List_of_param_assignments> p<136> c<134> l<13:30> el<13:40>
                  n<> u<134> t<Param_assignment> p<135> c<127> l<13:30> el<13:40>
                    n<invert> u<127> t<STRING_CONST> p<134> s<133> l<13:30> el<13:36>
                    n<> u<133> t<Constant_param_expression> p<134> c<132> l<13:39> el<13:40>
                      n<> u<132> t<Constant_mintypmax_expression> p<133> c<131> l<13:39> el<13:40>
                        n<> u<131> t<Constant_expression> p<132> c<130> l<13:39> el<13:40>
                          n<> u<130> t<Constant_primary> p<131> c<129> l<13:39> el<13:40>
                            n<> u<129> t<Primary_literal> p<130> c<128> l<13:39> el<13:40>
                              n<0> u<128> t<INT_CONST> p<129> l<13:39> el<13:40>
          n<> u<139> t<List_of_ports> p<140> l<13:42> el<13:44>
        n<> u<160> t<Module_item> p<162> c<159> s<161> l<14:4> el<14:39>
          n<> u<159> t<Non_port_module_item> p<160> c<158> l<14:4> el<14:39>
            n<> u<158> t<Module_or_generate_item> p<159> c<157> l<14:4> el<14:39>
              n<> u<157> t<Module_instantiation> p<158> c<141> l<14:4> el<14:39>
                n<assigner> u<141> t<STRING_CONST> p<157> s<151> l<14:4> el<14:12>
                n<> u<151> t<Parameter_value_assignment> p<157> c<150> s<156> l<14:13> el<14:31>
                  n<> u<150> t<List_of_parameter_assignments> p<151> c<149> l<14:15> el<14:30>
                    n<> u<149> t<Named_parameter_assignment> p<150> c<142> l<14:15> el<14:30>
                      n<invert> u<142> t<STRING_CONST> p<149> s<148> l<14:16> el<14:22>
                      n<> u<148> t<Param_expression> p<149> c<147> l<14:23> el<14:29>
                        n<> u<147> t<Mintypmax_expression> p<148> c<146> l<14:23> el<14:29>
                          n<> u<146> t<Expression> p<147> c<145> l<14:23> el<14:29>
                            n<> u<145> t<Primary> p<146> c<144> l<14:23> el<14:29>
                              n<> u<144> t<Primary_literal> p<145> c<143> l<14:23> el<14:29>
                                n<invert> u<143> t<STRING_CONST> p<144> l<14:23> el<14:29>
                n<> u<156> t<Hierarchical_instance> p<157> c<153> l<14:32> el<14:38>
                  n<> u<153> t<Name_of_instance> p<156> c<152> s<155> l<14:32> el<14:36>
                    n<asgn> u<152> t<STRING_CONST> p<153> l<14:32> el<14:36>
                  n<> u<155> t<List_of_port_connections> p<156> c<154> l<14:37> el<14:37>
                    n<> u<154> t<Ordered_port_connection> p<155> l<14:37> el<14:37>
        n<> u<161> t<ENDMODULE> p<162> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabIf/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabIf/dut.sv:6:1: No timescale set for "assigner".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabIf/dut.sv:13:1: No timescale set for "middleman".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ElabIf/dut.sv:6:1: Compile module "work@assigner".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabIf/dut.sv:13:1: Compile module "work@middleman".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabIf/dut.sv:1:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  2
ClassDefn                                              8
ClassTypespec                                          1
Constant                                               7
ContAssign                                             2
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
GenIf                                                  2
IODecl                                                11
IntTypespec                                            9
LogicTypespec                                          1
Module                                                 3
ModuleTypespec                                         2
Operation                                              2
Package                                                1
ParamAssign                                            2
Parameter                                              2
RefModule                                              3
RefObj                                                 6
RefTypespec                                           13
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ElabIf/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@assigner
  |vpiParameter:
  \_Parameter: (work@assigner.invert), line:6:29, endln:6:39
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |UINT:0
    |vpiName:invert
    |vpiFullName:work@assigner.invert
  |vpiParamAssign:
  \_ParamAssign: , line:6:29, endln:6:39
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:6:38, endln:6:39
      |vpiParent:
      \_ParamAssign: , line:6:29, endln:6:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@assigner.invert), line:6:29, endln:6:39
  |vpiInternalScope:
  \_Begin: (work@assigner), line:8:5, endln:8:22
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |vpiFullName:work@assigner
    |vpiImportTypespec:
    \_LogicNet: (work@assigner.inp), line:8:18, endln:8:21
      |vpiParent:
      \_Begin: (work@assigner), line:8:5, endln:8:22
      |vpiName:inp
      |vpiFullName:work@assigner.inp
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@assigner.out), line:8:12, endln:8:15
      |vpiParent:
      \_Begin: (work@assigner), line:8:5, endln:8:22
      |vpiName:out
      |vpiFullName:work@assigner.out
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:8:12, endln:8:21
      |vpiParent:
      \_Begin: (work@assigner), line:8:5, endln:8:22
      |vpiRhs:
      \_RefObj: (work@assigner.inp), line:8:18, endln:8:21
        |vpiParent:
        \_ContAssign: , line:8:12, endln:8:21
        |vpiName:inp
        |vpiFullName:work@assigner.inp
        |vpiActual:
        \_LogicNet: (work@assigner.inp), line:8:18, endln:8:21
      |vpiLhs:
      \_RefObj: (work@assigner.out), line:8:12, endln:8:15
        |vpiParent:
        \_ContAssign: , line:8:12, endln:8:21
        |vpiName:out
        |vpiFullName:work@assigner.out
        |vpiActual:
        \_LogicNet: (work@assigner.out), line:8:12, endln:8:15
  |vpiInternalScope:
  \_Begin: (work@assigner), line:10:5, endln:10:23
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |vpiFullName:work@assigner
    |vpiImportTypespec:
    \_LogicNet: (work@assigner.inp), line:10:19, endln:10:22
      |vpiParent:
      \_Begin: (work@assigner), line:10:5, endln:10:23
      |vpiName:inp
      |vpiFullName:work@assigner.inp
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@assigner.out), line:10:12, endln:10:15
      |vpiParent:
      \_Begin: (work@assigner), line:10:5, endln:10:23
      |vpiName:out
      |vpiFullName:work@assigner.out
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:10:12, endln:10:22
      |vpiParent:
      \_Begin: (work@assigner), line:10:5, endln:10:23
      |vpiRhs:
      \_Operation: , line:10:18, endln:10:22
        |vpiParent:
        \_ContAssign: , line:10:12, endln:10:22
        |vpiOpType:4
        |vpiOperand:
        \_RefObj: (work@assigner.inp), line:10:19, endln:10:22
          |vpiParent:
          \_Operation: , line:10:18, endln:10:22
          |vpiName:inp
          |vpiFullName:work@assigner.inp
          |vpiActual:
          \_LogicNet: (work@assigner.inp), line:10:19, endln:10:22
      |vpiLhs:
      \_RefObj: (work@assigner.out), line:10:12, endln:10:15
        |vpiParent:
        \_ContAssign: , line:10:12, endln:10:22
        |vpiName:out
        |vpiFullName:work@assigner.out
        |vpiActual:
        \_LogicNet: (work@assigner.out), line:10:12, endln:10:15
  |vpiDefName:work@assigner
  |vpiGenStmt:
  \_GenIf: , line:7:3, endln:8:22
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |vpiCondition:
    \_Operation: , line:7:7, endln:7:14
      |vpiParent:
      \_GenIf: , line:7:3, endln:8:22
      |vpiOpType:3
      |vpiOperand:
      \_RefObj: (work@assigner.invert), line:7:8, endln:7:14
        |vpiParent:
        \_Operation: , line:7:7, endln:7:14
        |vpiName:invert
        |vpiFullName:work@assigner.invert
        |vpiActual:
        \_Parameter: (work@assigner.invert), line:6:29, endln:6:39
    |vpiStmt:
    \_Begin: (work@assigner), line:8:5, endln:8:22
  |vpiGenStmt:
  \_GenIf: , line:9:3, endln:10:23
    |vpiParent:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |vpiCondition:
    \_RefObj: (work@assigner.invert), line:9:7, endln:9:13
      |vpiParent:
      \_GenIf: , line:9:3, endln:10:23
      |vpiName:invert
      |vpiFullName:work@assigner.invert
      |vpiActual:
      \_Parameter: (work@assigner.invert), line:6:29, endln:6:39
    |vpiStmt:
    \_Begin: (work@assigner), line:10:5, endln:10:23
|vpiAllModules:
\_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@middleman
  |vpiParameter:
  \_Parameter: (work@middleman.invert), line:13:30, endln:13:40
    |vpiParent:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
    |UINT:0
    |vpiName:invert
    |vpiFullName:work@middleman.invert
  |vpiParamAssign:
  \_ParamAssign: , line:13:30, endln:13:40
    |vpiParent:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
    |vpiRhs:
    \_Constant: , line:13:39, endln:13:40
      |vpiParent:
      \_ParamAssign: , line:13:30, endln:13:40
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@middleman.invert), line:13:30, endln:13:40
  |vpiTypedef:
  \_ModuleTypespec: (assigner), line:14:4, endln:14:12
    |vpiParent:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
    |vpiName:assigner
  |vpiImportTypespec:
  \_ModuleTypespec: (assigner), line:14:4, endln:14:12
  |vpiDefName:work@middleman
  |vpiRefModule:
  \_RefModule: work@assigner (asgn), line:14:4, endln:14:12
    |vpiParent:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
    |vpiName:asgn
    |vpiDefName:work@assigner
    |vpiActual:
    \_Module: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (middleman), line:2:4, endln:2:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiName:middleman
  |vpiImportTypespec:
  \_ModuleTypespec: (middleman), line:2:4, endln:2:13
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@middleman (mdl1), line:2:4, endln:2:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiName:mdl1
    |vpiDefName:work@middleman
    |vpiActual:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
  |vpiRefModule:
  \_RefModule: work@middleman (mdl0), line:3:4, endln:3:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiName:mdl0
    |vpiDefName:work@middleman
    |vpiActual:
    \_Module: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
