Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e0b1d48aa9cf4d079963248818bc4d58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demorgan_tb_behav xil_defaultlib.demorgan_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port q4 on this module [C:/Users/Lori/DigitalDesign/A1T2/A1T2.srcs/sim_1/new/demorgan_tb.v:26]
ERROR: [VRFC 10-2063] Module <demorgan_bd_demorgan_df_0_0> not found while processing module instance <demorgan_df_0> [C:/Users/Lori/DigitalDesign/A1T2/A1T2.ip_user_files/bd/demorgan_bd/sim/demorgan_bd.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
