[ActiveSupport MAP]
Device = LIF-MD6000;
Package = CKFBGA80;
Performance = 6;
LUTS_avail = 5936;
LUTS_used = 1630;
FF_avail = 5973;
FF_used = 971;
INPUT_LVCMOS25 = 5;
OUTPUT_LVCMOS25 = 22;
IO_avail = 37;
IO_used = 27;
EBR_avail = 20;
EBR_used = 11;
; Begin EBR Section
Instance_Name = dphy_raw_fifo_inst/pdp_ram_0_0_1;
Type = PDPW8KE;
Width = 18;
Depth_R = 32;
Depth_W = 32;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_INIT_FILE = ;
MEM_LPC_FILE = dphy_raw_fifo.lpc;
Instance_Name = dphy_raw_fifo_inst/pdp_ram_0_1_0;
Type = PDPW8KE;
Width = 14;
Depth_R = 32;
Depth_W = 32;
REGMODE = NOREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_INIT_FILE = ;
MEM_LPC_FILE = dphy_raw_fifo.lpc;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg13795121379512/pmi_ram_dpLbnonesadr1379512137951211f54079_0_7_0;
Type = PDPW8KE;
Width = 11;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1379512137951211f54079__PMIP__512__137__137B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg13795121379512/pmi_ram_dpLbnonesadr1379512137951211f54079_0_0_7;
Type = PDPW8KE;
Width = 18;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1379512137951211f54079__PMIP__512__137__137B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg13795121379512/pmi_ram_dpLbnonesadr1379512137951211f54079_0_1_6;
Type = PDPW8KE;
Width = 18;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1379512137951211f54079__PMIP__512__137__137B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg13795121379512/pmi_ram_dpLbnonesadr1379512137951211f54079_0_2_5;
Type = PDPW8KE;
Width = 18;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1379512137951211f54079__PMIP__512__137__137B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg13795121379512/pmi_ram_dpLbnonesadr1379512137951211f54079_0_3_4;
Type = PDPW8KE;
Width = 18;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1379512137951211f54079__PMIP__512__137__137B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg13795121379512/pmi_ram_dpLbnonesadr1379512137951211f54079_0_4_3;
Type = PDPW8KE;
Width = 18;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1379512137951211f54079__PMIP__512__137__137B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg13795121379512/pmi_ram_dpLbnonesadr1379512137951211f54079_0_5_2;
Type = PDPW8KE;
Width = 18;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1379512137951211f54079__PMIP__512__137__137B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg13795121379512/pmi_ram_dpLbnonesadr1379512137951211f54079_0_6_1;
Type = PDPW8KE;
Width = 18;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1379512137951211f54079__PMIP__512__137__137B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg112112/pmi_ram_dpLbnonesadr1121121164d4da_0_0_0;
Type = DP8KE;
Width_B = 1;
Depth_A = 2;
Depth_B = 2;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1121121164d4da__PMIP__2__1__1B;
; End EBR Section
; Begin PLL Section
Instance_Name = pll_sys_clk_inst/PLLInst_0;
Type = EHXPLLM;
CLKOP_Post_Divider_A_Input = DIVA;
CLKOS_Post_Divider_B_Input = DIVB;
CLKOS2_Post_Divider_C_Input = DIVC;
CLKOS3_Post_Divider_D_Input = DIVD;
FB_MODE = CLKOP;
CLKI_Divider = 1;
CLKFB_Divider = 2;
CLKOP_Divider = 9;
CLKOS_Divider = 9;
CLKOS2_Divider = 1;
CLKOS3_Divider = 1;
CLKOP_Desired_Phase_Shift(degree) = 0;
CLKOP_Trim_Option_Rising/Falling = FALLING;
CLKOP_Trim_Option_Delay = 0;
CLKOS_Desired_Phase_Shift(degree) = 90;
CLKOS_Trim_Option_Rising/Falling = FALLING;
CLKOS_Trim_Option_Delay = 0;
CLKOS2_Desired_Phase_Shift(degree) = 0;
CLKOS3_Desired_Phase_Shift(degree) = 0;
; End PLL Section
