============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 23 2025  10:20:27 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (172 ps) Setup Check with Pin out/q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     892                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=     172                  

#----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                       -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[2]/Q                        -       CK->Q F     DFFRHQX1LVT      6  8.2    36    50      50    (-,-) 
  g819__5107/Y                          -       AN->Y F     NAND2BX2LVT      3  4.9    28    29      79    (-,-) 
  g818__2398/Y                          -       B->Y  R     NOR2X2LVT        4  6.9    37    25     104    (-,-) 
  sub_103_37_Y_add_102_37_g451/Y        -       A->Y  F     INVX2LVT        16 22.7    57    36     140    (-,-) 
  sub_103_37_Y_add_102_37_g434__2398/Y  -       B->Y  F     XNOR2X1LVT       1  2.7    15    29     169    (-,-) 
  sub_103_37_Y_add_102_37_g428__2883/CO -       B->CO F     ADDFX1LVT        1  2.8    17    34     202    (-,-) 
  sub_103_37_Y_add_102_37_g427__9945/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     236    (-,-) 
  sub_103_37_Y_add_102_37_g426__9315/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     270    (-,-) 
  sub_103_37_Y_add_102_37_g425__6161/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     304    (-,-) 
  sub_103_37_Y_add_102_37_g424__4733/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     338    (-,-) 
  sub_103_37_Y_add_102_37_g423__7482/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     372    (-,-) 
  sub_103_37_Y_add_102_37_g422__5115/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     405    (-,-) 
  sub_103_37_Y_add_102_37_g421__1881/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     439    (-,-) 
  sub_103_37_Y_add_102_37_g420__6131/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     473    (-,-) 
  sub_103_37_Y_add_102_37_g419__7098/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     507    (-,-) 
  sub_103_37_Y_add_102_37_g418__8246/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     540    (-,-) 
  sub_103_37_Y_add_102_37_g417__5122/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     574    (-,-) 
  sub_103_37_Y_add_102_37_g416__1705/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     608    (-,-) 
  sub_103_37_Y_add_102_37_g415__2802/CO -       A->CO F     ADDFX1LVT        1  2.2    14    32     640    (-,-) 
  sub_103_37_Y_add_102_37_g414__1617/Y  -       B->Y  F     XNOR2X1LVT       1  2.1    12    23     664    (-,-) 
  g1052__6161/Y                         -       A0->Y R     AOI22X1LVT       1  1.9    40    22     686    (-,-) 
  g1151__4733/Y                         -       B->Y  F     NAND3BXLLVT      1  2.0    46    34     720    (-,-) 
  out/q_reg[15]/D                       <<<     -     F     DFFRHQX1LVT      1    -     -     0     720    (-,-) 
#----------------------------------------------------------------------------------------------------------------

