Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 17:47:50 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.475      -10.774                     50                 1110        0.099        0.000                      0                 1110        4.500        0.000                       0                   443  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.475      -10.774                     50                 1106        0.099        0.000                      0                 1106        4.500        0.000                       0                   443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.783        0.000                      0                    4        0.820        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           50  Failing Endpoints,  Worst Slack       -0.475ns,  Total Violation      -10.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 2.729ns (27.591%)  route 7.162ns (72.409%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.194 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.194    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.308    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.422 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.422    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.644 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.405    13.049    sm/ram_reg_i_17_0[0]
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.299    13.348 r  sm/ram_reg_i_48/O
                         net (fo=1, routed)           0.298    13.646    sm/ram_reg_i_48_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.770 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.559    14.328    sm/ram_reg_i_17_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124    14.452 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.576    15.028    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.491    14.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.554    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 2.501ns (25.363%)  route 7.360ns (74.637%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.194 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.194    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.590    13.006    sm/ram_reg_i_22_0[2]
    SLICE_X46Y34         LUT4 (Prop_lut4_I1_O)        0.299    13.305 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.303    13.608    sm/ram_reg_i_80_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.553    14.285    display/ram_reg_3
    SLICE_X48Y35         LUT5 (Prop_lut5_I2_O)        0.124    14.409 r  display/ram_reg_i_9/O
                         net (fo=1, routed)           0.590    14.998    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.491    14.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.554    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 2.501ns (25.395%)  route 7.347ns (74.605%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.194 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.194    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.590    13.006    sm/ram_reg_i_22_0[2]
    SLICE_X46Y34         LUT4 (Prop_lut4_I1_O)        0.299    13.305 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.303    13.608    sm/ram_reg_i_80_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.553    14.285    sm/D_registers_q_reg[3][4]
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.409 r  sm/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.577    14.986    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.491    14.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.554    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.827ns  (logic 2.360ns (24.016%)  route 7.467ns (75.984%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.268 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.801    13.069    sm/ram_reg_i_22_0[1]
    SLICE_X48Y33         LUT4 (Prop_lut4_I1_O)        0.306    13.375 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.299    13.674    sm/ram_reg_i_81_n_0
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124    13.798 f  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.325    14.122    sm/ram_reg_i_33_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  sm/ram_reg_i_10/O
                         net (fo=1, routed)           0.718    14.964    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.491    14.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.554    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.964    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.729ns (27.809%)  route 7.084ns (72.191%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.194 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.194    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.308    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.422 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.422    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.644 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.405    13.049    sm/ram_reg_i_17_0[0]
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.299    13.348 r  sm/ram_reg_i_48/O
                         net (fo=1, routed)           0.298    13.646    sm/ram_reg_i_48_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.770 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.607    14.377    sm/ram_reg_i_17_n_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.501 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.450    14.951    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.491    14.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.554    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.810ns  (logic 2.713ns (27.656%)  route 7.097ns (72.344%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.194 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.194    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.308    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.621 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.488    13.109    alum/data1[11]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.306    13.415 r  alum/ram_reg_i_60/O
                         net (fo=1, routed)           0.291    13.706    sm/ram_reg_10
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.326    14.156    display/ram_reg_5
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.124    14.280 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.667    14.947    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.491    14.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.554    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.216ns  (logic 2.360ns (23.102%)  route 7.856ns (76.898%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.268 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.801    13.069    sm/ram_reg_i_22_0[1]
    SLICE_X48Y33         LUT4 (Prop_lut4_I1_O)        0.306    13.375 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.299    13.674    sm/ram_reg_i_81_n_0
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124    13.798 f  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.846    14.644    sm/ram_reg_i_33_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124    14.768 r  sm/D_registers_q[7][3]_i_1/O
                         net (fo=8, routed)           0.585    15.353    L_reg/D[3]
    SLICE_X36Y36         FDRE                                         r  L_reg/D_registers_q_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.440    14.845    L_reg/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  L_reg/D_registers_q_reg[1][3]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X36Y36         FDRE (Setup_fdre_C_D)       -0.081    14.988    L_reg/D_registers_q_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                 -0.365    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 2.360ns (23.025%)  route 7.890ns (76.975%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.268 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.801    13.069    sm/ram_reg_i_22_0[1]
    SLICE_X48Y33         LUT4 (Prop_lut4_I1_O)        0.306    13.375 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.299    13.674    sm/ram_reg_i_81_n_0
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124    13.798 f  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.846    14.644    sm/ram_reg_i_33_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124    14.768 r  sm/D_registers_q[7][3]_i_1/O
                         net (fo=8, routed)           0.619    15.387    L_reg/D[3]
    SLICE_X38Y35         FDRE                                         r  L_reg/D_registers_q_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.440    14.845    L_reg/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  L_reg/D_registers_q_reg[7][3]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.031    15.038    L_reg/D_registers_q_reg[7][3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -15.387    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 2.731ns (27.983%)  route 7.029ns (72.017%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.194 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.194    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.308    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.642 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.433    13.075    sm/ram_reg_i_22_0[4]
    SLICE_X47Y35         LUT4 (Prop_lut4_I1_O)        0.303    13.378 r  sm/ram_reg_i_65/O
                         net (fo=1, routed)           0.292    13.670    sm/ram_reg_i_65_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.794 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.403    14.197    display/ram_reg_7
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.124    14.321 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.576    14.897    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.491    14.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.554    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.752ns  (logic 2.599ns (26.651%)  route 7.153ns (73.349%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         1.177     6.771    sm/D_states_q_reg[4]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.895 r  sm/ram_reg_i_156/O
                         net (fo=3, routed)           0.985     7.880    sm/ram_reg_i_156_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.004 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.581     8.585    sm/out_sig0_carry_i_35_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.709 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.565     9.274    sm/out_sig0_carry_i_23_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.398 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          1.052    10.450    sm/M_sm_ra1[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.574 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.964    11.538    sm/ram_reg_i_35_0[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.662    alum/ram_reg_i_96_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.194 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.194    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.507 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.558    13.064    alum/data1[7]
    SLICE_X47Y37         LUT3 (Prop_lut3_I2_O)        0.306    13.370 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.294    13.665    sm/ram_reg_6
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.789 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.305    14.094    sm/D_ddr_q_reg_3
    SLICE_X47Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.218 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.672    14.890    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.491    14.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.554    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                 -0.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.013    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.024    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.564     1.508    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.834     2.024    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.075     1.583    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_ddr_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  display/D_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_sclk_counter_q_reg[1]/Q
                         net (fo=14, routed)          0.322     1.960    display/D_sclk_counter_q_reg[1]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.045     2.005 r  display/D_ddr_q_i_1/O
                         net (fo=1, routed)           0.000     2.005    display/D_ddr_q_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  display/D_ddr_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.821     2.011    display/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  display/D_ddr_q_reg/C
                         clock pessimism             -0.251     1.760    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121     1.881    display/D_ddr_q_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.049    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.049    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_6
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.998    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.052    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.998    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.063 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.063    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.564     1.508    forLoop_idx_0_42058683[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.728    forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.834     2.024    forLoop_idx_0_42058683[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.060     1.568    forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.564     1.508    forLoop_idx_0_42058683[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.728    forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.834     2.024    forLoop_idx_0_42058683[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.053     1.561    forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y15   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y19   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y21   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.704ns (18.997%)  route 3.002ns (81.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.795     6.388    sm/D_states_q_reg_n_0_[3]
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.496     8.008    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.132 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.711     8.843    fifo_reset_cond/AS[0]
    SLICE_X30Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.430    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X30Y26         FDPE (Recov_fdpe_C_PRE)     -0.361    14.626    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.704ns (18.997%)  route 3.002ns (81.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.795     6.388    sm/D_states_q_reg_n_0_[3]
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.496     8.008    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.132 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.711     8.843    fifo_reset_cond/AS[0]
    SLICE_X30Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.430    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X30Y26         FDPE (Recov_fdpe_C_PRE)     -0.361    14.626    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.704ns (18.997%)  route 3.002ns (81.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.795     6.388    sm/D_states_q_reg_n_0_[3]
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.496     8.008    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.132 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.711     8.843    fifo_reset_cond/AS[0]
    SLICE_X30Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.430    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X30Y26         FDPE (Recov_fdpe_C_PRE)     -0.361    14.626    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.704ns (18.997%)  route 3.002ns (81.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.795     6.388    sm/D_states_q_reg_n_0_[3]
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.512 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.496     8.008    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.132 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.711     8.843    fifo_reset_cond/AS[0]
    SLICE_X30Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.430    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X30Y26         FDPE (Recov_fdpe_C_PRE)     -0.361    14.626    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.464%)  route 0.821ns (81.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         0.585     2.224    sm/D_states_q_reg[4]_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.269 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.505    fifo_reset_cond/AS[0]
    SLICE_X30Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X30Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.464%)  route 0.821ns (81.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         0.585     2.224    sm/D_states_q_reg[4]_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.269 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.505    fifo_reset_cond/AS[0]
    SLICE_X30Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X30Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.464%)  route 0.821ns (81.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         0.585     2.224    sm/D_states_q_reg[4]_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.269 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.505    fifo_reset_cond/AS[0]
    SLICE_X30Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X30Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.464%)  route 0.821ns (81.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sm/D_states_q_reg[4]/Q
                         net (fo=193, routed)         0.585     2.224    sm/D_states_q_reg[4]_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.269 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.505    fifo_reset_cond/AS[0]
    SLICE_X30Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X30Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.820    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.161ns  (logic 11.150ns (30.834%)  route 25.011ns (69.166%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=2 LUT4=7 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[4][6]/Q
                         net (fo=17, routed)          2.094     7.754    L_reg/M_reg_targetpixel[6]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.878 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.452     8.330    L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.454 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.798     9.253    L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.377 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.828    10.204    L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.152    10.356 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.132    11.488    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.332    11.820 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.820    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.353 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.353    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.676 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/O[1]
                         net (fo=4, routed)           1.307    13.983    L_reg/L_3c3b2a04_remainder0_3[5]
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.328    14.311 r  L_reg/i__carry__0_i_9__5/O
                         net (fo=12, routed)          1.170    15.482    L_reg/i__carry__0_i_9__5_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.328    15.810 f  L_reg/i__carry__0_i_16__5/O
                         net (fo=6, routed)           0.693    16.503    L_reg/i__carry__0_i_16__5_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I3_O)        0.124    16.627 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.987    17.614    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.146    17.760 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=4, routed)           0.838    18.597    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.356    18.953 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.978    19.931    L_reg/i__carry_i_12__1_n_0
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.279 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.359    20.638    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.145 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.145    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.259 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.259    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.572 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.989    22.561    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X55Y34         LUT5 (Prop_lut5_I2_O)        0.306    22.867 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.550    24.417    L_reg/L_3c3b2a04_remainder0_inferred__0/i__carry__1
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    24.541 f  L_reg/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.475    25.016    L_reg/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I1_O)        0.124    25.140 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.810    25.949    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.073 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.090    27.163    L_reg/i__carry_i_12__2_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.287    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.820 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.820    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.937 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.937    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.054 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.054    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.273 f  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    29.240    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.295    29.535 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.806    30.341    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.465 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.090    31.555    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.152    31.707 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.034    32.741    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X59Y32         LUT5 (Prop_lut5_I4_O)        0.326    33.067 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.082    34.149    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I1_O)        0.124    34.273 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.484    37.756    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    41.303 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.303    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.135ns  (logic 11.434ns (31.643%)  route 24.701ns (68.357%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=1 LUT4=8 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[4][6]/Q
                         net (fo=17, routed)          2.094     7.754    L_reg/M_reg_targetpixel[6]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.878 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.452     8.330    L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.454 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.798     9.253    L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.377 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.828    10.204    L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.152    10.356 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.132    11.488    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.332    11.820 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.820    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.353 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.353    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.676 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/O[1]
                         net (fo=4, routed)           1.307    13.983    L_reg/L_3c3b2a04_remainder0_3[5]
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.328    14.311 r  L_reg/i__carry__0_i_9__5/O
                         net (fo=12, routed)          1.170    15.482    L_reg/i__carry__0_i_9__5_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.328    15.810 f  L_reg/i__carry__0_i_16__5/O
                         net (fo=6, routed)           0.693    16.503    L_reg/i__carry__0_i_16__5_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I3_O)        0.124    16.627 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.987    17.614    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.146    17.760 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=4, routed)           0.838    18.597    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.356    18.953 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.978    19.931    L_reg/i__carry_i_12__1_n_0
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.279 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.359    20.638    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.145 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.145    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.259 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.259    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.572 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.989    22.561    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X55Y34         LUT5 (Prop_lut5_I2_O)        0.306    22.867 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.550    24.417    L_reg/L_3c3b2a04_remainder0_inferred__0/i__carry__1
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    24.541 f  L_reg/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.475    25.016    L_reg/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I1_O)        0.124    25.140 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.810    25.949    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.073 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.090    27.163    L_reg/i__carry_i_12__2_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.287    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.820 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.820    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.937 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.937    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.054 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.054    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.273 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    29.240    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.295    29.535 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.806    30.341    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.465 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.090    31.555    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.152    31.707 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.984    32.690    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.326    33.016 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.240    34.257    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.152    34.409 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.065    37.474    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    41.277 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.277    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.048ns  (logic 11.129ns (30.872%)  route 24.919ns (69.128%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=1 LUT4=8 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[4][6]/Q
                         net (fo=17, routed)          2.094     7.754    L_reg/M_reg_targetpixel[6]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.878 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.452     8.330    L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.454 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.798     9.253    L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.377 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.828    10.204    L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.152    10.356 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.132    11.488    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.332    11.820 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.820    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.353 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.353    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.676 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/O[1]
                         net (fo=4, routed)           1.307    13.983    L_reg/L_3c3b2a04_remainder0_3[5]
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.328    14.311 r  L_reg/i__carry__0_i_9__5/O
                         net (fo=12, routed)          1.170    15.482    L_reg/i__carry__0_i_9__5_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.328    15.810 f  L_reg/i__carry__0_i_16__5/O
                         net (fo=6, routed)           0.693    16.503    L_reg/i__carry__0_i_16__5_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I3_O)        0.124    16.627 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.987    17.614    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.146    17.760 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=4, routed)           0.838    18.597    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.356    18.953 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.978    19.931    L_reg/i__carry_i_12__1_n_0
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.279 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.359    20.638    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.145 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.145    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.259 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.259    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.572 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.989    22.561    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X55Y34         LUT5 (Prop_lut5_I2_O)        0.306    22.867 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.550    24.417    L_reg/L_3c3b2a04_remainder0_inferred__0/i__carry__1
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    24.541 f  L_reg/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.475    25.016    L_reg/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I1_O)        0.124    25.140 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.810    25.949    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.073 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.090    27.163    L_reg/i__carry_i_12__2_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.287    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.820 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.820    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.937 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.937    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.054 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.054    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.273 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    29.240    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.295    29.535 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.806    30.341    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.465 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.090    31.555    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.152    31.707 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.984    32.690    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.326    33.016 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.240    34.257    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I3_O)        0.124    34.381 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.284    37.664    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    41.190 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.190    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.886ns  (logic 11.177ns (31.146%)  route 24.709ns (68.854%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=1 LUT4=8 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[4][6]/Q
                         net (fo=17, routed)          2.094     7.754    L_reg/M_reg_targetpixel[6]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.878 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.452     8.330    L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.454 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.798     9.253    L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.377 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.828    10.204    L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.152    10.356 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.132    11.488    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.332    11.820 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.820    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.353 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.353    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.676 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/O[1]
                         net (fo=4, routed)           1.307    13.983    L_reg/L_3c3b2a04_remainder0_3[5]
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.328    14.311 r  L_reg/i__carry__0_i_9__5/O
                         net (fo=12, routed)          1.170    15.482    L_reg/i__carry__0_i_9__5_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.328    15.810 f  L_reg/i__carry__0_i_16__5/O
                         net (fo=6, routed)           0.693    16.503    L_reg/i__carry__0_i_16__5_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I3_O)        0.124    16.627 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.987    17.614    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.146    17.760 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=4, routed)           0.838    18.597    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.356    18.953 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.978    19.931    L_reg/i__carry_i_12__1_n_0
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.279 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.359    20.638    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.145 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.145    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.259 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.259    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.572 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.989    22.561    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X55Y34         LUT5 (Prop_lut5_I2_O)        0.306    22.867 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.550    24.417    L_reg/L_3c3b2a04_remainder0_inferred__0/i__carry__1
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    24.541 f  L_reg/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.475    25.016    L_reg/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I1_O)        0.124    25.140 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.810    25.949    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.073 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.090    27.163    L_reg/i__carry_i_12__2_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.287    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.820 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.820    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.937 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.937    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.054 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.054    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.273 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    29.240    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.295    29.535 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.806    30.341    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.465 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.090    31.555    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.152    31.707 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.984    32.690    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.326    33.016 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.250    34.267    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.124    34.391 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.063    37.454    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    41.028 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.028    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.857ns  (logic 11.383ns (31.744%)  route 24.475ns (68.255%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=1 LUT4=8 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[4][6]/Q
                         net (fo=17, routed)          2.094     7.754    L_reg/M_reg_targetpixel[6]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.878 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.452     8.330    L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.454 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.798     9.253    L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.377 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.828    10.204    L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.152    10.356 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.132    11.488    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.332    11.820 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.820    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.353 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.353    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.676 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/O[1]
                         net (fo=4, routed)           1.307    13.983    L_reg/L_3c3b2a04_remainder0_3[5]
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.328    14.311 r  L_reg/i__carry__0_i_9__5/O
                         net (fo=12, routed)          1.170    15.482    L_reg/i__carry__0_i_9__5_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.328    15.810 f  L_reg/i__carry__0_i_16__5/O
                         net (fo=6, routed)           0.693    16.503    L_reg/i__carry__0_i_16__5_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I3_O)        0.124    16.627 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.987    17.614    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.146    17.760 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=4, routed)           0.838    18.597    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.356    18.953 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.978    19.931    L_reg/i__carry_i_12__1_n_0
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.279 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.359    20.638    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.145 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.145    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.259 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.259    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.572 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.989    22.561    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X55Y34         LUT5 (Prop_lut5_I2_O)        0.306    22.867 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.550    24.417    L_reg/L_3c3b2a04_remainder0_inferred__0/i__carry__1
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    24.541 f  L_reg/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.475    25.016    L_reg/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I1_O)        0.124    25.140 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.810    25.949    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.073 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.090    27.163    L_reg/i__carry_i_12__2_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.287    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.820 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.820    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.937 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.937    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.054 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.054    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.273 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    29.240    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.295    29.535 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.806    30.341    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.465 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.090    31.555    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.152    31.707 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.984    32.690    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.326    33.016 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.087    34.104    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I3_O)        0.153    34.257 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.992    37.249    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.751    41.000 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.000    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.815ns  (logic 11.356ns (31.707%)  route 24.459ns (68.293%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=1 LUT4=8 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[4][6]/Q
                         net (fo=17, routed)          2.094     7.754    L_reg/M_reg_targetpixel[6]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.878 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.452     8.330    L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.454 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.798     9.253    L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.377 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.828    10.204    L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.152    10.356 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.132    11.488    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.332    11.820 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.820    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.353 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.353    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.676 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/O[1]
                         net (fo=4, routed)           1.307    13.983    L_reg/L_3c3b2a04_remainder0_3[5]
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.328    14.311 r  L_reg/i__carry__0_i_9__5/O
                         net (fo=12, routed)          1.170    15.482    L_reg/i__carry__0_i_9__5_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.328    15.810 f  L_reg/i__carry__0_i_16__5/O
                         net (fo=6, routed)           0.693    16.503    L_reg/i__carry__0_i_16__5_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I3_O)        0.124    16.627 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.987    17.614    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.146    17.760 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=4, routed)           0.838    18.597    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.356    18.953 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.978    19.931    L_reg/i__carry_i_12__1_n_0
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.279 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.359    20.638    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.145 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.145    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.259 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.259    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.572 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.989    22.561    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X55Y34         LUT5 (Prop_lut5_I2_O)        0.306    22.867 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.550    24.417    L_reg/L_3c3b2a04_remainder0_inferred__0/i__carry__1
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    24.541 f  L_reg/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.475    25.016    L_reg/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I1_O)        0.124    25.140 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.810    25.949    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.073 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.090    27.163    L_reg/i__carry_i_12__2_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.287    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.820 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.820    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.937 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.937    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.054 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.054    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.273 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    29.240    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.295    29.535 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.806    30.341    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.465 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.090    31.555    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.152    31.707 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.984    32.690    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.326    33.016 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.250    34.267    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.150    34.417 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.814    37.231    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.727    40.957 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.957    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.278ns  (logic 11.120ns (31.520%)  route 24.158ns (68.480%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=1 LUT4=8 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[4][6]/Q
                         net (fo=17, routed)          2.094     7.754    L_reg/M_reg_targetpixel[6]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.878 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.452     8.330    L_reg/L_3c3b2a04_remainder0__0_carry_i_20__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.454 f  L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.798     9.253    L_reg/L_3c3b2a04_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.377 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.828    10.204    L_reg/L_3c3b2a04_remainder0__0_carry_i_12__1_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.152    10.356 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.132    11.488    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.332    11.820 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.820    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.353 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.353    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.676 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/O[1]
                         net (fo=4, routed)           1.307    13.983    L_reg/L_3c3b2a04_remainder0_3[5]
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.328    14.311 r  L_reg/i__carry__0_i_9__5/O
                         net (fo=12, routed)          1.170    15.482    L_reg/i__carry__0_i_9__5_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.328    15.810 f  L_reg/i__carry__0_i_16__5/O
                         net (fo=6, routed)           0.693    16.503    L_reg/i__carry__0_i_16__5_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I3_O)        0.124    16.627 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.987    17.614    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.146    17.760 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=4, routed)           0.838    18.597    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.356    18.953 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.978    19.931    L_reg/i__carry_i_12__1_n_0
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.348    20.279 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.359    20.638    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.145 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.145    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.259 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.259    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.572 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.989    22.561    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X55Y34         LUT5 (Prop_lut5_I2_O)        0.306    22.867 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.550    24.417    L_reg/L_3c3b2a04_remainder0_inferred__0/i__carry__1
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    24.541 f  L_reg/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.475    25.016    L_reg/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I1_O)        0.124    25.140 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.810    25.949    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.073 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.090    27.163    L_reg/i__carry_i_12__2_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.287    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.820 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.820    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.937 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.937    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.054 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.054    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.273 r  timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    29.240    timerseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.295    29.535 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.806    30.341    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.465 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.090    31.555    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.152    31.707 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.984    32.690    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.326    33.016 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.087    34.104    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124    34.228 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.676    36.903    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    40.420 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.420    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.258ns  (logic 11.140ns (32.518%)  route 23.118ns (67.482%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=9 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.148     7.746    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X48Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.870 r  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           1.057     8.928    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.052 f  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.433     9.484    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I0_O)        0.150     9.634 f  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.688    10.323    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.326    10.649 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.673    11.321    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.150    11.471 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.840    12.312    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.332    12.644 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.644    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.177 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.177    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.294    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.513 f  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__1/O[0]
                         net (fo=4, routed)           0.990    14.502    L_reg/L_3c3b2a04_remainder0_1[8]
    SLICE_X46Y20         LUT5 (Prop_lut5_I0_O)        0.295    14.797 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.559    16.356    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.480 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=5, routed)           1.203    17.683    L_reg/D_registers_q_reg[1][6]_4
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.807 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.456    18.263    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y19         LUT2 (Prop_lut2_I1_O)        0.150    18.413 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=2, routed)           0.652    19.064    L_reg/i__carry__0_i_9__3_n_0
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.354    19.418 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           1.048    20.467    L_reg/D_registers_q_reg[1][8]_0[3]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.332    20.799 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.799    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[3]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.200 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.200    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.439 f  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.267    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X46Y18         LUT5 (Prop_lut5_I1_O)        0.302    22.569 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.245    23.813    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    23.937 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.814    24.751    L_reg/i__carry_i_17__1_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.124    24.875 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.315    25.190    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.314 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.875    26.189    L_reg/i__carry_i_12__0_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.313 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.313    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.863 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.863    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.977 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.977    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.091 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.091    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.313 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    28.113    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y16         LUT6 (Prop_lut6_I2_O)        0.299    28.412 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.477    28.889    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.124    29.013 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.692    29.705    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.150    29.855 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.956    30.812    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.328    31.140 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.180    32.319    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.154    32.473 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.190    35.663    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.400 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.400    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.075ns  (logic 10.911ns (32.022%)  route 23.164ns (67.978%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=9 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.148     7.746    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X48Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.870 r  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           1.057     8.928    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.052 f  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.433     9.484    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I0_O)        0.150     9.634 f  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.688    10.323    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.326    10.649 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.673    11.321    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.150    11.471 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.840    12.312    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.332    12.644 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.644    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.177 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.177    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.294    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.513 f  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__1/O[0]
                         net (fo=4, routed)           0.990    14.502    L_reg/L_3c3b2a04_remainder0_1[8]
    SLICE_X46Y20         LUT5 (Prop_lut5_I0_O)        0.295    14.797 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.559    16.356    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.480 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=5, routed)           1.203    17.683    L_reg/D_registers_q_reg[1][6]_4
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.807 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.456    18.263    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y19         LUT2 (Prop_lut2_I1_O)        0.150    18.413 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=2, routed)           0.652    19.064    L_reg/i__carry__0_i_9__3_n_0
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.354    19.418 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           1.048    20.467    L_reg/D_registers_q_reg[1][8]_0[3]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.332    20.799 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.799    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[3]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.200 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.200    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.439 f  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.267    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X46Y18         LUT5 (Prop_lut5_I1_O)        0.302    22.569 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.245    23.813    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    23.937 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.814    24.751    L_reg/i__carry_i_17__1_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.124    24.875 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.315    25.190    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.314 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.875    26.189    L_reg/i__carry_i_12__0_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.313 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.313    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.863 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.863    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.977 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.977    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.091 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.091    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.313 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    28.113    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y16         LUT6 (Prop_lut6_I2_O)        0.299    28.412 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.477    28.889    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.124    29.013 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.692    29.705    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.150    29.855 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.956    30.812    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.328    31.140 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.180    32.319    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.124    32.443 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.236    35.679    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.217 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.217    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.673ns  (logic 10.905ns (32.386%)  route 22.768ns (67.614%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=9 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.148     7.746    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X48Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.870 r  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           1.057     8.928    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.052 f  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.433     9.484    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I0_O)        0.150     9.634 f  L_reg/L_3c3b2a04_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.688    10.323    L_reg/L_3c3b2a04_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.326    10.649 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.673    11.321    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.150    11.471 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.840    12.312    L_reg/L_3c3b2a04_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.332    12.644 r  L_reg/L_3c3b2a04_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.644    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.177 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.177    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.294    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__0_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.513 f  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0__0_carry__1/O[0]
                         net (fo=4, routed)           0.990    14.502    L_reg/L_3c3b2a04_remainder0_1[8]
    SLICE_X46Y20         LUT5 (Prop_lut5_I0_O)        0.295    14.797 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.559    16.356    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.480 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=5, routed)           1.203    17.683    L_reg/D_registers_q_reg[1][6]_4
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.807 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.456    18.263    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y19         LUT2 (Prop_lut2_I1_O)        0.150    18.413 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=2, routed)           0.652    19.064    L_reg/i__carry__0_i_9__3_n_0
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.354    19.418 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           1.048    20.467    L_reg/D_registers_q_reg[1][8]_0[3]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.332    20.799 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    20.799    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[3]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.200 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.200    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.439 f  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.267    L_reg/L_3c3b2a04_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X46Y18         LUT5 (Prop_lut5_I1_O)        0.302    22.569 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.245    23.813    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    23.937 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.814    24.751    L_reg/i__carry_i_17__1_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.124    24.875 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.315    25.190    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.314 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.875    26.189    L_reg/i__carry_i_12__0_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.313 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.313    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.863 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.863    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.977 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.977    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.091 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.091    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.313 r  bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    28.113    bseg_driver/decimal_renderer/L_3c3b2a04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y16         LUT6 (Prop_lut6_I2_O)        0.299    28.412 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.477    28.889    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.124    29.013 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.692    29.705    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.150    29.855 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.892    30.748    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.328    31.076 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.861    31.937    L_reg/bseg[6]_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.124    32.061 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.222    35.283    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    38.816 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.816    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.111    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.343 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.343    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.484ns (70.786%)  route 0.612ns (29.214%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cond_butt_next_play/D_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.114     1.818    cond_butt_next_play/D_ctr_q_reg[13]
    SLICE_X65Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.863 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.914    cond_butt_next_play/io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.447     2.406    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.636 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.636    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.415ns (65.840%)  route 0.734ns (34.160%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    forLoop_idx_0_733667418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.287     1.968    forLoop_idx_0_733667418[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.013 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.447     2.460    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.690 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.690    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_733667418[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.466ns (67.975%)  route 0.690ns (32.025%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    forLoop_idx_0_733667418[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_733667418[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_733667418[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.092     1.769    forLoop_idx_0_733667418[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.814 f  forLoop_idx_0_733667418[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.125     1.939    forLoop_idx_0_733667418[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  forLoop_idx_0_733667418[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.473     2.457    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.692 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.692    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.432ns (59.476%)  route 0.976ns (40.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.976     2.613    mattop_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.905 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.905    mattop[1]
    M6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.847ns (78.163%)  route 0.516ns (21.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.606     1.550    sm/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  sm/D_debug_dff_q_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.135 r  sm/D_debug_dff_q_reg/DOADO[4]
                         net (fo=1, routed)           0.516     2.651    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.913 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.913    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.985ns  (logic 1.619ns (32.474%)  route 3.366ns (67.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.366     4.861    forLoop_idx_0_42058683[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X46Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.985 r  forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.985    forLoop_idx_0_42058683[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.448     4.853    forLoop_idx_0_42058683[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.617ns (36.328%)  route 2.835ns (63.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.835     4.328    forLoop_idx_0_42058683[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X46Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.452 r  forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.452    forLoop_idx_0_42058683[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.448     4.853    forLoop_idx_0_42058683[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  forLoop_idx_0_42058683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.279ns  (logic 1.615ns (37.742%)  route 2.664ns (62.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.664     4.155    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.279 r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.279    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X49Y38         FDRE                                         r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.448     4.853    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_42058683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.625ns (40.452%)  route 2.392ns (59.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.392     3.893    forLoop_idx_0_42058683[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.017 r  forLoop_idx_0_42058683[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.017    forLoop_idx_0_42058683[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_42058683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.507     4.911    forLoop_idx_0_42058683[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_42058683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.664ns  (logic 1.622ns (44.285%)  route 2.041ns (55.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.540    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.664 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.664    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X61Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_733667418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.307ns (30.609%)  route 0.696ns (69.391%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.696     0.958    forLoop_idx_0_733667418[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.003 r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.003    forLoop_idx_0_733667418[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.861     2.051    forLoop_idx_0_733667418[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_733667418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_733667418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.300ns (29.809%)  route 0.706ns (70.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.706     0.960    forLoop_idx_0_733667418[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.005 r  forLoop_idx_0_733667418[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.005    forLoop_idx_0_733667418[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_733667418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.860     2.050    forLoop_idx_0_733667418[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_733667418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.311ns (27.575%)  route 0.817ns (72.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.817     1.083    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.128 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.128    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X61Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.860     2.050    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_42058683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.313ns (25.129%)  route 0.934ns (74.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.202    forLoop_idx_0_42058683[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.247 r  forLoop_idx_0_42058683[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.247    forLoop_idx_0_42058683[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_42058683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.860     2.050    forLoop_idx_0_42058683[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_42058683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.304ns (21.242%)  route 1.126ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.126     1.385    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.430 r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.430    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X49Y38         FDRE                                         r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.834     2.024    forLoop_idx_0_42058683[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  forLoop_idx_0_42058683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





