
AniBike2V7BT_master.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004f5e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000220  00802000  00004f5e  00004ff2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000010b  00802220  00802220  00005212  2**0
                  ALLOC
  3 .stab         000015a8  00000000  00000000  00005214  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000004c0  00000000  00000000  000067bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000280  00000000  00000000  00006c7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000f09  00000000  00000000  00006efc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000086a4  00000000  00000000  00007e05  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001f1d  00000000  00000000  000104a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00004e12  00000000  00000000  000123c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000009c0  00000000  00000000  000171d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00003135  00000000  00000000  00017b98  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003767  00000000  00000000  0001accd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000e73  00000000  00000000  0001e434  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000002a8  00000000  00000000  0001f2a7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b7 04 	jmp	0x96e	; 0x96e <__ctors_end>
       4:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
       8:	0c 94 05 07 	jmp	0xe0a	; 0xe0a <__vector_2>
       c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      10:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      14:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      18:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      1c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      20:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      24:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      28:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      2c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      30:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      34:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      38:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      3c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      40:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      44:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      48:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      4c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      50:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      54:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      58:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      5c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      60:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      64:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      68:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      6c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      70:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      74:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      78:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      7c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      80:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      84:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      88:	0c 94 da 22 	jmp	0x45b4	; 0x45b4 <__vector_34>
      8c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      90:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      94:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      98:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      9c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      a0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      a4:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      a8:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      ac:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      b0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      b4:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      b8:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      bc:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      c0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      c4:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      c8:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      cc:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      d0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      d4:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      d8:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      dc:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      e0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      e4:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      e8:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      ec:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      f0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      f4:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      f8:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
      fc:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     100:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     104:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     108:	0c 94 13 0d 	jmp	0x1a26	; 0x1a26 <__vector_66>
     10c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     110:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     114:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     118:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     11c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     120:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     124:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     128:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     12c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     130:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     134:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     138:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     13c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     140:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     144:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     148:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     14c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     150:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     154:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     158:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     15c:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     160:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     164:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>
     168:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__bad_interrupt>

0000016c <__c.3583>:
     16c:	64 61 74 61 3a 20 25 73 00                          data: %s.

00000175 <__c.3578>:
     175:	57 00                                               W.

00000177 <__c.3576>:
     177:	41 43 4b 00                                         ACK.

0000017b <__c.3831>:
     17b:	0d 0a 4e 6f 74 20 46 6f 75 6e 64 0d 0a 00           ..Not Found...

00000189 <__c.3826>:
     189:	0d 0a 0d 0a 00                                      .....

0000018e <__c.3821>:
     18e:	25 64 20 00                                         %d .

00000192 <__c.3819>:
     192:	46 72 4c 73 74 3a 00                                FrLst:.

00000199 <__c.3817>:
     199:	4e 6d 3a 25 73 0d 0a 4f 66 66 73 3a 25 64 0d 0a     Nm:%s..Offs:%d..
     1a9:	4e 4f 46 72 3a 25 64 0d 0a 00                       NOFr:%d...

000001b3 <__c.3804>:
     1b3:	0d 0a 00                                            ...

000001b6 <__c.3799>:
     1b6:	25 64 2c 20 00                                      %d, .

000001bb <__c.3797>:
     1bb:	42 6c 6f 63 6b 73 3a 0d 0a 00                       Blocks:...

000001c5 <__c.3795>:
     1c5:	25 64 09 25 73 09 09 25 64 09 09 25 64 09 09 25     %d.%s..%d..%d..%
     1d5:	64 0d 0a 00                                         d...

000001d9 <__c.3793>:
     1d9:	0d 0a 23 09 4e 61 6d 65 09 09 09 42 6c 6f 63 6b     ..#.Name...Block
     1e9:	20 4e 75 6d 09 44 75 72 61 74 69 6f 6e 09 52 65      Num.Duration.Re
     1f9:	73 65 72 76 65 64 0d 0a 00                          served...

00000202 <__c.3762>:
     202:	0d 0a 46 72 61 6d 65 20 23 25 64 20 42 6c 6f 63     ..Frame #%d Bloc
     212:	6b 20 23 25 64 3a 0d 0a 00                          k #%d:...

0000021b <__c.3719>:
     21b:	48 61 6c 6c 20 53 65 6e 73 6f 72 0d 0a 00           Hall Sensor...

00000229 <__c.4115>:
     229:	72 65 63 65 69 76 65 64 20 4e 41 43 4b 0d 0a 00     received NACK...

00000239 <__c.4112>:
     239:	73 6c 61 76 65 20 64 6f 65 73 20 6e 6f 74 20 72     slave does not r
     249:	65 73 70 6f 6e 64 0d 0a 00                          espond...

00000252 <__c.4109>:
     252:	6e 6f 20 73 6c 61 76 65 20 64 65 74 65 63 74 65     no slave detecte
     262:	64 0d 0a 00                                         d...

00000266 <__c.4105>:
     266:	74 72 61 6e 73 61 63 74 69 6f 6e 20 73 75 63 63     transaction succ
     276:	65 73 73 66 75 6c 20 28 41 43 4b 65 64 29 0d 0a     essful (ACKed)..
	...

00000287 <__c.4097>:
     287:	75 73 61 67 65 3a 20 77 72 69 74 65 5f 63 61 6c     usage: write_cal
     297:	20 72 65 64 31 36 20 67 72 65 65 6e 31 36 20 62      red16 green16 b
     2a7:	6c 75 65 31 36 0d 0a 00                             lue16...

000002af <__c.4091>:
     2af:	52 65 64 3a 20 25 75 3b 20 20 47 72 65 65 6e 3a     Red: %u;  Green:
     2bf:	20 25 75 3b 20 20 42 6c 75 65 3a 20 25 75 3b 20      %u;  Blue: %u; 
     2cf:	0d 0a 00                                            ...

000002d2 <__c.4085>:
     2d2:	42 6c 75 65 74 6f 6f 74 68 20 69 6e 66 6f 3a 0d     Bluetooth info:.
     2e2:	0a 20 20 53 74 61 74 75 73 3a 20 25 64 0d 0a 20     .  Status: %d.. 
     2f2:	20 56 65 72 73 69 6f 6e 3a 20 25 73 0d 0a 20 20      Version: %s..  
     302:	4e 61 6d 65 20 63 68 61 6e 67 65 3a 20 25 64 0d     Name change: %d.
     312:	0a 00                                               ..

00000314 <__c.4083>:
     314:	45 78 69 74 69 6e 67 20 41 54 20 6d 6f 64 65 2e     Exiting AT mode.
     324:	2e 2e 20 43 6f 6e 66 69 67 75 72 61 74 69 6f 6e     .. Configuration
     334:	20 63 6f 6d 70 6c 65 74 65 2e 0d 0a 00               complete....

00000341 <__c.4080>:
     341:	41 54 2b 4e 41 4d 45 3d 41 4e 49 42 49 4b 45 5f     AT+NAME=ANIBIKE_
     351:	32 56 37 5f 42 54 0d 0a 00                          2V7_BT...

0000035a <__c.4076>:
     35a:	41 54 2b 56 45 52 53 49 4f 4e 3f 0d 0a 00           AT+VERSION?...

00000368 <__c.4073>:
     368:	41 54 0d 0a 00                                      AT...

0000036d <__c.4071>:
     36d:	45 6e 74 65 72 72 69 6e 67 20 41 54 20 6d 6f 64     Enterring AT mod
     37d:	65 2e 2e 2e 0d 0a 00                                e......

00000384 <__c.4051>:
     384:	25 73 3a 20 25 73 0d 0a 00                          %s: %s...

0000038d <__c.4047>:
     38d:	75 73 61 67 65 3a 20 25 73 20 25 73 0d 0a 00        usage: %s %s...

0000039c <__c.4040>:
     39c:	75 73 61 67 65 3a 20 68 65 6c 70 20 5b 63 6d 64     usage: help [cmd
     3ac:	5d 0d 0a 00                                         ]...

000003b0 <__c.4034>:
     3b0:	4e 75 6d 62 65 72 20 6f 66 20 65 72 72 6f 72 73     Number of errors
     3c0:	3a 20 25 6c 75 0d 0a 00                             : %lu...

000003c8 <__c.4029>:
     3c8:	25 6c 75 20 00                                      %lu .

000003cd <__c.4027>:
     3cd:	52 65 61 64 69 6e 67 20 74 68 65 20 74 65 73 74     Reading the test
     3dd:	69 6e 67 20 73 65 71 75 65 6e 63 65 2e 2e 0d 0a     ing sequence....
	...

000003ee <__c.4022>:
     3ee:	25 6c 75 20 00                                      %lu .

000003f3 <__c.4020>:
     3f3:	57 72 69 74 69 6e 67 20 74 65 73 74 69 6e 67 20     Writing testing 
     403:	73 65 71 75 65 6e 63 65 2e 2e 2e 0d 0a 00           sequence......

00000411 <__c.4018>:
     411:	55 6e 70 72 6f 74 65 63 74 69 6e 67 20 65 6e 74     Unprotecting ent
     421:	69 72 65 20 66 6c 61 73 68 2e 2e 2e 0d 0a 00        ire flash......

00000430 <__c.4016>:
     430:	44 65 6c 65 74 69 6e 67 20 61 6c 6c 20 69 6e 66     Deleting all inf
     440:	6f 72 6d 61 74 69 6f 6e 20 66 72 6f 6d 20 66 6c     ormation from fl
     450:	61 73 68 2e 2e 2e 0d 0a 00                          ash......

00000459 <__c.4000>:
     459:	75 73 61 67 65 3a 20 74 65 73 74 5f 6c 65 64 20     usage: test_led 
     469:	5b 72 6f 77 23 5d 20 5b 52 47 42 5d 20 5b 76 61     [row#] [RGB] [va
     479:	6c 5d 0a 00                                         l]..

0000047d <__c.3994>:
     47d:	46 49 4e 49 53 48 45 44 2e 46 49 4e 49 53 48 45     FINISHED.FINISHE
     48d:	44 2e 46 49 4e 49 53 48 45 44 2e 0d 0a 00           D.FINISHED....

0000049b <__c.3992>:
     49b:	45 4d 50 54 59 2e 45 4d 50 54 59 2e 45 4d 50 54     EMPTY.EMPTY.EMPT
     4ab:	59 2e 0d 0a 00                                      Y....

000004b0 <__c.3972>:
     4b0:	0d 0a 23 37 20 73 65 63 74 6f 72 20 70 72 6f 74     ..#7 sector prot
     4c0:	65 63 74 69 6f 6e 20 72 65 67 69 73 74 65 72 73     ection registers
     4d0:	20 55 4e 4c 4f 43 4b 45 44 20 28 30 29 0d 0a 0d      UNLOCKED (0)...
     4e0:	0a 00                                               ..

000004e2 <__c.3970>:
     4e2:	0d 0a 23 37 20 73 65 63 74 6f 72 20 70 72 6f 74     ..#7 sector prot
     4f2:	65 63 74 69 6f 6e 20 72 65 67 69 73 74 65 72 73     ection registers
     502:	20 4c 4f 43 4b 45 44 20 28 31 29 0d 0a 0d 0a 00      LOCKED (1).....

00000512 <__c.3968>:
     512:	0d 0a 23 35 20 70 72 6f 67 72 61 6d 20 28 65 72     ..#5 program (er
     522:	61 73 65 29 20 77 61 73 20 73 75 63 63 65 73 73     ase) was success
     532:	66 75 6c 6c 20 28 30 29 00                          full (0).

0000053b <__c.3966>:
     53b:	0d 0a 23 35 20 66 61 69 6c 65 64 20 70 72 6f 67     ..#5 failed prog
     54b:	72 61 6d 20 28 65 72 61 73 65 29 20 28 31 29 00     ram (erase) (1).

0000055b <__c.3964>:
     55b:	0d 0a 23 34 20 77 72 69 74 65 20 70 72 6f 74 65     ..#4 write prote
     56b:	63 74 65 64 20 28 30 29 00                          cted (0).

00000574 <__c.3962>:
     574:	0d 0a 23 34 20 4e 4f 54 20 77 72 69 74 65 20 70     ..#4 NOT write p
     584:	72 6f 74 65 63 74 65 64 20 28 31 29 00              rotected (1).

00000591 <__c.3960>:
     591:	0d 0a 23 32 33 20 70 72 6f 74 65 63 74 69 6f 6e     ..#23 protection
     5a1:	20 75 6e 6b 6e 6f 77 6e 20 28 31 30 20 72 65 73      unknown (10 res
     5b1:	65 72 76 65 64 29 00                                erved).

000005b8 <__c.3958>:
     5b8:	0d 0a 23 32 33 20 4e 4f 54 20 77 72 69 74 65 20     ..#23 NOT write 
     5c8:	70 72 6f 74 65 63 74 65 64 20 28 30 30 29 00        protected (00).

000005d7 <__c.3952>:
     5d7:	0d 0a 23 31 20 4e 4f 54 20 77 72 69 74 65 20 65     ..#1 NOT write e
     5e7:	6e 61 62 6c 65 64 20 28 30 29 00                    nabled (0).

000005f2 <__c.3950>:
     5f2:	0d 0a 23 31 20 77 72 69 74 65 20 65 6e 61 62 6c     ..#1 write enabl
     602:	65 64 20 28 31 29 00                                ed (1).

00000609 <__c.3948>:
     609:	0d 0a 23 30 20 72 65 61 64 79 20 28 30 29 00        ..#0 ready (0).

00000618 <__c.3946>:
     618:	0d 0a 23 30 20 4e 4f 54 20 72 65 61 64 79 20 28     ..#0 NOT ready (
     628:	31 29 00                                            1).

0000062b <__c.3939>:
     62b:	4f 4b 0d 0a 00                                      OK...

00000630 <__c.3935>:
     630:	75 73 61 67 65 3a 20 65 72 61 73 65 5f 66 6c 61     usage: erase_fla
     640:	73 68 20 5b 3c 62 6c 6f 63 6b 20 6e 75 6d 62 65     sh [<block numbe
     650:	72 3e 20 6f 72 20 3c 41 4c 4c 3e 5d 0d 0a 00        r> or <ALL>]...

0000065f <__c.3929>:
     65f:	4f 4b 0d 0a 00                                      OK...

00000664 <__c.3924>:
     664:	75 73 61 67 65 3a 20 70 72 6f 74 5f 66 6c 61 73     usage: prot_flas
     674:	68 20 5b 3c 62 6c 6f 63 6b 20 6e 75 6d 62 65 72     h [<block number
     684:	3e 20 6f 72 20 3c 41 4c 4c 3e 5d 0d 0a 00           > or <ALL>]...

00000692 <__c.3918>:
     692:	4f 4b 0d 0a 00                                      OK...

00000697 <__c.3913>:
     697:	75 73 61 67 65 3a 20 75 6e 70 72 6f 74 5f 66 6c     usage: unprot_fl
     6a7:	61 73 68 20 5b 3c 62 6c 6f 63 6b 20 6e 75 6d 62     ash [<block numb
     6b7:	65 72 3e 20 6f 72 20 3c 41 4c 4c 3e 5d 0d 0a 00     er> or <ALL>]...

000006c7 <__c.3907>:
     6c7:	0d 0a 52 65 63 69 65 76 65 64 20 30 78 25 78 0d     ..Recieved 0x%x.
     6d7:	0a 00                                               ..

000006d9 <__c.3905>:
     6d9:	0d 0a 53 65 6e 64 69 6e 67 20 30 78 25 78 00        ..Sending 0x%x.

000006e8 <__c.3901>:
     6e8:	75 73 61 67 65 3a 20 73 70 69 5f 74 72 61 6e 73     usage: spi_trans
     6f8:	20 5b 62 79 74 65 5d 0d 0a 00                        [byte]...

00000702 <__c.3895>:
     702:	4f 4b 0d 0a 00                                      OK...

00000707 <__c.3889>:
     707:	4f 4b 0d 0a 00                                      OK...

0000070c <__c.3879>:
     70c:	75 73 61 67 65 3a 20 72 65 61 64 5f 62 6c 6f 63     usage: read_bloc
     71c:	6b 20 5b 73 74 61 72 74 5f 62 6c 6f 63 6b 5d 0d     k [start_block].
     72c:	0a 00                                               ..

0000072e <__c.3870>:
     72e:	66 61 69 6c 0d 0a 00                                fail...

00000735 <__c.3868>:
     735:	6f 6b 6f 6b 0d 0a 00                                okok...

0000073c <__c.3857>:
     73c:	4f 4b 0d 0a 00                                      OK...

00000741 <__c.3844>:
     741:	75 73 61 67 65 3a 20 77 72 69 74 65 5f 62 6c 6f     usage: write_blo
     751:	63 6b 20 5b 73 74 61 72 74 5f 62 6c 6f 63 6b 5d     ck [start_block]
     761:	20 5b 71 75 61 6e 74 5d 20 5b 6c 65 6e 67 74 68      [quant] [length
     771:	5d 0d 0a 00                                         ]...

00000775 <__c.3838>:
     775:	77 72 69 74 69 6e 67 3a 20 25 6c 75 20 74 6f 20     writing: %lu to 
     785:	25 6c 75 3b 0d 0a 00                                %lu;...

0000078c <__c.3836>:
     78c:	75 73 61 67 65 3a 20 77 72 69 74 65 20 5b 33 32     usage: write [32
     79c:	62 69 74 20 73 74 61 72 74 5f 61 64 64 72 65 73     bit start_addres
     7ac:	73 5d 20 5b 38 62 69 74 20 6c 65 6e 67 74 68 5d     s] [8bit length]
     7bc:	0d 0a 00                                            ...

000007bf <__c.3827>:
     7bf:	41 25 6c 75 3a 20 20 20 30 78 25 78 0d 0a 00        A%lu:   0x%x...

000007ce <__c.3825>:
     7ce:	72 65 61 64 69 6e 67 3a 20 25 6c 75 20 74 6f 20     reading: %lu to 
     7de:	25 6c 75 3b 0d 0a 00                                %lu;...

000007e5 <__c.3820>:
     7e5:	75 73 61 67 65 3a 20 72 65 61 64 20 5b 73 74 61     usage: read [sta
     7f5:	72 74 5f 61 64 64 72 65 73 73 5d 20 5b 6c 65 6e     rt_address] [len
     805:	67 74 68 5d 0d 0a 00                                gth]...

0000080c <__c.3814>:
     80c:	43 4f 4c 4f 52 5f 44 45 50 54 48 3a 25 30 33 64     COLOR_DEPTH:%03d
     81c:	3b 46 49 4c 45 23 42 4c 4b 53 3a 25 30 32 64 3b     ;FILE#BLKS:%02d;
     82c:	46 4e 5f 4c 45 4e 3a 25 30 33 64 3b 4d 41 58 5f     FN_LEN:%03d;MAX_
     83c:	46 52 41 4d 45 53 3a 25 30 33 64 3b 65 6f 6c 0d     FRAMES:%03d;eol.
     84c:	0a 00                                               ..

0000084e <__c.3808>:
     84e:	4d 61 6e 49 44 20 3d 20 30 78 25 78 3b 20 44 65     ManID = 0x%x; De
     85e:	76 49 44 31 20 3d 20 30 78 25 78 3b 20 44 65 76     vID1 = 0x%x; Dev
     86e:	49 44 32 20 3d 20 30 78 25 78 3b 20 45 78 44 61     ID2 = 0x%x; ExDa
     87e:	74 61 20 3d 20 30 78 25 78 65 6f 6c 0d 0a 00        ta = 0x%xeol...

0000088d <__c.3806>:
     88d:	0d 0a 46 6c 61 73 68 49 6e 66 6f 3a 0d 0a 00        ..FlashInfo:...

0000089c <__c.3804>:
     89c:	41 4e 49 42 49 4b 45 20 56 45 52 53 49 4f 4e 3a     ANIBIKE VERSION:
     8ac:	25 30 33 64 2e 25 64 3b 4d 45 4d 5f 53 49 5a 45     %03d.%d;MEM_SIZE
     8bc:	3a 25 30 35 64 20 4d 42 49 54 53 3b 43 4c 4f 43     :%05d MBITS;CLOC
     8cc:	4b 3a 25 30 33 64 20 4d 48 5a 3b 23 4c 45 44 53     K:%03d MHZ;#LEDS
     8dc:	3a 25 30 33 64 3b 52 47 42 3a 25 64 3b 4d 45 4d     :%03d;RGB:%d;MEM
     8ec:	42 4c 4b 3a 25 30 32 64 20 4b 42 0d 0a 00           BLK:%02d KB...

000008fa <__c.3793>:
     8fa:	25 73 3a 20 43 6f 6d 6d 61 6e 64 20 6e 6f 74 20     %s: Command not 
     90a:	72 65 63 6f 67 6e 69 7a 65 64 2e 0d 0a 00           recognized....

00000918 <__c.3778>:
     918:	4f 4b 0d 0a 00                                      OK...

0000091d <__c.3772>:
     91d:	4f 4b 0d 0a 00                                      OK...

00000922 <__c.3766>:
     922:	4f 4b 0d 0a 00                                      OK...

00000927 <__c.3760>:
     927:	4f 4b 0d 0a 00                                      OK...

0000092c <__c.3754>:
     92c:	41 4e 49 42 49 4b 45 5f 32 56 37 42 54 20 3e 3e     ANIBIKE_2V7BT >>
     93c:	20 00                                                .

0000093e <__c.3752>:
     93e:	0d 0a 00                                            ...

00000941 <__c.3739>:
     941:	47 6f 6f 64 62 79 65 2e 2e 2e 0d 0a 00              Goodbye......

0000094e <__c.3737>:
     94e:	0d 0a 00                                            ...

00000951 <__c.3733>:
     951:	41 4e 49 42 49 4b 45 20 49 4e 43 2e 20 56 45 52     ANIBIKE INC. VER
     961:	2e 20 32 2e 37 20 42 54 2e 0d 0a 00 00              . 2.7 BT.....

0000096e <__ctors_end>:
     96e:	11 24       	eor	r1, r1
     970:	1f be       	out	0x3f, r1	; 63
     972:	cf ef       	ldi	r28, 0xFF	; 255
     974:	df e2       	ldi	r29, 0x2F	; 47
     976:	de bf       	out	0x3e, r29	; 62
     978:	cd bf       	out	0x3d, r28	; 61

0000097a <__do_copy_data>:
     97a:	12 e2       	ldi	r17, 0x22	; 34
     97c:	a0 e0       	ldi	r26, 0x00	; 0
     97e:	b0 e2       	ldi	r27, 0x20	; 32
     980:	ee e5       	ldi	r30, 0x5E	; 94
     982:	ff e4       	ldi	r31, 0x4F	; 79
     984:	02 c0       	rjmp	.+4      	; 0x98a <__do_copy_data+0x10>
     986:	05 90       	lpm	r0, Z+
     988:	0d 92       	st	X+, r0
     98a:	a0 32       	cpi	r26, 0x20	; 32
     98c:	b1 07       	cpc	r27, r17
     98e:	d9 f7       	brne	.-10     	; 0x986 <__do_copy_data+0xc>

00000990 <__do_clear_bss>:
     990:	13 e2       	ldi	r17, 0x23	; 35
     992:	a0 e2       	ldi	r26, 0x20	; 32
     994:	b2 e2       	ldi	r27, 0x22	; 34
     996:	01 c0       	rjmp	.+2      	; 0x99a <.do_clear_bss_start>

00000998 <.do_clear_bss_loop>:
     998:	1d 92       	st	X+, r1

0000099a <.do_clear_bss_start>:
     99a:	ab 32       	cpi	r26, 0x2B	; 43
     99c:	b1 07       	cpc	r27, r17
     99e:	e1 f7       	brne	.-8      	; 0x998 <.do_clear_bss_loop>
     9a0:	0e 94 c3 0e 	call	0x1d86	; 0x1d86 <main>
     9a4:	0c 94 ad 27 	jmp	0x4f5a	; 0x4f5a <_exit>

000009a8 <__bad_interrupt>:
     9a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000009ac <SetClockFreq>:
 * Setting the internal RC clock frequency (2-32 MHz)
 * with 2 MHz resolution.
 *****************************************************************/
void SetClockFreq ( uint8_t freq )
{
	if ( freq == 32 )
     9ac:	80 32       	cpi	r24, 0x20	; 32
     9ae:	79 f1       	breq	.+94     	; 0xa0e <SetClockFreq+0x62>
		CLKSYS_Disable( OSC_PLLEN_bm );
		CLKSYS_Disable( OSC_RC2MEN_bm );
	}
	else
	{
		CLKSYS_Enable( OSC_RC2MEN_bm );
     9b0:	90 91 50 00 	lds	r25, 0x0050
     9b4:	91 60       	ori	r25, 0x01	; 1
     9b6:	90 93 50 00 	sts	0x0050, r25
		do {} while ( CLKSYS_IsReady( OSC_RC2MRDY_bm ) == 0 );	// Internal 2MHz RC Oscillator Ready bit mask polling	
     9ba:	90 91 51 00 	lds	r25, 0x0051
     9be:	90 ff       	sbrs	r25, 0
     9c0:	fc cf       	rjmp	.-8      	; 0x9ba <SetClockFreq+0xe>
		
		if ( freq == 2 )
     9c2:	82 30       	cpi	r24, 0x02	; 2
     9c4:	d1 f0       	breq	.+52     	; 0x9fa <SetClockFreq+0x4e>
			CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_RC2M_gc );
			CLKSYS_Disable( OSC_PLLEN_bm );
		}
		else
		{
			CLKSYS_PLL_Config( OSC_PLLSRC_RC2M_gc, (freq>>2) );
     9c6:	68 2f       	mov	r22, r24
     9c8:	66 95       	lsr	r22
     9ca:	66 95       	lsr	r22
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	0e 94 0b 1b 	call	0x3616	; 0x3616 <CLKSYS_PLL_Config>
			CLKSYS_Enable( OSC_PLLEN_bm );
     9d2:	80 91 50 00 	lds	r24, 0x0050
     9d6:	80 61       	ori	r24, 0x10	; 16
     9d8:	80 93 50 00 	sts	0x0050, r24
			CLKSYS_Prescalers_Config( CLK_PSADIV_1_gc, CLK_PSBCDIV_1_1_gc );
     9dc:	80 e0       	ldi	r24, 0x00	; 0
     9de:	60 e0       	ldi	r22, 0x00	; 0
     9e0:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLKSYS_Prescalers_Config>
			do {} while ( CLKSYS_IsReady( OSC_PLLRDY_bm ) == 0 );
     9e4:	80 91 51 00 	lds	r24, 0x0051
     9e8:	84 ff       	sbrs	r24, 4
     9ea:	fc cf       	rjmp	.-8      	; 0x9e4 <SetClockFreq+0x38>
			CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_PLL_gc );
     9ec:	84 e0       	ldi	r24, 0x04	; 4
     9ee:	0e 94 33 1b 	call	0x3666	; 0x3666 <CLKSYS_Main_ClockSource_Select>
			
		}
		
		CLKSYS_Disable( OSC_RC32MEN_bm );					// Disable 32MHz RC Oscillator Enable bit mask		
     9f2:	82 e0       	ldi	r24, 0x02	; 2
     9f4:	0e 94 11 1b 	call	0x3622	; 0x3622 <CLKSYS_Disable>
     9f8:	08 95       	ret
		CLKSYS_Enable( OSC_RC2MEN_bm );
		do {} while ( CLKSYS_IsReady( OSC_RC2MRDY_bm ) == 0 );	// Internal 2MHz RC Oscillator Ready bit mask polling	
		
		if ( freq == 2 )
		{
			CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_RC2M_gc );
     9fa:	80 e0       	ldi	r24, 0x00	; 0
     9fc:	0e 94 33 1b 	call	0x3666	; 0x3666 <CLKSYS_Main_ClockSource_Select>
			CLKSYS_Disable( OSC_PLLEN_bm );
     a00:	80 e1       	ldi	r24, 0x10	; 16
     a02:	0e 94 11 1b 	call	0x3622	; 0x3622 <CLKSYS_Disable>
			do {} while ( CLKSYS_IsReady( OSC_PLLRDY_bm ) == 0 );
			CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_PLL_gc );
			
		}
		
		CLKSYS_Disable( OSC_RC32MEN_bm );					// Disable 32MHz RC Oscillator Enable bit mask		
     a06:	82 e0       	ldi	r24, 0x02	; 2
     a08:	0e 94 11 1b 	call	0x3622	; 0x3622 <CLKSYS_Disable>
     a0c:	08 95       	ret
	{
		/*  Enable internal 32 MHz ring oscillator and wait until it's
		 *  stable. Divide clock by two with the prescaler C and set the
		 *  32 MHz ring oscillator as the main clock source. 
		 */
		CLKSYS_Enable( OSC_RC32MEN_bm );
     a0e:	80 91 50 00 	lds	r24, 0x0050
     a12:	82 60       	ori	r24, 0x02	; 2
     a14:	80 93 50 00 	sts	0x0050, r24
		CLKSYS_Prescalers_Config( CLK_PSADIV_1_gc, CLK_PSBCDIV_1_1_gc );
     a18:	80 e0       	ldi	r24, 0x00	; 0
     a1a:	60 e0       	ldi	r22, 0x00	; 0
     a1c:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLKSYS_Prescalers_Config>
		do {} while ( CLKSYS_IsReady( OSC_RC32MRDY_bm ) == 0 );
     a20:	80 91 51 00 	lds	r24, 0x0051
     a24:	81 ff       	sbrs	r24, 1
     a26:	fc cf       	rjmp	.-8      	; 0xa20 <SetClockFreq+0x74>
		CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_RC32M_gc );
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	0e 94 33 1b 	call	0x3666	; 0x3666 <CLKSYS_Main_ClockSource_Select>
		
		CLKSYS_Disable( OSC_PLLEN_bm );
     a2e:	80 e1       	ldi	r24, 0x10	; 16
     a30:	0e 94 11 1b 	call	0x3622	; 0x3622 <CLKSYS_Disable>
		CLKSYS_Disable( OSC_RC2MEN_bm );
     a34:	81 e0       	ldi	r24, 0x01	; 1
     a36:	0e 94 11 1b 	call	0x3622	; 0x3622 <CLKSYS_Disable>
     a3a:	08 95       	ret

00000a3c <anibike_dl_initialize>:
volatile uint8_t	rxBuffer[128];
volatile uint8_t	rxLength = 0;

//__________________________________________________________________________________________________
void anibike_dl_initialize		( ANIBIKE_DL_TYPE_EN enNodeType )
{
     a3c:	8f 92       	push	r8
     a3e:	af 92       	push	r10
     a40:	cf 92       	push	r12
     a42:	ef 92       	push	r14
     a44:	0f 93       	push	r16
	
	if (enNodeType == ANIBIKE_DL_MASTER)
     a46:	88 23       	and	r24, r24
     a48:	61 f1       	breq	.+88     	; 0xaa2 <anibike_dl_initialize+0x66>

	}
	else
	{
		// map PORT C to virtual port 1
		PORT_MapVirtualPort1( PORTCFG_VP1MAP_PORTC_gc );
     a4a:	80 e2       	ldi	r24, 0x20	; 32
     a4c:	0e 94 65 20 	call	0x40ca	; 0x40ca <PORT_MapVirtualPort1>
		
		// set clk out and data in
		DATALINK_PORT.DIRCLR = DATALINK_DATA_PIN;
     a50:	e0 e4       	ldi	r30, 0x40	; 64
     a52:	f6 e0       	ldi	r31, 0x06	; 6
     a54:	80 e2       	ldi	r24, 0x20	; 32
     a56:	82 83       	std	Z+2, r24	; 0x02
		DATALINK_PORT.DIRSET = DATALINK_CLK_PIN;
     a58:	80 e8       	ldi	r24, 0x80	; 128
     a5a:	81 83       	std	Z+1, r24	; 0x01
		
		// drive clk to high
		DATALINK_PORT.OUTSET = DATALINK_CLK_PIN;
     a5c:	85 83       	std	Z+5, r24	; 0x05
		
		// Set pull-down and wired-or so that there will be no problems
		// Setup interrupt for the data pin
		PORT_ConfigurePins( &DATALINK_PORT,
     a5e:	80 e4       	ldi	r24, 0x40	; 64
     a60:	96 e0       	ldi	r25, 0x06	; 6
     a62:	60 e8       	ldi	r22, 0x80	; 128
     a64:	40 e0       	ldi	r20, 0x00	; 0
     a66:	20 e0       	ldi	r18, 0x00	; 0
     a68:	00 e3       	ldi	r16, 0x30	; 48
     a6a:	ee 24       	eor	r14, r14
     a6c:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							false,
							PORT_OPC_WIREDORPULL_gc,
							PORT_ISC_BOTHEDGES_gc );
							
		PORT_ConfigurePins( &DATALINK_PORT,
     a70:	80 e4       	ldi	r24, 0x40	; 64
     a72:	96 e0       	ldi	r25, 0x06	; 6
     a74:	60 e2       	ldi	r22, 0x20	; 32
     a76:	40 e0       	ldi	r20, 0x00	; 0
     a78:	20 e0       	ldi	r18, 0x00	; 0
     a7a:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							false,
							PORT_OPC_WIREDORPULL_gc,
							PORT_ISC_BOTHEDGES_gc );
		
		PORT_ConfigureInterrupt0( &DATALINK_PORT, PORT_INT0LVL_HI_gc, DATALINK_DATA_PIN );		
     a7e:	80 e4       	ldi	r24, 0x40	; 64
     a80:	96 e0       	ldi	r25, 0x06	; 6
     a82:	63 e0       	ldi	r22, 0x03	; 3
     a84:	40 e2       	ldi	r20, 0x20	; 32
     a86:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
		PMIC.CTRL |= PMIC_LOLVLEN_bm|PMIC_MEDLVLEN_bm|PMIC_HILVLEN_bm;		
     a8a:	80 91 a2 00 	lds	r24, 0x00A2
     a8e:	87 60       	ori	r24, 0x07	; 7
     a90:	e0 ea       	ldi	r30, 0xA0	; 160
     a92:	f0 e0       	ldi	r31, 0x00	; 0
     a94:	82 83       	std	Z+2, r24	; 0x02
	}
}
     a96:	0f 91       	pop	r16
     a98:	ef 90       	pop	r14
     a9a:	cf 90       	pop	r12
     a9c:	af 90       	pop	r10
     a9e:	8f 90       	pop	r8
     aa0:	08 95       	ret
{
	
	if (enNodeType == ANIBIKE_DL_MASTER)
	{				
		// Set pull-down and wired-or so that there will be no problems
		PORT_ConfigurePins( &DATALINK_PORT,
     aa2:	80 e4       	ldi	r24, 0x40	; 64
     aa4:	96 e0       	ldi	r25, 0x06	; 6
     aa6:	60 e8       	ldi	r22, 0x80	; 128
     aa8:	40 e0       	ldi	r20, 0x00	; 0
     aaa:	20 e0       	ldi	r18, 0x00	; 0
     aac:	00 e3       	ldi	r16, 0x30	; 48
     aae:	53 e0       	ldi	r21, 0x03	; 3
     ab0:	e5 2e       	mov	r14, r21
     ab2:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							false,
							PORT_OPC_WIREDORPULL_gc,
							PORT_ISC_LEVEL_gc );
							
		PORT_ConfigurePins( &DATALINK_PORT,
     ab6:	80 e4       	ldi	r24, 0x40	; 64
     ab8:	96 e0       	ldi	r25, 0x06	; 6
     aba:	60 e2       	ldi	r22, 0x20	; 32
     abc:	40 e0       	ldi	r20, 0x00	; 0
     abe:	20 e0       	ldi	r18, 0x00	; 0
     ac0:	37 e0       	ldi	r19, 0x07	; 7
     ac2:	e3 2e       	mov	r14, r19
     ac4:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							PORT_OPC_WIREDORPULL_gc,
							PORT_ISC_INPUT_DISABLE_gc );
		
		/* Initialize SPI master on port DATAFLASH_PORT. */
		SPI_MasterInit(&spiMasterC,
     ac8:	87 e9       	ldi	r24, 0x97	; 151
     aca:	92 e2       	ldi	r25, 0x22	; 34
     acc:	60 ec       	ldi	r22, 0xC0	; 192
     ace:	78 e0       	ldi	r23, 0x08	; 8
     ad0:	40 e4       	ldi	r20, 0x40	; 64
     ad2:	56 e0       	ldi	r21, 0x06	; 6
     ad4:	20 e0       	ldi	r18, 0x00	; 0
     ad6:	04 e0       	ldi	r16, 0x04	; 4
     ad8:	ee 24       	eor	r14, r14
     ada:	cc 24       	eor	r12, r12
     adc:	aa 24       	eor	r10, r10
     ade:	88 24       	eor	r8, r8
     ae0:	0e 94 7a 20 	call	0x40f4	; 0x40f4 <SPI_MasterInit>
	               SPI_INTLVL_OFF_gc,
	               false,
	               SPI_PRESCALER_DIV4_gc,0);
				   
		// Disable the spi interface for now
		SPI_MasterEnable (&spiMasterC, 0);
     ae4:	87 e9       	ldi	r24, 0x97	; 151
     ae6:	92 e2       	ldi	r25, 0x22	; 34
     ae8:	60 e0       	ldi	r22, 0x00	; 0
     aea:	0e 94 ba 20 	call	0x4174	; 0x4174 <SPI_MasterEnable>
		
		// Set directions - data out, clk in
		DATALINK_PORT.DIRSET = DATALINK_DATA_PIN;
     aee:	e0 e4       	ldi	r30, 0x40	; 64
     af0:	f6 e0       	ldi	r31, 0x06	; 6
     af2:	80 e2       	ldi	r24, 0x20	; 32
     af4:	81 83       	std	Z+1, r24	; 0x01
		DATALINK_PORT.DIRCLR = DATALINK_CLK_PIN;
     af6:	90 e8       	ldi	r25, 0x80	; 128
     af8:	92 83       	std	Z+2, r25	; 0x02
		
		// drive data to high
		DATALINK_PORT.OUTSET = DATALINK_DATA_PIN;		
     afa:	85 83       	std	Z+5, r24	; 0x05
							PORT_ISC_BOTHEDGES_gc );
		
		PORT_ConfigureInterrupt0( &DATALINK_PORT, PORT_INT0LVL_HI_gc, DATALINK_DATA_PIN );		
		PMIC.CTRL |= PMIC_LOLVLEN_bm|PMIC_MEDLVLEN_bm|PMIC_HILVLEN_bm;		
	}
}
     afc:	0f 91       	pop	r16
     afe:	ef 90       	pop	r14
     b00:	cf 90       	pop	r12
     b02:	af 90       	pop	r10
     b04:	8f 90       	pop	r8
     b06:	08 95       	ret

00000b08 <anibike_dl_send_data>:


//__________________________________________________________________________________________________
uint8_t anibike_dl_send_data		( uint8_t *aData, uint8_t iLength )
{
     b08:	ef 92       	push	r14
     b0a:	0f 93       	push	r16
     b0c:	1f 93       	push	r17
     b0e:	cf 93       	push	r28
     b10:	df 93       	push	r29
     b12:	ec 01       	movw	r28, r24
     b14:	16 2f       	mov	r17, r22
	uint8_t d;
	uint8_t timeout = ANIBIKE_DL_RX_TIMEOUT;


	// check if there is someone in the other side
	if ((DATALINK_CLK_PIN&(DATALINK_PORT.IN))==0)
     b16:	80 91 48 06 	lds	r24, 0x0648
     b1a:	87 fd       	sbrc	r24, 7
     b1c:	07 c0       	rjmp	.+14     	; 0xb2c <anibike_dl_send_data+0x24>
	{
		return 1;	// no-one found
     b1e:	81 e0       	ldi	r24, 0x01	; 1
		// end transaction by setting data pin
		DATALINK_PORT.OUTSET = DATALINK_DATA_PIN;
	}
	
	return 0;
}
     b20:	df 91       	pop	r29
     b22:	cf 91       	pop	r28
     b24:	1f 91       	pop	r17
     b26:	0f 91       	pop	r16
     b28:	ef 90       	pop	r14
     b2a:	08 95       	ret
	{
		return 1;	// no-one found
	}

	// start transaction by clearing data pin
	DATALINK_PORT.OUTCLR = DATALINK_DATA_PIN;		
     b2c:	80 e2       	ldi	r24, 0x20	; 32
     b2e:	e0 e4       	ldi	r30, 0x40	; 64
     b30:	f6 e0       	ldi	r31, 0x06	; 6
     b32:	86 83       	std	Z+6, r24	; 0x06
     b34:	8f e7       	ldi	r24, 0x7F	; 127
     b36:	03 c0       	rjmp	.+6      	; 0xb3e <anibike_dl_send_data+0x36>
     b38:	81 50       	subi	r24, 0x01	; 1
	
	// wait for the clk to be low as well
	while (--timeout && (DATALINK_PORT.IN&DATALINK_CLK_PIN))	
     b3a:	09 f4       	brne	.+2      	; 0xb3e <anibike_dl_send_data+0x36>
     b3c:	65 c0       	rjmp	.+202    	; 0xc08 <anibike_dl_send_data+0x100>
     b3e:	e0 e4       	ldi	r30, 0x40	; 64
     b40:	f6 e0       	ldi	r31, 0x06	; 6
     b42:	90 91 48 06 	lds	r25, 0x0648
     b46:	97 fd       	sbrc	r25, 7
     b48:	f7 cf       	rjmp	.-18     	; 0xb38 <anibike_dl_send_data+0x30>
	}
	
	// here we know that there is someone on SLAVE and it responds

	// Set both lines as totem-pole and activate SPI
	DATALINK_PORT.DIRSET = DATALINK_DATA_PIN|DATALINK_CLK_PIN;
     b4a:	80 ea       	ldi	r24, 0xA0	; 160
     b4c:	81 83       	std	Z+1, r24	; 0x01
	PORT_ConfigurePins( &DATALINK_PORT,
     b4e:	80 e4       	ldi	r24, 0x40	; 64
     b50:	96 e0       	ldi	r25, 0x06	; 6
     b52:	60 ea       	ldi	r22, 0xA0	; 160
     b54:	40 e0       	ldi	r20, 0x00	; 0
     b56:	20 e0       	ldi	r18, 0x00	; 0
     b58:	00 e0       	ldi	r16, 0x00	; 0
     b5a:	77 e0       	ldi	r23, 0x07	; 7
     b5c:	e7 2e       	mov	r14, r23
     b5e:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
						DATALINK_CLK_PIN|DATALINK_DATA_PIN,
						false,
						false,
						PORT_OPC_TOTEM_gc,
						PORT_ISC_INPUT_DISABLE_gc );
	SPI_MasterEnable (&spiMasterC, 1);
     b62:	87 e9       	ldi	r24, 0x97	; 151
     b64:	92 e2       	ldi	r25, 0x22	; 34
     b66:	61 e0       	ldi	r22, 0x01	; 1
     b68:	0e 94 ba 20 	call	0x4174	; 0x4174 <SPI_MasterEnable>
	
	// the length is not part of the checksum
	anibike_dl_send_byte (spiMasterC, iLength); 
     b6c:	87 e9       	ldi	r24, 0x97	; 151
     b6e:	92 e2       	ldi	r25, 0x22	; 34
     b70:	61 2f       	mov	r22, r17
     b72:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     b76:	e0 91 97 22 	lds	r30, 0x2297
     b7a:	f0 91 98 22 	lds	r31, 0x2298

//__________________________________________________________________________________________________
uint8_t anibike_dl_send_data		( uint8_t *aData, uint8_t iLength )
{
	uint8_t i = iLength;
	uint8_t chs = 0;
     b7e:	60 e0       	ldi	r22, 0x00	; 0
	anibike_dl_send_byte (spiMasterC, iLength); 
	
	// transfer iLength bytes
	do 
	{
		d = *aData++;
     b80:	99 91       	ld	r25, Y+
		
		spiMasterC.module->DATA = d;
     b82:	93 83       	std	Z+3, r25	; 0x03
		/* Wait for transmission complete. */
		while(!(spiMasterC.module->STATUS & SPI_IF_bm)) {}
     b84:	82 81       	ldd	r24, Z+2	; 0x02
     b86:	87 ff       	sbrs	r24, 7
     b88:	fd cf       	rjmp	.-6      	; 0xb84 <anibike_dl_send_data+0x7c>
			
		chs += d;
     b8a:	69 0f       	add	r22, r25
	} while (--i);
     b8c:	11 50       	subi	r17, 0x01	; 1
     b8e:	c1 f7       	brne	.-16     	; 0xb80 <anibike_dl_send_data+0x78>
	
	// transfer checksum
	anibike_dl_send_byte (spiMasterC, chs);
     b90:	87 e9       	ldi	r24, 0x97	; 151
     b92:	92 e2       	ldi	r25, 0x22	; 34
     b94:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	
	// disable spi and set both lines as usual - pulled low wired-or
	SPI_MasterEnable (&spiMasterC, 0);
     b98:	87 e9       	ldi	r24, 0x97	; 151
     b9a:	92 e2       	ldi	r25, 0x22	; 34
     b9c:	60 e0       	ldi	r22, 0x00	; 0
     b9e:	0e 94 ba 20 	call	0x4174	; 0x4174 <SPI_MasterEnable>
	PORT_ConfigurePins( &DATALINK_PORT,
     ba2:	80 e4       	ldi	r24, 0x40	; 64
     ba4:	96 e0       	ldi	r25, 0x06	; 6
     ba6:	60 e8       	ldi	r22, 0x80	; 128
     ba8:	40 e0       	ldi	r20, 0x00	; 0
     baa:	20 e0       	ldi	r18, 0x00	; 0
     bac:	00 e3       	ldi	r16, 0x30	; 48
     bae:	f3 e0       	ldi	r31, 0x03	; 3
     bb0:	ef 2e       	mov	r14, r31
     bb2:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
						false,
						false,
						PORT_OPC_WIREDORPULL_gc,
						PORT_ISC_LEVEL_gc );
							
	PORT_ConfigurePins( &DATALINK_PORT,
     bb6:	80 e4       	ldi	r24, 0x40	; 64
     bb8:	96 e0       	ldi	r25, 0x06	; 6
     bba:	60 e2       	ldi	r22, 0x20	; 32
     bbc:	40 e0       	ldi	r20, 0x00	; 0
     bbe:	20 e0       	ldi	r18, 0x00	; 0
     bc0:	e7 e0       	ldi	r30, 0x07	; 7
     bc2:	ee 2e       	mov	r14, r30
     bc4:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
						DATALINK_DATA_PIN,
						false,
						false,
						PORT_OPC_WIREDORPULL_gc,
						PORT_ISC_INPUT_DISABLE_gc );	
	SPI_MasterEnable (&spiMasterC, 0);
     bc8:	87 e9       	ldi	r24, 0x97	; 151
     bca:	92 e2       	ldi	r25, 0x22	; 34
     bcc:	60 e0       	ldi	r22, 0x00	; 0
     bce:	0e 94 ba 20 	call	0x4174	; 0x4174 <SPI_MasterEnable>
	DATALINK_PORT.DIRSET = DATALINK_DATA_PIN;
     bd2:	e0 e4       	ldi	r30, 0x40	; 64
     bd4:	f6 e0       	ldi	r31, 0x06	; 6
     bd6:	80 e2       	ldi	r24, 0x20	; 32
     bd8:	81 83       	std	Z+1, r24	; 0x01
	DATALINK_PORT.DIRCLR = DATALINK_CLK_PIN;
     bda:	90 e8       	ldi	r25, 0x80	; 128
     bdc:	92 83       	std	Z+2, r25	; 0x02
	
	// set data as low (waiting for ACK)
	DATALINK_PORT.OUTCLR = DATALINK_DATA_PIN;
     bde:	86 83       	std	Z+6, r24	; 0x06
     be0:	8f e7       	ldi	r24, 0x7F	; 127
     be2:	02 c0       	rjmp	.+4      	; 0xbe8 <anibike_dl_send_data+0xe0>
     be4:	81 50       	subi	r24, 0x01	; 1
	
	// wait for ACK
	timeout = ANIBIKE_DL_RX_TIMEOUT;
	// wait for the clk to be high as well (ACK)
	while (--timeout && !(DATALINK_PORT.IN&DATALINK_CLK_PIN))	
     be6:	a1 f0       	breq	.+40     	; 0xc10 <anibike_dl_send_data+0x108>
     be8:	e0 e4       	ldi	r30, 0x40	; 64
     bea:	f6 e0       	ldi	r31, 0x06	; 6
     bec:	90 91 48 06 	lds	r25, 0x0648
     bf0:	97 ff       	sbrs	r25, 7
     bf2:	f8 cf       	rjmp	.-16     	; 0xbe4 <anibike_dl_send_data+0xdc>
		DATALINK_PORT.OUTSET = DATALINK_DATA_PIN;
		return 3;	// no ACK
	}
	
	// if there was a response
	if (DATALINK_PORT.IN&DATALINK_CLK_PIN)
     bf4:	80 91 48 06 	lds	r24, 0x0648
     bf8:	87 fd       	sbrc	r24, 7
     bfa:	02 c0       	rjmp	.+4      	; 0xc00 <anibike_dl_send_data+0xf8>
	{
		// end transaction by setting data pin
		DATALINK_PORT.OUTSET = DATALINK_DATA_PIN;
	}
	
	return 0;
     bfc:	80 e0       	ldi	r24, 0x00	; 0
     bfe:	90 cf       	rjmp	.-224    	; 0xb20 <anibike_dl_send_data+0x18>
	
	// if there was a response
	if (DATALINK_PORT.IN&DATALINK_CLK_PIN)
	{
		// end transaction by setting data pin
		DATALINK_PORT.OUTSET = DATALINK_DATA_PIN;
     c00:	80 e2       	ldi	r24, 0x20	; 32
     c02:	85 83       	std	Z+5, r24	; 0x05
	}
	
	return 0;
     c04:	80 e0       	ldi	r24, 0x00	; 0
     c06:	8c cf       	rjmp	.-232    	; 0xb20 <anibike_dl_send_data+0x18>
	}
	if (!timeout)
	{
		// the other side doesn't respond
		// end transaction by setting data pin
		DATALINK_PORT.OUTSET = DATALINK_DATA_PIN;
     c08:	80 e2       	ldi	r24, 0x20	; 32
     c0a:	85 83       	std	Z+5, r24	; 0x05
		return 2;	// no response
     c0c:	82 e0       	ldi	r24, 0x02	; 2
     c0e:	88 cf       	rjmp	.-240    	; 0xb20 <anibike_dl_send_data+0x18>
	}
	if (!timeout)
	{
		// the other side didn't send ACK (clock high)
		// end transaction by setting data pin
		DATALINK_PORT.OUTSET = DATALINK_DATA_PIN;
     c10:	80 e2       	ldi	r24, 0x20	; 32
     c12:	85 83       	std	Z+5, r24	; 0x05
		return 3;	// no ACK
     c14:	83 e0       	ldi	r24, 0x03	; 3
     c16:	84 cf       	rjmp	.-248    	; 0xb20 <anibike_dl_send_data+0x18>

00000c18 <anibike_dl_receive_byte>:
}

//__________________________________________________________________________________________________
uint8_t anibike_dl_receive_byte ( void )
{
	asm volatile (
     c18:	3f 93       	push	r19
     c1a:	3f b7       	in	r19, 0x3f	; 63
     c1c:	3f 93       	push	r19
     c1e:	88 27       	eor	r24, r24
     c20:	3f ef       	ldi	r19, 0xFF	; 255
     c22:	88 94       	clc

00000c24 <waitclk0299>:
     c24:	3a 95       	dec	r19
     c26:	b7 9b       	sbis	0x16, 7	; 22
     c28:	e9 f7       	brne	.-6      	; 0xc24 <waitclk0299>
     c2a:	b5 99       	sbic	0x16, 5	; 22
     c2c:	08 94       	sec
     c2e:	88 1f       	adc	r24, r24
     c30:	38 e0       	ldi	r19, 0x08	; 8

00000c32 <waitclk1299>:
     c32:	3a 95       	dec	r19
     c34:	b7 9b       	sbis	0x16, 7	; 22
     c36:	e9 f7       	brne	.-6      	; 0xc32 <waitclk1299>
     c38:	b5 99       	sbic	0x16, 5	; 22
     c3a:	08 94       	sec
     c3c:	88 1f       	adc	r24, r24
     c3e:	38 e0       	ldi	r19, 0x08	; 8

00000c40 <waitclk2299>:
     c40:	3a 95       	dec	r19
     c42:	b7 9b       	sbis	0x16, 7	; 22
     c44:	e9 f7       	brne	.-6      	; 0xc40 <waitclk2299>
     c46:	b5 99       	sbic	0x16, 5	; 22
     c48:	08 94       	sec
     c4a:	88 1f       	adc	r24, r24
     c4c:	38 e0       	ldi	r19, 0x08	; 8

00000c4e <waitclk3299>:
     c4e:	3a 95       	dec	r19
     c50:	b7 9b       	sbis	0x16, 7	; 22
     c52:	e9 f7       	brne	.-6      	; 0xc4e <waitclk3299>
     c54:	b5 99       	sbic	0x16, 5	; 22
     c56:	08 94       	sec
     c58:	88 1f       	adc	r24, r24
     c5a:	38 e0       	ldi	r19, 0x08	; 8

00000c5c <waitclk4299>:
     c5c:	3a 95       	dec	r19
     c5e:	b7 9b       	sbis	0x16, 7	; 22
     c60:	e9 f7       	brne	.-6      	; 0xc5c <waitclk4299>
     c62:	b5 99       	sbic	0x16, 5	; 22
     c64:	08 94       	sec
     c66:	88 1f       	adc	r24, r24
     c68:	38 e0       	ldi	r19, 0x08	; 8

00000c6a <waitclk5299>:
     c6a:	3a 95       	dec	r19
     c6c:	b7 9b       	sbis	0x16, 7	; 22
     c6e:	e9 f7       	brne	.-6      	; 0xc6a <waitclk5299>
     c70:	b5 99       	sbic	0x16, 5	; 22
     c72:	08 94       	sec
     c74:	88 1f       	adc	r24, r24
     c76:	38 e0       	ldi	r19, 0x08	; 8

00000c78 <waitclk6299>:
     c78:	3a 95       	dec	r19
     c7a:	b7 9b       	sbis	0x16, 7	; 22
     c7c:	e9 f7       	brne	.-6      	; 0xc78 <waitclk6299>
     c7e:	b5 99       	sbic	0x16, 5	; 22
     c80:	08 94       	sec
     c82:	88 1f       	adc	r24, r24
     c84:	38 e0       	ldi	r19, 0x08	; 8

00000c86 <waitclk7299>:
     c86:	3a 95       	dec	r19
     c88:	b7 9b       	sbis	0x16, 7	; 22
     c8a:	e9 f7       	brne	.-6      	; 0xc86 <waitclk7299>
     c8c:	b5 99       	sbic	0x16, 5	; 22
     c8e:	08 94       	sec
     c90:	88 1f       	adc	r24, r24
     c92:	3f 91       	pop	r19
     c94:	3f bf       	out	0x3f, r19	; 63
     c96:	3f 91       	pop	r19
     c98:	08 95       	ret

00000c9a <anibike_dl_receive_data>:
	);				
}

//__________________________________________________________________________________________________
void anibike_dl_receive_data	( void )
{
     c9a:	df 92       	push	r13
     c9c:	ef 92       	push	r14
     c9e:	ff 92       	push	r15
     ca0:	0f 93       	push	r16
     ca2:	1f 93       	push	r17
     ca4:	cf 93       	push	r28
     ca6:	df 93       	push	r29
	uint8_t *b = rxBuffer;
	uint8_t chs = 0, chs_here = 0;
	uint8_t timeout = ANIBIKE_DL_RX_TIMEOUT;
		
	// set direction of the clk pin as input. hopefully will be pulled-low
	DATALINK_PORT.OUTCLR = DATALINK_CLK_PIN;
     ca8:	c0 e4       	ldi	r28, 0x40	; 64
     caa:	d6 e0       	ldi	r29, 0x06	; 6
     cac:	a0 e8       	ldi	r26, 0x80	; 128
     cae:	fa 2e       	mov	r15, r26
     cb0:	fe 82       	std	Y+6, r15	; 0x06
	DATALINK_PORT.DIRCLR = DATALINK_CLK_PIN;
     cb2:	fa 82       	std	Y+2, r15	; 0x02
	
	PORT_ConfigurePins( &DATALINK_PORT,
     cb4:	80 e4       	ldi	r24, 0x40	; 64
     cb6:	96 e0       	ldi	r25, 0x06	; 6
     cb8:	60 e8       	ldi	r22, 0x80	; 128
     cba:	40 e0       	ldi	r20, 0x00	; 0
     cbc:	20 e0       	ldi	r18, 0x00	; 0
     cbe:	00 e0       	ldi	r16, 0x00	; 0
     cc0:	ee 24       	eor	r14, r14
     cc2:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							false,
							PORT_OPC_TOTEM_gc,
							PORT_ISC_BOTHEDGES_gc );
							
	PORT_ConfigurePins( &DATALINK_PORT,
     cc6:	80 e4       	ldi	r24, 0x40	; 64
     cc8:	96 e0       	ldi	r25, 0x06	; 6
     cca:	60 e2       	ldi	r22, 0x20	; 32
     ccc:	40 e0       	ldi	r20, 0x00	; 0
     cce:	20 e0       	ldi	r18, 0x00	; 0
     cd0:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							PORT_ISC_BOTHEDGES_gc );
		
	// convert both lines to input totem pole - maybe its not needed
	
	// start waiting for data length
	cnt = len = anibike_dl_receive_byte ( );
     cd4:	0e 94 0c 06 	call	0xc18	; 0xc18 <anibike_dl_receive_byte>
//	printf_P( PSTR("length: %d"), rxLength);

	cnt = len &= 0x7f;
     cd8:	18 2f       	mov	r17, r24
     cda:	1f 77       	andi	r17, 0x7F	; 127
		len=128;
		cnt=128;
	}*/
	
	// read out the data
	while (cnt--)
     cdc:	09 f4       	brne	.+2      	; 0xce0 <anibike_dl_receive_data+0x46>
     cde:	83 c0       	rjmp	.+262    	; 0xde6 <anibike_dl_receive_data+0x14c>
     ce0:	f1 2e       	mov	r15, r17
     ce2:	fa 94       	dec	r15
     ce4:	c0 e0       	ldi	r28, 0x00	; 0
     ce6:	d0 e0       	ldi	r29, 0x00	; 0
		*b++ = anibike_dl_receive_byte ( );
     ce8:	0e 94 0c 06 	call	0xc18	; 0xc18 <anibike_dl_receive_byte>
					:: "I" (DATALINK_DATA_PINN), "I" (DATALINK_PORT_IN), "I" (DATALINK_CLK_PINN)
	);				
}

//__________________________________________________________________________________________________
void anibike_dl_receive_data	( void )
     cec:	fe 01       	movw	r30, r28
     cee:	e2 56       	subi	r30, 0x62	; 98
     cf0:	fd 4d       	sbci	r31, 0xDD	; 221
		cnt=128;
	}*/
	
	// read out the data
	while (cnt--)
		*b++ = anibike_dl_receive_byte ( );
     cf2:	80 83       	st	Z, r24
     cf4:	21 96       	adiw	r28, 0x01	; 1
		len=128;
		cnt=128;
	}*/
	
	// read out the data
	while (cnt--)
     cf6:	1c 17       	cp	r17, r28
     cf8:	b9 f7       	brne	.-18     	; 0xce8 <anibike_dl_receive_data+0x4e>
		*b++ = anibike_dl_receive_byte ( );
	
	// read out checksum
	chs = anibike_dl_receive_byte ( );
     cfa:	0e 94 0c 06 	call	0xc18	; 0xc18 <anibike_dl_receive_byte>
     cfe:	d8 2e       	mov	r13, r24
	
	//printf_P( PSTR("length: %d; data: %s; chs: %d"), len, rxBuffer, chs);

	PORT_ConfigurePins( &DATALINK_PORT,
     d00:	80 e4       	ldi	r24, 0x40	; 64
     d02:	96 e0       	ldi	r25, 0x06	; 6
     d04:	60 e8       	ldi	r22, 0x80	; 128
     d06:	40 e0       	ldi	r20, 0x00	; 0
     d08:	20 e0       	ldi	r18, 0x00	; 0
     d0a:	00 e3       	ldi	r16, 0x30	; 48
     d0c:	ee 24       	eor	r14, r14
     d0e:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							PORT_OPC_WIREDORPULL_gc,
							PORT_ISC_BOTHEDGES_gc );
	
	// reset the pin directions
	DATALINK_PORT.OUTCLR = DATALINK_CLK_PIN;
     d12:	e0 e4       	ldi	r30, 0x40	; 64
     d14:	f6 e0       	ldi	r31, 0x06	; 6
     d16:	80 e8       	ldi	r24, 0x80	; 128
     d18:	86 83       	std	Z+6, r24	; 0x06
	DATALINK_PORT.DIRSET = DATALINK_CLK_PIN;
     d1a:	81 83       	std	Z+1, r24	; 0x01
							

	// calculate checksum
	b = rxBuffer;
	rxLength = cnt = len;
     d1c:	10 93 20 22 	sts	0x2220, r17
					:: "I" (DATALINK_DATA_PINN), "I" (DATALINK_PORT_IN), "I" (DATALINK_CLK_PINN)
	);				
}

//__________________________________________________________________________________________________
void anibike_dl_receive_data	( void )
     d20:	2f 2d       	mov	r18, r15
     d22:	30 e0       	ldi	r19, 0x00	; 0
     d24:	2f 5f       	subi	r18, 0xFF	; 255
     d26:	3f 4f       	sbci	r19, 0xFF	; 255
     d28:	80 e0       	ldi	r24, 0x00	; 0
     d2a:	90 e0       	ldi	r25, 0x00	; 0
{
	uint8_t len, cnt;
	uint8_t *b = rxBuffer;
	uint8_t chs = 0, chs_here = 0;
     d2c:	40 e0       	ldi	r20, 0x00	; 0
					:: "I" (DATALINK_DATA_PINN), "I" (DATALINK_PORT_IN), "I" (DATALINK_CLK_PINN)
	);				
}

//__________________________________________________________________________________________________
void anibike_dl_receive_data	( void )
     d2e:	fc 01       	movw	r30, r24
     d30:	e2 56       	subi	r30, 0x62	; 98
     d32:	fd 4d       	sbci	r31, 0xDD	; 221

	// calculate checksum
	b = rxBuffer;
	rxLength = cnt = len;
	while (cnt--)
		chs_here += *b++;
     d34:	50 81       	ld	r21, Z
     d36:	45 0f       	add	r20, r21
     d38:	01 96       	adiw	r24, 0x01	; 1
							

	// calculate checksum
	b = rxBuffer;
	rxLength = cnt = len;
	while (cnt--)
     d3a:	82 17       	cp	r24, r18
     d3c:	93 07       	cpc	r25, r19
     d3e:	b9 f7       	brne	.-18     	; 0xd2e <anibike_dl_receive_data+0x94>
		chs_here += *b++;
		
	//printf_P( PSTR(" chs_here: %d"), chs_here);

	// if ACK then set CLK high and return
	if ( chs_here == chs )
     d40:	4d 15       	cp	r20, r13
     d42:	09 f4       	brne	.+2      	; 0xd46 <anibike_dl_receive_data+0xac>
     d44:	40 c0       	rjmp	.+128    	; 0xdc6 <anibike_dl_receive_data+0x12c>
		printf_P( PSTR("ACK"));
		return 0;	
	}

	// wait for the data to be high (after ACK/NACK)
	while (!(DATALINK_PORT.IN&DATALINK_DATA_PIN))	
     d46:	80 91 48 06 	lds	r24, 0x0648
     d4a:	85 fd       	sbrc	r24, 5
     d4c:	0f c0       	rjmp	.+30     	; 0xd6c <anibike_dl_receive_data+0xd2>
     d4e:	c5 e7       	ldi	r28, 0x75	; 117
     d50:	d1 e0       	ldi	r29, 0x01	; 1
	{
		printf_P( PSTR("W"));
     d52:	00 d0       	rcall	.+0      	; 0xd54 <anibike_dl_receive_data+0xba>
     d54:	ed b7       	in	r30, 0x3d	; 61
     d56:	fe b7       	in	r31, 0x3e	; 62
     d58:	c1 83       	std	Z+1, r28	; 0x01
     d5a:	d2 83       	std	Z+2, r29	; 0x02
     d5c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		printf_P( PSTR("ACK"));
		return 0;	
	}

	// wait for the data to be high (after ACK/NACK)
	while (!(DATALINK_PORT.IN&DATALINK_DATA_PIN))	
     d60:	80 91 48 06 	lds	r24, 0x0648
     d64:	0f 90       	pop	r0
     d66:	0f 90       	pop	r0
     d68:	85 ff       	sbrs	r24, 5
     d6a:	f3 cf       	rjmp	.-26     	; 0xd52 <anibike_dl_receive_data+0xb8>
		printf_P( PSTR("W"));
		// wait and do nothing
	}

	// set clock high
	DATALINK_PORT.OUTSET = DATALINK_CLK_PIN;	
     d6c:	80 e8       	ldi	r24, 0x80	; 128
     d6e:	e0 e4       	ldi	r30, 0x40	; 64
     d70:	f6 e0       	ldi	r31, 0x06	; 6
     d72:	85 83       	std	Z+5, r24	; 0x05
		
	PORT_ConfigurePins( &DATALINK_PORT,
     d74:	80 e4       	ldi	r24, 0x40	; 64
     d76:	96 e0       	ldi	r25, 0x06	; 6
     d78:	60 e2       	ldi	r22, 0x20	; 32
     d7a:	40 e0       	ldi	r20, 0x00	; 0
     d7c:	20 e0       	ldi	r18, 0x00	; 0
     d7e:	00 e3       	ldi	r16, 0x30	; 48
     d80:	ee 24       	eor	r14, r14
     d82:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							false,
							PORT_OPC_WIREDORPULL_gc,
							PORT_ISC_BOTHEDGES_gc );
						
	rxBuffer[rxLength]='\0';	
     d86:	e0 91 20 22 	lds	r30, 0x2220
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	e2 56       	subi	r30, 0x62	; 98
     d8e:	fd 4d       	sbci	r31, 0xDD	; 221
     d90:	10 82       	st	Z, r1
	printf_P( PSTR("data: %s"), rxBuffer);
     d92:	00 d0       	rcall	.+0      	; 0xd94 <anibike_dl_receive_data+0xfa>
     d94:	00 d0       	rcall	.+0      	; 0xd96 <anibike_dl_receive_data+0xfc>
     d96:	8c e6       	ldi	r24, 0x6C	; 108
     d98:	91 e0       	ldi	r25, 0x01	; 1
     d9a:	ed b7       	in	r30, 0x3d	; 61
     d9c:	fe b7       	in	r31, 0x3e	; 62
     d9e:	81 83       	std	Z+1, r24	; 0x01
     da0:	92 83       	std	Z+2, r25	; 0x02
     da2:	8e e9       	ldi	r24, 0x9E	; 158
     da4:	92 e2       	ldi	r25, 0x22	; 34
     da6:	83 83       	std	Z+3, r24	; 0x03
     da8:	94 83       	std	Z+4, r25	; 0x04
     daa:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
     dae:	0f 90       	pop	r0
     db0:	0f 90       	pop	r0
     db2:	0f 90       	pop	r0
     db4:	0f 90       	pop	r0
}
     db6:	df 91       	pop	r29
     db8:	cf 91       	pop	r28
     dba:	1f 91       	pop	r17
     dbc:	0f 91       	pop	r16
     dbe:	ff 90       	pop	r15
     dc0:	ef 90       	pop	r14
     dc2:	df 90       	pop	r13
     dc4:	08 95       	ret
	//printf_P( PSTR(" chs_here: %d"), chs_here);

	// if ACK then set CLK high and return
	if ( chs_here == chs )
	{
		DATALINK_PORT.OUTSET = DATALINK_CLK_PIN;
     dc6:	80 e8       	ldi	r24, 0x80	; 128
     dc8:	e0 e4       	ldi	r30, 0x40	; 64
     dca:	f6 e0       	ldi	r31, 0x06	; 6
     dcc:	85 83       	std	Z+5, r24	; 0x05
		printf_P( PSTR("ACK"));
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <anibike_dl_receive_data+0x136>
     dd0:	87 e7       	ldi	r24, 0x77	; 119
     dd2:	91 e0       	ldi	r25, 0x01	; 1
     dd4:	ed b7       	in	r30, 0x3d	; 61
     dd6:	fe b7       	in	r31, 0x3e	; 62
     dd8:	81 83       	std	Z+1, r24	; 0x01
     dda:	92 83       	std	Z+2, r25	; 0x02
     ddc:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return 0;	
     de0:	0f 90       	pop	r0
     de2:	0f 90       	pop	r0
     de4:	e8 cf       	rjmp	.-48     	; 0xdb6 <anibike_dl_receive_data+0x11c>
	// read out the data
	while (cnt--)
		*b++ = anibike_dl_receive_byte ( );
	
	// read out checksum
	chs = anibike_dl_receive_byte ( );
     de6:	0e 94 0c 06 	call	0xc18	; 0xc18 <anibike_dl_receive_byte>
     dea:	d8 2e       	mov	r13, r24
	
	//printf_P( PSTR("length: %d; data: %s; chs: %d"), len, rxBuffer, chs);

	PORT_ConfigurePins( &DATALINK_PORT,
     dec:	80 e4       	ldi	r24, 0x40	; 64
     dee:	96 e0       	ldi	r25, 0x06	; 6
     df0:	60 e8       	ldi	r22, 0x80	; 128
     df2:	40 e0       	ldi	r20, 0x00	; 0
     df4:	20 e0       	ldi	r18, 0x00	; 0
     df6:	00 e3       	ldi	r16, 0x30	; 48
     df8:	ee 24       	eor	r14, r14
     dfa:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							PORT_OPC_WIREDORPULL_gc,
							PORT_ISC_BOTHEDGES_gc );
	
	// reset the pin directions
	DATALINK_PORT.OUTCLR = DATALINK_CLK_PIN;
     dfe:	fe 82       	std	Y+6, r15	; 0x06
	DATALINK_PORT.DIRSET = DATALINK_CLK_PIN;
     e00:	f9 82       	std	Y+1, r15	; 0x01
							

	// calculate checksum
	b = rxBuffer;
	rxLength = cnt = len;
     e02:	10 92 20 22 	sts	0x2220, r1
//__________________________________________________________________________________________________
void anibike_dl_receive_data	( void )
{
	uint8_t len, cnt;
	uint8_t *b = rxBuffer;
	uint8_t chs = 0, chs_here = 0;
     e06:	40 e0       	ldi	r20, 0x00	; 0
     e08:	9b cf       	rjmp	.-202    	; 0xd40 <anibike_dl_receive_data+0xa6>

00000e0a <__vector_2>:
	printf_P( PSTR("data: %s"), rxBuffer);
}

//__________________________________________________________________________________________________
ISR(PORTC_INT0_vect,  ISR_BLOCK)
{
     e0a:	1f 92       	push	r1
     e0c:	0f 92       	push	r0
     e0e:	0f b6       	in	r0, 0x3f	; 63
     e10:	0f 92       	push	r0
     e12:	11 24       	eor	r1, r1
     e14:	2f 93       	push	r18
     e16:	3f 93       	push	r19
     e18:	4f 93       	push	r20
     e1a:	5f 93       	push	r21
     e1c:	6f 93       	push	r22
     e1e:	7f 93       	push	r23
     e20:	8f 93       	push	r24
     e22:	9f 93       	push	r25
     e24:	af 93       	push	r26
     e26:	bf 93       	push	r27
     e28:	ef 93       	push	r30
     e2a:	ff 93       	push	r31
	// Data was cleared
	if ( (DATALINK_PORT.IN&DATALINK_DATA_PIN)!=0 )
     e2c:	80 91 48 06 	lds	r24, 0x0648
     e30:	85 fd       	sbrc	r24, 5
     e32:	06 c0       	rjmp	.+12     	; 0xe40 <__vector_2+0x36>
		return;

	cli ();
     e34:	f8 94       	cli
	rxLength = 0;
     e36:	10 92 20 22 	sts	0x2220, r1
	anibike_dl_receive_data ( );
     e3a:	0e 94 4d 06 	call	0xc9a	; 0xc9a <anibike_dl_receive_data>
	sei ( );
     e3e:	78 94       	sei
}
     e40:	ff 91       	pop	r31
     e42:	ef 91       	pop	r30
     e44:	bf 91       	pop	r27
     e46:	af 91       	pop	r26
     e48:	9f 91       	pop	r25
     e4a:	8f 91       	pop	r24
     e4c:	7f 91       	pop	r23
     e4e:	6f 91       	pop	r22
     e50:	5f 91       	pop	r21
     e52:	4f 91       	pop	r20
     e54:	3f 91       	pop	r19
     e56:	2f 91       	pop	r18
     e58:	0f 90       	pop	r0
     e5a:	0f be       	out	0x3f, r0	; 63
     e5c:	0f 90       	pop	r0
     e5e:	1f 90       	pop	r1
     e60:	18 95       	reti

00000e62 <transfer_word>:


//__________________________________________________________________________________________________
// Transfer two bytes to and from spi recipient
uint16_t transfer_word ( uint16_t w )
{
     e62:	cf 92       	push	r12
     e64:	df 92       	push	r13
     e66:	ff 92       	push	r15
     e68:	0f 93       	push	r16
     e6a:	1f 93       	push	r17
     e6c:	cf 93       	push	r28
     e6e:	df 93       	push	r29
	uint16_t msb;
	uint16_t lsb;
	uint16_t ret_val;

	if (w==0)
     e70:	00 97       	sbiw	r24, 0x00	; 0
     e72:	d9 f0       	breq	.+54     	; 0xeaa <transfer_word+0x48>
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
		msb = SPI_MasterTransceiveByte(&spiMasterD, 0);
	}
	else
	{
		lsb = w & 0xff;
     e74:	8c 01       	movw	r16, r24
     e76:	10 70       	andi	r17, 0x00	; 0
		msb = w >> 8;
     e78:	6c 01       	movw	r12, r24
     e7a:	fd 2c       	mov	r15, r13
		//spi_transfer ( msb );
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
     e7c:	8e e1       	ldi	r24, 0x1E	; 30
     e7e:	93 e2       	ldi	r25, 0x23	; 35
     e80:	60 2f       	mov	r22, r16
     e82:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
		SPI_MasterTransceiveByte(&spiMasterD, msb);
     e86:	8e e1       	ldi	r24, 0x1E	; 30
     e88:	93 e2       	ldi	r25, 0x23	; 35
     e8a:	6d 2d       	mov	r22, r13
     e8c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	}

	ret_val = lsb | (msb<<8);
     e90:	3f 2d       	mov	r19, r15
     e92:	20 e0       	ldi	r18, 0x00	; 0
     e94:	02 2b       	or	r16, r18
     e96:	13 2b       	or	r17, r19

	return ret_val;
}
     e98:	c8 01       	movw	r24, r16
     e9a:	df 91       	pop	r29
     e9c:	cf 91       	pop	r28
     e9e:	1f 91       	pop	r17
     ea0:	0f 91       	pop	r16
     ea2:	ff 90       	pop	r15
     ea4:	df 90       	pop	r13
     ea6:	cf 90       	pop	r12
     ea8:	08 95       	ret

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
     eaa:	8e e1       	ldi	r24, 0x1E	; 30
     eac:	93 e2       	ldi	r25, 0x23	; 35
     eae:	60 e0       	ldi	r22, 0x00	; 0
     eb0:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     eb4:	08 2f       	mov	r16, r24
     eb6:	10 e0       	ldi	r17, 0x00	; 0
		msb = SPI_MasterTransceiveByte(&spiMasterD, 0);
     eb8:	8e e1       	ldi	r24, 0x1E	; 30
     eba:	93 e2       	ldi	r25, 0x23	; 35
     ebc:	60 e0       	ldi	r22, 0x00	; 0
     ebe:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     ec2:	f8 2e       	mov	r15, r24
     ec4:	e5 cf       	rjmp	.-54     	; 0xe90 <transfer_word+0x2e>

00000ec6 <FS_ReadEntry>:

//__________________________________________________________________________________________________
// Reads an entry from the FS table into pEntry - preallocated FileEntry_ST
// Returns success (1) or fail (0)
uint8_t FS_ReadEntry ( uint32_t *pAddress, FileEntry_ST* pEntry )
{
     ec6:	4f 92       	push	r4
     ec8:	5f 92       	push	r5
     eca:	6f 92       	push	r6
     ecc:	7f 92       	push	r7
     ece:	9f 92       	push	r9
     ed0:	af 92       	push	r10
     ed2:	bf 92       	push	r11
     ed4:	cf 92       	push	r12
     ed6:	df 92       	push	r13
     ed8:	ef 92       	push	r14
     eda:	ff 92       	push	r15
     edc:	0f 93       	push	r16
     ede:	1f 93       	push	r17
     ee0:	cf 93       	push	r28
     ee2:	df 93       	push	r29
     ee4:	3c 01       	movw	r6, r24
     ee6:	7b 01       	movw	r14, r22
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t Address = *pAddress;
     ee8:	fc 01       	movw	r30, r24
     eea:	a0 80       	ld	r10, Z
     eec:	b1 80       	ldd	r11, Z+1	; 0x01
     eee:	c2 80       	ldd	r12, Z+2	; 0x02
     ef0:	d3 80       	ldd	r13, Z+3	; 0x03
	uint16_t iNumFrames16 = 0;
	uint8_t iNumFrames = 0;
	uint8_t itr = 0;

	CS_UP;
     ef2:	00 e6       	ldi	r16, 0x60	; 96
     ef4:	16 e0       	ldi	r17, 0x06	; 6
     ef6:	20 e1       	ldi	r18, 0x10	; 16
     ef8:	92 2e       	mov	r9, r18
     efa:	f8 01       	movw	r30, r16
     efc:	95 82       	std	Z+5, r9	; 0x05
	// Read next file entry
	adrByte1 = (Address>>16)&0xff;
	adrByte2 = (Address>>8)&0xff;
	adrByte3 = Address&0xff;

	CS_DOWN;
     efe:	96 82       	std	Z+6, r9	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
     f00:	8e e1       	ldi	r24, 0x1E	; 30
     f02:	93 e2       	ldi	r25, 0x23	; 35
     f04:	63 e0       	ldi	r22, 0x03	; 3
     f06:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	uint8_t itr = 0;

	CS_UP;
	// ======================================================================
	// Read next file entry
	adrByte1 = (Address>>16)&0xff;
     f0a:	96 01       	movw	r18, r12
     f0c:	44 27       	eor	r20, r20
     f0e:	55 27       	eor	r21, r21
	adrByte2 = (Address>>8)&0xff;
	adrByte3 = Address&0xff;

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
     f10:	8e e1       	ldi	r24, 0x1E	; 30
     f12:	93 e2       	ldi	r25, 0x23	; 35
     f14:	62 2f       	mov	r22, r18
     f16:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
	// ======================================================================
	// Read next file entry
	adrByte1 = (Address>>16)&0xff;
	adrByte2 = (Address>>8)&0xff;
     f1a:	55 27       	eor	r21, r21
     f1c:	4d 2d       	mov	r20, r13
     f1e:	3c 2d       	mov	r19, r12
     f20:	2b 2d       	mov	r18, r11
	adrByte3 = Address&0xff;

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);
     f22:	8e e1       	ldi	r24, 0x1E	; 30
     f24:	93 e2       	ldi	r25, 0x23	; 35
     f26:	62 2f       	mov	r22, r18
     f28:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);					// starting from MSB
     f2c:	8e e1       	ldi	r24, 0x1E	; 30
     f2e:	93 e2       	ldi	r25, 0x23	; 35
     f30:	6a 2d       	mov	r22, r10
     f32:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
     f36:	8e e1       	ldi	r24, 0x1E	; 30
     f38:	93 e2       	ldi	r25, 0x23	; 35
     f3a:	60 e0       	ldi	r22, 0x00	; 0
     f3c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     f40:	d8 2e       	mov	r13, r24
		msb = SPI_MasterTransceiveByte(&spiMasterD, 0);
     f42:	8e e1       	ldi	r24, 0x1E	; 30
     f44:	93 e2       	ldi	r25, 0x23	; 35
     f46:	60 e0       	ldi	r22, 0x00	; 0
     f48:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
		SPI_MasterTransceiveByte(&spiMasterD, msb);
	}

	ret_val = lsb | (msb<<8);
     f4c:	38 2f       	mov	r19, r24
     f4e:	20 e0       	ldi	r18, 0x00	; 0

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
     f50:	8d 2d       	mov	r24, r13
     f52:	90 e0       	ldi	r25, 0x00	; 0
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
		SPI_MasterTransceiveByte(&spiMasterD, msb);
	}

	ret_val = lsb | (msb<<8);
     f54:	82 2b       	or	r24, r18
     f56:	93 2b       	or	r25, r19
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);					// starting from MSB

	// Read the number of frames
	iNumFrames16 = transfer_word ( 0 );
	iNumFrames = (uint8_t)(iNumFrames16&0xff);
     f58:	a8 2e       	mov	r10, r24

	// Check if the list has finished (reading empty from flash
	// should be 0xffff word
	if (iNumFrames > FS_FILE_MAX_FRAMES)
     f5a:	81 32       	cpi	r24, 0x21	; 33
     f5c:	08 f0       	brcs	.+2      	; 0xf60 <FS_ReadEntry+0x9a>
     f5e:	a9 c0       	rjmp	.+338    	; 0x10b2 <FS_ReadEntry+0x1ec>
		// return fail
		CS_UP;
		return 0;
	}

	pEntry->iNumFrames = iNumFrames;
     f60:	f7 01       	movw	r30, r14
     f62:	80 83       	st	Z, r24
     f64:	11 82       	std	Z+1, r1	; 0x01

	// Read the name of the file
	for (itr = 0; itr<FS_FILENAME_LENGTH; itr ++)
		pEntry->sFileName[itr] = SPI_MasterTransceiveByte(&spiMasterD, 0);
     f66:	8e e1       	ldi	r24, 0x1E	; 30
     f68:	93 e2       	ldi	r25, 0x23	; 35
     f6a:	60 e0       	ldi	r22, 0x00	; 0
     f6c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     f70:	f7 01       	movw	r30, r14
     f72:	82 83       	std	Z+2, r24	; 0x02
     f74:	8e e1       	ldi	r24, 0x1E	; 30
     f76:	93 e2       	ldi	r25, 0x23	; 35
     f78:	60 e0       	ldi	r22, 0x00	; 0
     f7a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     f7e:	f7 01       	movw	r30, r14
     f80:	83 83       	std	Z+3, r24	; 0x03
     f82:	8e e1       	ldi	r24, 0x1E	; 30
     f84:	93 e2       	ldi	r25, 0x23	; 35
     f86:	60 e0       	ldi	r22, 0x00	; 0
     f88:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     f8c:	f7 01       	movw	r30, r14
     f8e:	84 83       	std	Z+4, r24	; 0x04
     f90:	8e e1       	ldi	r24, 0x1E	; 30
     f92:	93 e2       	ldi	r25, 0x23	; 35
     f94:	60 e0       	ldi	r22, 0x00	; 0
     f96:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     f9a:	f7 01       	movw	r30, r14
     f9c:	85 83       	std	Z+5, r24	; 0x05
     f9e:	8e e1       	ldi	r24, 0x1E	; 30
     fa0:	93 e2       	ldi	r25, 0x23	; 35
     fa2:	60 e0       	ldi	r22, 0x00	; 0
     fa4:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     fa8:	f7 01       	movw	r30, r14
     faa:	86 83       	std	Z+6, r24	; 0x06
     fac:	8e e1       	ldi	r24, 0x1E	; 30
     fae:	93 e2       	ldi	r25, 0x23	; 35
     fb0:	60 e0       	ldi	r22, 0x00	; 0
     fb2:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     fb6:	f7 01       	movw	r30, r14
     fb8:	87 83       	std	Z+7, r24	; 0x07
     fba:	8e e1       	ldi	r24, 0x1E	; 30
     fbc:	93 e2       	ldi	r25, 0x23	; 35
     fbe:	60 e0       	ldi	r22, 0x00	; 0
     fc0:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     fc4:	f7 01       	movw	r30, r14
     fc6:	80 87       	std	Z+8, r24	; 0x08
     fc8:	8e e1       	ldi	r24, 0x1E	; 30
     fca:	93 e2       	ldi	r25, 0x23	; 35
     fcc:	60 e0       	ldi	r22, 0x00	; 0
     fce:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     fd2:	f7 01       	movw	r30, r14
     fd4:	81 87       	std	Z+9, r24	; 0x09
     fd6:	8e e1       	ldi	r24, 0x1E	; 30
     fd8:	93 e2       	ldi	r25, 0x23	; 35
     fda:	60 e0       	ldi	r22, 0x00	; 0
     fdc:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     fe0:	f7 01       	movw	r30, r14
     fe2:	82 87       	std	Z+10, r24	; 0x0a
     fe4:	8e e1       	ldi	r24, 0x1E	; 30
     fe6:	93 e2       	ldi	r25, 0x23	; 35
     fe8:	60 e0       	ldi	r22, 0x00	; 0
     fea:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     fee:	f7 01       	movw	r30, r14
     ff0:	83 87       	std	Z+11, r24	; 0x0b
     ff2:	8e e1       	ldi	r24, 0x1E	; 30
     ff4:	93 e2       	ldi	r25, 0x23	; 35
     ff6:	60 e0       	ldi	r22, 0x00	; 0
     ff8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
     ffc:	f7 01       	movw	r30, r14
     ffe:	84 87       	std	Z+12, r24	; 0x0c
    1000:	8e e1       	ldi	r24, 0x1E	; 30
    1002:	93 e2       	ldi	r25, 0x23	; 35
    1004:	60 e0       	ldi	r22, 0x00	; 0
    1006:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    100a:	f7 01       	movw	r30, r14
    100c:	85 87       	std	Z+13, r24	; 0x0d

	// Read the block addresses
	for (itr = 0; itr<iNumFrames; itr ++)
    100e:	aa 20       	and	r10, r10
    1010:	e1 f0       	breq	.+56     	; 0x104a <FS_ReadEntry+0x184>
}

//__________________________________________________________________________________________________
// Reads an entry from the FS table into pEntry - preallocated FileEntry_ST
// Returns success (1) or fail (0)
uint8_t FS_ReadEntry ( uint32_t *pAddress, FileEntry_ST* pEntry )
    1012:	87 01       	movw	r16, r14
    1014:	02 5f       	subi	r16, 0xF2	; 242
    1016:	1f 4f       	sbci	r17, 0xFF	; 255
    1018:	99 24       	eor	r9, r9

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    101a:	8e e1       	ldi	r24, 0x1E	; 30
    101c:	93 e2       	ldi	r25, 0x23	; 35
    101e:	60 e0       	ldi	r22, 0x00	; 0
    1020:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1024:	d8 2e       	mov	r13, r24
		msb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    1026:	8e e1       	ldi	r24, 0x1E	; 30
    1028:	93 e2       	ldi	r25, 0x23	; 35
    102a:	60 e0       	ldi	r22, 0x00	; 0
    102c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
		SPI_MasterTransceiveByte(&spiMasterD, msb);
	}

	ret_val = lsb | (msb<<8);
    1030:	80 e0       	ldi	r24, 0x00	; 0
    1032:	ec 01       	movw	r28, r24

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    1034:	8d 2d       	mov	r24, r13
    1036:	90 e0       	ldi	r25, 0x00	; 0
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
		SPI_MasterTransceiveByte(&spiMasterD, msb);
	}

	ret_val = lsb | (msb<<8);
    1038:	8c 2b       	or	r24, r28
    103a:	9d 2b       	or	r25, r29
	for (itr = 0; itr<FS_FILENAME_LENGTH; itr ++)
		pEntry->sFileName[itr] = SPI_MasterTransceiveByte(&spiMasterD, 0);

	// Read the block addresses
	for (itr = 0; itr<iNumFrames; itr ++)
		pEntry->iBlockList[itr] = transfer_word (0);
    103c:	f8 01       	movw	r30, r16
    103e:	81 93       	st	Z+, r24
    1040:	91 93       	st	Z+, r25
    1042:	8f 01       	movw	r16, r30
	// Read the name of the file
	for (itr = 0; itr<FS_FILENAME_LENGTH; itr ++)
		pEntry->sFileName[itr] = SPI_MasterTransceiveByte(&spiMasterD, 0);

	// Read the block addresses
	for (itr = 0; itr<iNumFrames; itr ++)
    1044:	93 94       	inc	r9
    1046:	9a 14       	cp	r9, r10
    1048:	40 f3       	brcs	.-48     	; 0x101a <FS_ReadEntry+0x154>
		pEntry->iBlockList[itr] = transfer_word (0);

	// Read other information
	pEntry->Reserved1 = SPI_MasterTransceiveByte(&spiMasterD, 0);
    104a:	8e e1       	ldi	r24, 0x1E	; 30
    104c:	93 e2       	ldi	r25, 0x23	; 35
    104e:	60 e0       	ldi	r22, 0x00	; 0
    1050:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1054:	f7 01       	movw	r30, r14
    1056:	e2 5b       	subi	r30, 0xB2	; 178
    1058:	ff 4f       	sbci	r31, 0xFF	; 255
    105a:	80 83       	st	Z, r24
	pEntry->Reserved2 = SPI_MasterTransceiveByte(&spiMasterD, 0);
    105c:	8e e1       	ldi	r24, 0x1E	; 30
    105e:	93 e2       	ldi	r25, 0x23	; 35
    1060:	60 e0       	ldi	r22, 0x00	; 0
    1062:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1066:	f7 01       	movw	r30, r14
    1068:	e1 5b       	subi	r30, 0xB1	; 177
    106a:	ff 4f       	sbci	r31, 0xFF	; 255
    106c:	80 83       	st	Z, r24

	CS_UP;
    106e:	80 e1       	ldi	r24, 0x10	; 16
    1070:	e0 e6       	ldi	r30, 0x60	; 96
    1072:	f6 e0       	ldi	r31, 0x06	; 6
    1074:	85 83       	std	Z+5, r24	; 0x05

	// Advance the address
	*pAddress += (uint32_t)(ENTRY_TABLE_EL_SIZE);//16+2*iNumFrames;
    1076:	f3 01       	movw	r30, r6
    1078:	80 81       	ld	r24, Z
    107a:	91 81       	ldd	r25, Z+1	; 0x01
    107c:	a2 81       	ldd	r26, Z+2	; 0x02
    107e:	b3 81       	ldd	r27, Z+3	; 0x03
    1080:	80 5b       	subi	r24, 0xB0	; 176
    1082:	9f 4f       	sbci	r25, 0xFF	; 255
    1084:	af 4f       	sbci	r26, 0xFF	; 255
    1086:	bf 4f       	sbci	r27, 0xFF	; 255
    1088:	80 83       	st	Z, r24
    108a:	91 83       	std	Z+1, r25	; 0x01
    108c:	a2 83       	std	Z+2, r26	; 0x02
    108e:	b3 83       	std	Z+3, r27	; 0x03

	return 1;	// Success
    1090:	81 e0       	ldi	r24, 0x01	; 1
}
    1092:	df 91       	pop	r29
    1094:	cf 91       	pop	r28
    1096:	1f 91       	pop	r17
    1098:	0f 91       	pop	r16
    109a:	ff 90       	pop	r15
    109c:	ef 90       	pop	r14
    109e:	df 90       	pop	r13
    10a0:	cf 90       	pop	r12
    10a2:	bf 90       	pop	r11
    10a4:	af 90       	pop	r10
    10a6:	9f 90       	pop	r9
    10a8:	7f 90       	pop	r7
    10aa:	6f 90       	pop	r6
    10ac:	5f 90       	pop	r5
    10ae:	4f 90       	pop	r4
    10b0:	08 95       	ret
	// Check if the list has finished (reading empty from flash
	// should be 0xffff word
	if (iNumFrames > FS_FILE_MAX_FRAMES)
	{
		// return fail
		CS_UP;
    10b2:	f8 01       	movw	r30, r16
    10b4:	95 82       	std	Z+5, r9	; 0x05
		return 0;
    10b6:	80 e0       	ldi	r24, 0x00	; 0
    10b8:	ec cf       	rjmp	.-40     	; 0x1092 <FS_ReadEntry+0x1cc>

000010ba <FS_ReadNextEntry>:
}

//__________________________________________________________________________________________________
// Reads the next file entry and updates the global variables
uint8_t FS_ReadNextEntry ( FileEntry_ST* pEntry )
{
    10ba:	cf 93       	push	r28
    10bc:	df 93       	push	r29
    10be:	ec 01       	movw	r28, r24
	if ( FS_ReadEntry ( (uint32_t*)(&iCurrentAddress), pEntry ) == 0 )	// if couldn't read anymore
    10c0:	80 e0       	ldi	r24, 0x00	; 0
    10c2:	90 e2       	ldi	r25, 0x20	; 32
    10c4:	be 01       	movw	r22, r28
    10c6:	0e 94 63 07 	call	0xec6	; 0xec6 <FS_ReadEntry>
    10ca:	88 23       	and	r24, r24
    10cc:	21 f0       	breq	.+8      	; 0x10d6 <FS_ReadNextEntry+0x1c>
		else
		{
			bFS_Empty = 0;
		}
	}
	return 1;		// Success
    10ce:	81 e0       	ldi	r24, 0x01	; 1
}
    10d0:	df 91       	pop	r29
    10d2:	cf 91       	pop	r28
    10d4:	08 95       	ret
uint8_t FS_ReadNextEntry ( FileEntry_ST* pEntry )
{
	if ( FS_ReadEntry ( (uint32_t*)(&iCurrentAddress), pEntry ) == 0 )	// if couldn't read anymore
	{
		// Start again from the first entry
		iCurrentAddress = ENTRY_TABLE_ADDR;
    10d6:	80 e0       	ldi	r24, 0x00	; 0
    10d8:	90 e9       	ldi	r25, 0x90	; 144
    10da:	af e3       	ldi	r26, 0x3F	; 63
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	80 93 00 20 	sts	0x2000, r24
    10e2:	90 93 01 20 	sts	0x2001, r25
    10e6:	a0 93 02 20 	sts	0x2002, r26
    10ea:	b0 93 03 20 	sts	0x2003, r27

		if ( FS_ReadEntry ( (uint32_t*)(&iCurrentAddress), pEntry ) == 0 )	// Try again
    10ee:	80 e0       	ldi	r24, 0x00	; 0
    10f0:	90 e2       	ldi	r25, 0x20	; 32
    10f2:	be 01       	movw	r22, r28
    10f4:	0e 94 63 07 	call	0xec6	; 0xec6 <FS_ReadEntry>
    10f8:	88 23       	and	r24, r24
    10fa:	31 f0       	breq	.+12     	; 0x1108 <FS_ReadNextEntry+0x4e>
			bFS_Empty = 1;
			return 0;	// Fail
		}
		else
		{
			bFS_Empty = 0;
    10fc:	10 92 23 22 	sts	0x2223, r1
		}
	}
	return 1;		// Success
    1100:	81 e0       	ldi	r24, 0x01	; 1
}
    1102:	df 91       	pop	r29
    1104:	cf 91       	pop	r28
    1106:	08 95       	ret
		// Start again from the first entry
		iCurrentAddress = ENTRY_TABLE_ADDR;

		if ( FS_ReadEntry ( (uint32_t*)(&iCurrentAddress), pEntry ) == 0 )	// Try again
		{
			bFS_Empty = 1;
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	80 93 23 22 	sts	0x2223, r24
			return 0;	// Fail
    110e:	80 e0       	ldi	r24, 0x00	; 0
		{
			bFS_Empty = 0;
		}
	}
	return 1;		// Success
}
    1110:	df 91       	pop	r29
    1112:	cf 91       	pop	r28
    1114:	08 95       	ret

00001116 <FS_ReadFrame>:

//__________________________________________________________________________________________________
// Read Out Frame Information
void FS_ReadFrame (uint16_t iBlock)
{
    1116:	ef 92       	push	r14
    1118:	ff 92       	push	r15
    111a:	0f 93       	push	r16
    111c:	1f 93       	push	r17
    111e:	cf 93       	push	r28
    1120:	df 93       	push	r29
    1122:	9c 01       	movw	r18, r24
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t				iAddress = 0;
	uint16_t				inner_itr = 0;

	CS_UP;
    1124:	e0 e6       	ldi	r30, 0x60	; 96
    1126:	f6 e0       	ldi	r31, 0x06	; 6
    1128:	a0 e1       	ldi	r26, 0x10	; 16
    112a:	a5 83       	std	Z+5, r26	; 0x05

	// Calculate first address
	iAddress = FS_FRAME_CAP * (uint32_t)(iBlock);
    112c:	40 e0       	ldi	r20, 0x00	; 0
    112e:	50 e3       	ldi	r21, 0x30	; 48
    1130:	0e 94 9d 23 	call	0x473a	; 0x473a <__umulhisi3>
    1134:	7b 01       	movw	r14, r22
    1136:	8c 01       	movw	r16, r24
	// Prepare transfer information
	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	CS_DOWN;
    1138:	a6 83       	std	Z+6, r26	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
    113a:	8e e1       	ldi	r24, 0x1E	; 30
    113c:	93 e2       	ldi	r25, 0x23	; 35
    113e:	63 e0       	ldi	r22, 0x03	; 3
    1140:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	// Calculate first address
	iAddress = FS_FRAME_CAP * (uint32_t)(iBlock);

	// Prepare transfer information
	adrByte1 = (iAddress>>16)&0xff;
    1144:	98 01       	movw	r18, r16
    1146:	44 27       	eor	r20, r20
    1148:	55 27       	eor	r21, r21
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
    114a:	8e e1       	ldi	r24, 0x1E	; 30
    114c:	93 e2       	ldi	r25, 0x23	; 35
    114e:	62 2f       	mov	r22, r18
    1150:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	// Calculate first address
	iAddress = FS_FRAME_CAP * (uint32_t)(iBlock);

	// Prepare transfer information
	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
    1154:	ef 2c       	mov	r14, r15
    1156:	f0 2e       	mov	r15, r16
    1158:	01 2f       	mov	r16, r17
    115a:	11 27       	eor	r17, r17
	adrByte3 = iAddress&0xff;

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);
    115c:	8e e1       	ldi	r24, 0x1E	; 30
    115e:	93 e2       	ldi	r25, 0x23	; 35
    1160:	6e 2d       	mov	r22, r14
    1162:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);					// starting from MSB
    1166:	8e e1       	ldi	r24, 0x1E	; 30
    1168:	93 e2       	ldi	r25, 0x23	; 35
    116a:	60 e0       	ldi	r22, 0x00	; 0
    116c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1170:	c0 e8       	ldi	r28, 0x80	; 128
    1172:	d5 e2       	ldi	r29, 0x25	; 37

	for (inner_itr = 0; inner_itr < FS_FRAME_SIZE; inner_itr ++)
	{
		putchar( SPI_MasterTransceiveByte(&spiMasterD, 0) );	// Send next char
    1174:	8e e1       	ldi	r24, 0x1E	; 30
    1176:	93 e2       	ldi	r25, 0x23	; 35
    1178:	60 e0       	ldi	r22, 0x00	; 0
    117a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    117e:	60 91 27 23 	lds	r22, 0x2327
    1182:	70 91 28 23 	lds	r23, 0x2328
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    118c:	21 97       	sbiw	r28, 0x01	; 1
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);					// starting from MSB

	for (inner_itr = 0; inner_itr < FS_FRAME_SIZE; inner_itr ++)
    118e:	91 f7       	brne	.-28     	; 0x1174 <FS_ReadFrame+0x5e>
	{
		putchar( SPI_MasterTransceiveByte(&spiMasterD, 0) );	// Send next char
	}

	CS_UP;
    1190:	80 e1       	ldi	r24, 0x10	; 16
    1192:	e0 e6       	ldi	r30, 0x60	; 96
    1194:	f6 e0       	ldi	r31, 0x06	; 6
    1196:	85 83       	std	Z+5, r24	; 0x05
}
    1198:	df 91       	pop	r29
    119a:	cf 91       	pop	r28
    119c:	1f 91       	pop	r17
    119e:	0f 91       	pop	r16
    11a0:	ff 90       	pop	r15
    11a2:	ef 90       	pop	r14
    11a4:	08 95       	ret

000011a6 <FS_ReadEntry_FileMatch>:

//__________________________________________________________________________________________________
// Reads an entry from the FS table into pEntry - Only if filename matches
// Returns success (1) or fail (0) of no match (2)
uint8_t FS_ReadEntry_FileMatch ( uint32_t *pAddress, FileEntry_ST* pEntry, char* FileName )
{
    11a6:	4f 92       	push	r4
    11a8:	5f 92       	push	r5
    11aa:	6f 92       	push	r6
    11ac:	7f 92       	push	r7
    11ae:	9f 92       	push	r9
    11b0:	af 92       	push	r10
    11b2:	bf 92       	push	r11
    11b4:	cf 92       	push	r12
    11b6:	df 92       	push	r13
    11b8:	ef 92       	push	r14
    11ba:	ff 92       	push	r15
    11bc:	0f 93       	push	r16
    11be:	1f 93       	push	r17
    11c0:	cf 93       	push	r28
    11c2:	df 93       	push	r29
    11c4:	3c 01       	movw	r6, r24
    11c6:	7b 01       	movw	r14, r22
    11c8:	2a 01       	movw	r4, r20
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t Address = *pAddress;
    11ca:	fc 01       	movw	r30, r24
    11cc:	a0 80       	ld	r10, Z
    11ce:	b1 80       	ldd	r11, Z+1	; 0x01
    11d0:	c2 80       	ldd	r12, Z+2	; 0x02
    11d2:	d3 80       	ldd	r13, Z+3	; 0x03
	uint16_t iNumFrames16 = 0;
	uint8_t iNumFrames = 0;
	uint8_t itr = 0;

	CS_UP;
    11d4:	00 e6       	ldi	r16, 0x60	; 96
    11d6:	16 e0       	ldi	r17, 0x06	; 6
    11d8:	70 e1       	ldi	r23, 0x10	; 16
    11da:	97 2e       	mov	r9, r23
    11dc:	f8 01       	movw	r30, r16
    11de:	95 82       	std	Z+5, r9	; 0x05
	// Read next file entry
	adrByte1 = (Address>>16)&0xff;
	adrByte2 = (Address>>8)&0xff;
	adrByte3 = Address&0xff;

	CS_DOWN;
    11e0:	96 82       	std	Z+6, r9	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
    11e2:	8e e1       	ldi	r24, 0x1E	; 30
    11e4:	93 e2       	ldi	r25, 0x23	; 35
    11e6:	63 e0       	ldi	r22, 0x03	; 3
    11e8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;

	// ======================================================================
	// Read next file entry
	adrByte1 = (Address>>16)&0xff;
    11ec:	96 01       	movw	r18, r12
    11ee:	44 27       	eor	r20, r20
    11f0:	55 27       	eor	r21, r21
	adrByte2 = (Address>>8)&0xff;
	adrByte3 = Address&0xff;

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
    11f2:	8e e1       	ldi	r24, 0x1E	; 30
    11f4:	93 e2       	ldi	r25, 0x23	; 35
    11f6:	62 2f       	mov	r22, r18
    11f8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;

	// ======================================================================
	// Read next file entry
	adrByte1 = (Address>>16)&0xff;
	adrByte2 = (Address>>8)&0xff;
    11fc:	55 27       	eor	r21, r21
    11fe:	4d 2d       	mov	r20, r13
    1200:	3c 2d       	mov	r19, r12
    1202:	2b 2d       	mov	r18, r11
	adrByte3 = Address&0xff;

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);
    1204:	8e e1       	ldi	r24, 0x1E	; 30
    1206:	93 e2       	ldi	r25, 0x23	; 35
    1208:	62 2f       	mov	r22, r18
    120a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);					// starting from MSB
    120e:	8e e1       	ldi	r24, 0x1E	; 30
    1210:	93 e2       	ldi	r25, 0x23	; 35
    1212:	6a 2d       	mov	r22, r10
    1214:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    1218:	8e e1       	ldi	r24, 0x1E	; 30
    121a:	93 e2       	ldi	r25, 0x23	; 35
    121c:	60 e0       	ldi	r22, 0x00	; 0
    121e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1222:	a8 2e       	mov	r10, r24
		msb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    1224:	8e e1       	ldi	r24, 0x1E	; 30
    1226:	93 e2       	ldi	r25, 0x23	; 35
    1228:	60 e0       	ldi	r22, 0x00	; 0
    122a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
		SPI_MasterTransceiveByte(&spiMasterD, msb);
	}

	ret_val = lsb | (msb<<8);
    122e:	38 2f       	mov	r19, r24
    1230:	20 e0       	ldi	r18, 0x00	; 0

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    1232:	8a 2d       	mov	r24, r10
    1234:	90 e0       	ldi	r25, 0x00	; 0
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
		SPI_MasterTransceiveByte(&spiMasterD, msb);
	}

	ret_val = lsb | (msb<<8);
    1236:	82 2b       	or	r24, r18
    1238:	93 2b       	or	r25, r19
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);					// starting from MSB

	// Read the number of frames
	iNumFrames16 = transfer_word ( 0 );
	iNumFrames = (uint8_t)(iNumFrames16 & 0xff);
    123a:	a8 2e       	mov	r10, r24

	// Check if the list has finished (reading empty from flash
	// should be 0xffff word
	if (iNumFrames > FS_FILE_MAX_FRAMES)
    123c:	81 32       	cpi	r24, 0x21	; 33
    123e:	08 f0       	brcs	.+2      	; 0x1242 <FS_ReadEntry_FileMatch+0x9c>
    1240:	c1 c0       	rjmp	.+386    	; 0x13c4 <FS_ReadEntry_FileMatch+0x21e>
		// return fail
		CS_UP;
		return 0;
	}

	pEntry->iNumFrames = iNumFrames;
    1242:	f7 01       	movw	r30, r14
    1244:	80 83       	st	Z, r24
    1246:	11 82       	std	Z+1, r1	; 0x01

	// Read the name of the file
	for (itr = 0; itr<FS_FILENAME_LENGTH; itr ++)
		pEntry->sFileName[itr] = SPI_MasterTransceiveByte(&spiMasterD, 0); 
    1248:	8e e1       	ldi	r24, 0x1E	; 30
    124a:	93 e2       	ldi	r25, 0x23	; 35
    124c:	60 e0       	ldi	r22, 0x00	; 0
    124e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1252:	f7 01       	movw	r30, r14
    1254:	82 83       	std	Z+2, r24	; 0x02
    1256:	8e e1       	ldi	r24, 0x1E	; 30
    1258:	93 e2       	ldi	r25, 0x23	; 35
    125a:	60 e0       	ldi	r22, 0x00	; 0
    125c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1260:	f7 01       	movw	r30, r14
    1262:	83 83       	std	Z+3, r24	; 0x03
    1264:	8e e1       	ldi	r24, 0x1E	; 30
    1266:	93 e2       	ldi	r25, 0x23	; 35
    1268:	60 e0       	ldi	r22, 0x00	; 0
    126a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    126e:	f7 01       	movw	r30, r14
    1270:	84 83       	std	Z+4, r24	; 0x04
    1272:	8e e1       	ldi	r24, 0x1E	; 30
    1274:	93 e2       	ldi	r25, 0x23	; 35
    1276:	60 e0       	ldi	r22, 0x00	; 0
    1278:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    127c:	f7 01       	movw	r30, r14
    127e:	85 83       	std	Z+5, r24	; 0x05
    1280:	8e e1       	ldi	r24, 0x1E	; 30
    1282:	93 e2       	ldi	r25, 0x23	; 35
    1284:	60 e0       	ldi	r22, 0x00	; 0
    1286:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    128a:	f7 01       	movw	r30, r14
    128c:	86 83       	std	Z+6, r24	; 0x06
    128e:	8e e1       	ldi	r24, 0x1E	; 30
    1290:	93 e2       	ldi	r25, 0x23	; 35
    1292:	60 e0       	ldi	r22, 0x00	; 0
    1294:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1298:	f7 01       	movw	r30, r14
    129a:	87 83       	std	Z+7, r24	; 0x07
    129c:	8e e1       	ldi	r24, 0x1E	; 30
    129e:	93 e2       	ldi	r25, 0x23	; 35
    12a0:	60 e0       	ldi	r22, 0x00	; 0
    12a2:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    12a6:	f7 01       	movw	r30, r14
    12a8:	80 87       	std	Z+8, r24	; 0x08
    12aa:	8e e1       	ldi	r24, 0x1E	; 30
    12ac:	93 e2       	ldi	r25, 0x23	; 35
    12ae:	60 e0       	ldi	r22, 0x00	; 0
    12b0:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    12b4:	f7 01       	movw	r30, r14
    12b6:	81 87       	std	Z+9, r24	; 0x09
    12b8:	8e e1       	ldi	r24, 0x1E	; 30
    12ba:	93 e2       	ldi	r25, 0x23	; 35
    12bc:	60 e0       	ldi	r22, 0x00	; 0
    12be:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    12c2:	f7 01       	movw	r30, r14
    12c4:	82 87       	std	Z+10, r24	; 0x0a
    12c6:	8e e1       	ldi	r24, 0x1E	; 30
    12c8:	93 e2       	ldi	r25, 0x23	; 35
    12ca:	60 e0       	ldi	r22, 0x00	; 0
    12cc:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    12d0:	f7 01       	movw	r30, r14
    12d2:	83 87       	std	Z+11, r24	; 0x0b
    12d4:	8e e1       	ldi	r24, 0x1E	; 30
    12d6:	93 e2       	ldi	r25, 0x23	; 35
    12d8:	60 e0       	ldi	r22, 0x00	; 0
    12da:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    12de:	f7 01       	movw	r30, r14
    12e0:	84 87       	std	Z+12, r24	; 0x0c
    12e2:	8e e1       	ldi	r24, 0x1E	; 30
    12e4:	93 e2       	ldi	r25, 0x23	; 35
    12e6:	60 e0       	ldi	r22, 0x00	; 0
    12e8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    12ec:	f7 01       	movw	r30, r14
    12ee:	85 87       	std	Z+13, r24	; 0x0d

	if ( strcmp(pEntry->sFileName, FileName) != 0 )		// No match
    12f0:	c7 01       	movw	r24, r14
    12f2:	02 96       	adiw	r24, 0x02	; 2
    12f4:	b2 01       	movw	r22, r4
    12f6:	0e 94 f6 23 	call	0x47ec	; 0x47ec <strcmp>
    12fa:	00 97       	sbiw	r24, 0x00	; 0
    12fc:	01 f1       	breq	.+64     	; 0x133e <FS_ReadEntry_FileMatch+0x198>
	{
		CS_UP;
    12fe:	f8 01       	movw	r30, r16
    1300:	95 82       	std	Z+5, r9	; 0x05
		*pAddress += (uint32_t)(ENTRY_TABLE_EL_SIZE);//16+2*iNumFrames;	// Advance to next entry
    1302:	f3 01       	movw	r30, r6
    1304:	80 81       	ld	r24, Z
    1306:	91 81       	ldd	r25, Z+1	; 0x01
    1308:	a2 81       	ldd	r26, Z+2	; 0x02
    130a:	b3 81       	ldd	r27, Z+3	; 0x03
    130c:	80 5b       	subi	r24, 0xB0	; 176
    130e:	9f 4f       	sbci	r25, 0xFF	; 255
    1310:	af 4f       	sbci	r26, 0xFF	; 255
    1312:	bf 4f       	sbci	r27, 0xFF	; 255
    1314:	80 83       	st	Z, r24
    1316:	91 83       	std	Z+1, r25	; 0x01
    1318:	a2 83       	std	Z+2, r26	; 0x02
    131a:	b3 83       	std	Z+3, r27	; 0x03
		return 2;
    131c:	82 e0       	ldi	r24, 0x02	; 2

	// Advance the address
	*pAddress += (uint32_t)(ENTRY_TABLE_EL_SIZE);//16+2*iNumFrames;

	return 1;	// Success
}
    131e:	df 91       	pop	r29
    1320:	cf 91       	pop	r28
    1322:	1f 91       	pop	r17
    1324:	0f 91       	pop	r16
    1326:	ff 90       	pop	r15
    1328:	ef 90       	pop	r14
    132a:	df 90       	pop	r13
    132c:	cf 90       	pop	r12
    132e:	bf 90       	pop	r11
    1330:	af 90       	pop	r10
    1332:	9f 90       	pop	r9
    1334:	7f 90       	pop	r7
    1336:	6f 90       	pop	r6
    1338:	5f 90       	pop	r5
    133a:	4f 90       	pop	r4
    133c:	08 95       	ret
		*pAddress += (uint32_t)(ENTRY_TABLE_EL_SIZE);//16+2*iNumFrames;	// Advance to next entry
		return 2;
	}

	// Read the block addresses
	for (itr = 0; itr<iNumFrames; itr ++)
    133e:	aa 20       	and	r10, r10
    1340:	e1 f0       	breq	.+56     	; 0x137a <FS_ReadEntry_FileMatch+0x1d4>


//__________________________________________________________________________________________________
// Reads an entry from the FS table into pEntry - Only if filename matches
// Returns success (1) or fail (0) of no match (2)
uint8_t FS_ReadEntry_FileMatch ( uint32_t *pAddress, FileEntry_ST* pEntry, char* FileName )
    1342:	87 01       	movw	r16, r14
    1344:	02 5f       	subi	r16, 0xF2	; 242
    1346:	1f 4f       	sbci	r17, 0xFF	; 255
    1348:	99 24       	eor	r9, r9

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    134a:	8e e1       	ldi	r24, 0x1E	; 30
    134c:	93 e2       	ldi	r25, 0x23	; 35
    134e:	60 e0       	ldi	r22, 0x00	; 0
    1350:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1354:	48 2e       	mov	r4, r24
		msb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    1356:	8e e1       	ldi	r24, 0x1E	; 30
    1358:	93 e2       	ldi	r25, 0x23	; 35
    135a:	60 e0       	ldi	r22, 0x00	; 0
    135c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
		SPI_MasterTransceiveByte(&spiMasterD, msb);
	}

	ret_val = lsb | (msb<<8);
    1360:	80 e0       	ldi	r24, 0x00	; 0
    1362:	ec 01       	movw	r28, r24

	if (w==0)
	{
		//msb = spi_transfer ( 0 );
		//lsb = spi_transfer ( 0 );
		lsb = SPI_MasterTransceiveByte(&spiMasterD, 0);
    1364:	84 2d       	mov	r24, r4
    1366:	90 e0       	ldi	r25, 0x00	; 0
		//spi_transfer ( lsb );
		SPI_MasterTransceiveByte(&spiMasterD, lsb);
		SPI_MasterTransceiveByte(&spiMasterD, msb);
	}

	ret_val = lsb | (msb<<8);
    1368:	8c 2b       	or	r24, r28
    136a:	9d 2b       	or	r25, r29
		return 2;
	}

	// Read the block addresses
	for (itr = 0; itr<iNumFrames; itr ++)
		pEntry->iBlockList[itr] = transfer_word (0);
    136c:	f8 01       	movw	r30, r16
    136e:	81 93       	st	Z+, r24
    1370:	91 93       	st	Z+, r25
    1372:	8f 01       	movw	r16, r30
		*pAddress += (uint32_t)(ENTRY_TABLE_EL_SIZE);//16+2*iNumFrames;	// Advance to next entry
		return 2;
	}

	// Read the block addresses
	for (itr = 0; itr<iNumFrames; itr ++)
    1374:	93 94       	inc	r9
    1376:	9a 14       	cp	r9, r10
    1378:	40 f3       	brcs	.-48     	; 0x134a <FS_ReadEntry_FileMatch+0x1a4>
		pEntry->iBlockList[itr] = transfer_word (0);

	// Read other information
	pEntry->Reserved1 = SPI_MasterTransceiveByte(&spiMasterD, 0); 
    137a:	8e e1       	ldi	r24, 0x1E	; 30
    137c:	93 e2       	ldi	r25, 0x23	; 35
    137e:	60 e0       	ldi	r22, 0x00	; 0
    1380:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1384:	f7 01       	movw	r30, r14
    1386:	e2 5b       	subi	r30, 0xB2	; 178
    1388:	ff 4f       	sbci	r31, 0xFF	; 255
    138a:	80 83       	st	Z, r24
	pEntry->Reserved2 = SPI_MasterTransceiveByte(&spiMasterD, 0); 
    138c:	8e e1       	ldi	r24, 0x1E	; 30
    138e:	93 e2       	ldi	r25, 0x23	; 35
    1390:	60 e0       	ldi	r22, 0x00	; 0
    1392:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    1396:	f7 01       	movw	r30, r14
    1398:	e1 5b       	subi	r30, 0xB1	; 177
    139a:	ff 4f       	sbci	r31, 0xFF	; 255
    139c:	80 83       	st	Z, r24

	CS_UP;
    139e:	80 e1       	ldi	r24, 0x10	; 16
    13a0:	e0 e6       	ldi	r30, 0x60	; 96
    13a2:	f6 e0       	ldi	r31, 0x06	; 6
    13a4:	85 83       	std	Z+5, r24	; 0x05

	// Advance the address
	*pAddress += (uint32_t)(ENTRY_TABLE_EL_SIZE);//16+2*iNumFrames;
    13a6:	f3 01       	movw	r30, r6
    13a8:	80 81       	ld	r24, Z
    13aa:	91 81       	ldd	r25, Z+1	; 0x01
    13ac:	a2 81       	ldd	r26, Z+2	; 0x02
    13ae:	b3 81       	ldd	r27, Z+3	; 0x03
    13b0:	80 5b       	subi	r24, 0xB0	; 176
    13b2:	9f 4f       	sbci	r25, 0xFF	; 255
    13b4:	af 4f       	sbci	r26, 0xFF	; 255
    13b6:	bf 4f       	sbci	r27, 0xFF	; 255
    13b8:	80 83       	st	Z, r24
    13ba:	91 83       	std	Z+1, r25	; 0x01
    13bc:	a2 83       	std	Z+2, r26	; 0x02
    13be:	b3 83       	std	Z+3, r27	; 0x03

	return 1;	// Success
    13c0:	81 e0       	ldi	r24, 0x01	; 1
    13c2:	ad cf       	rjmp	.-166    	; 0x131e <FS_ReadEntry_FileMatch+0x178>
	// Check if the list has finished (reading empty from flash
	// should be 0xffff word
	if (iNumFrames > FS_FILE_MAX_FRAMES)
	{
		// return fail
		CS_UP;
    13c4:	f8 01       	movw	r30, r16
    13c6:	95 82       	std	Z+5, r9	; 0x05
		return 0;
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	a9 cf       	rjmp	.-174    	; 0x131e <FS_ReadEntry_FileMatch+0x178>

000013cc <FS_ReadFileContents>:
}

//__________________________________________________________________________________________________
// Reads out the contents of a file. Finds the file by its name
uint8_t FS_ReadFileContents( char* FileName )
{
    13cc:	4f 92       	push	r4
    13ce:	5f 92       	push	r5
    13d0:	7f 92       	push	r7
    13d2:	8f 92       	push	r8
    13d4:	9f 92       	push	r9
    13d6:	af 92       	push	r10
    13d8:	bf 92       	push	r11
    13da:	cf 92       	push	r12
    13dc:	df 92       	push	r13
    13de:	ef 92       	push	r14
    13e0:	ff 92       	push	r15
    13e2:	0f 93       	push	r16
    13e4:	1f 93       	push	r17
    13e6:	df 93       	push	r29
    13e8:	cf 93       	push	r28
    13ea:	cd b7       	in	r28, 0x3d	; 61
    13ec:	de b7       	in	r29, 0x3e	; 62
    13ee:	c4 55       	subi	r28, 0x54	; 84
    13f0:	d0 40       	sbci	r29, 0x00	; 0
    13f2:	cd bf       	out	0x3d, r28	; 61
    13f4:	de bf       	out	0x3e, r29	; 62
    13f6:	2c 01       	movw	r4, r24
//__________________________________________________________________________________________________
// File System - Search for a file by name
// Returns success (1) or fail (0)
uint8_t FS_SearchFile (char *FileName, FileEntry_ST	*sFileEntry )
{
	uint32_t 				Address = ENTRY_TABLE_ADDR;
    13f8:	80 e0       	ldi	r24, 0x00	; 0
    13fa:	90 e9       	ldi	r25, 0x90	; 144
    13fc:	af e3       	ldi	r26, 0x3F	; 63
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	89 83       	std	Y+1, r24	; 0x01
    1402:	9a 83       	std	Y+2, r25	; 0x02
    1404:	ab 83       	std	Y+3, r26	; 0x03
    1406:	bc 83       	std	Y+4, r27	; 0x04
{
	FileEntry_ST			sFileEntry;
	uint16_t				itr = 0;

	// Search for this particular file
	if ( FS_SearchFile (FileName, &sFileEntry ) )	// Found
    1408:	25 e0       	ldi	r18, 0x05	; 5
    140a:	a2 2e       	mov	r10, r18
    140c:	b1 2c       	mov	r11, r1
    140e:	ac 0e       	add	r10, r28
    1410:	bd 1e       	adc	r11, r29
	uint32_t 				Address = ENTRY_TABLE_ADDR;
	uint16_t				itr;
	uint8_t					bFound = 0;
	uint8_t					iSucc = 0;

	iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
    1412:	4e 01       	movw	r8, r28
    1414:	08 94       	sec
    1416:	81 1c       	adc	r8, r1
    1418:	91 1c       	adc	r9, r1
    141a:	c4 01       	movw	r24, r8
    141c:	b5 01       	movw	r22, r10
    141e:	a2 01       	movw	r20, r4
    1420:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <FS_ReadEntry_FileMatch>
	while ( iSucc != 0 )
    1424:	88 23       	and	r24, r24
    1426:	09 f4       	brne	.+2      	; 0x142a <FS_ReadFileContents+0x5e>
    1428:	02 c1       	rjmp	.+516    	; 0x162e <FS_ReadFileContents+0x262>
    142a:	00 e0       	ldi	r16, 0x00	; 0
    142c:	9e e8       	ldi	r25, 0x8E	; 142
    142e:	c9 2e       	mov	r12, r25
    1430:	91 e0       	ldi	r25, 0x01	; 1
    1432:	d9 2e       	mov	r13, r25
    1434:	08 c0       	rjmp	.+16     	; 0x1446 <FS_ReadFileContents+0x7a>

			printf_P ( PSTR("\r\n\r\n") );
			bFound = 1;
		}

		iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
    1436:	c4 01       	movw	r24, r8
    1438:	b5 01       	movw	r22, r10
    143a:	a2 01       	movw	r20, r4
    143c:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <FS_ReadEntry_FileMatch>
	uint16_t				itr;
	uint8_t					bFound = 0;
	uint8_t					iSucc = 0;

	iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
	while ( iSucc != 0 )
    1440:	88 23       	and	r24, r24
    1442:	09 f4       	brne	.+2      	; 0x1446 <FS_ReadFileContents+0x7a>
    1444:	63 c0       	rjmp	.+198    	; 0x150c <FS_ReadFileContents+0x140>
	{
		if ( iSucc == 1 )	// Success
    1446:	81 30       	cpi	r24, 0x01	; 1
    1448:	b1 f7       	brne	.-20     	; 0x1436 <FS_ReadFileContents+0x6a>
		{
			printf_P(PSTR("Nm:%s\r\nOffs:%d\r\nNOFr:%d\r\n"),
    144a:	8d b7       	in	r24, 0x3d	; 61
    144c:	9e b7       	in	r25, 0x3e	; 62
    144e:	08 97       	sbiw	r24, 0x08	; 8
    1450:	8d bf       	out	0x3d, r24	; 61
    1452:	9e bf       	out	0x3e, r25	; 62
    1454:	ed b7       	in	r30, 0x3d	; 61
    1456:	fe b7       	in	r31, 0x3e	; 62
    1458:	31 96       	adiw	r30, 0x01	; 1
    145a:	89 e9       	ldi	r24, 0x99	; 153
    145c:	91 e0       	ldi	r25, 0x01	; 1
    145e:	ad b7       	in	r26, 0x3d	; 61
    1460:	be b7       	in	r27, 0x3e	; 62
    1462:	11 96       	adiw	r26, 0x01	; 1
    1464:	8d 93       	st	X+, r24
    1466:	9c 93       	st	X, r25
    1468:	12 97       	sbiw	r26, 0x02	; 2
    146a:	a7 e0       	ldi	r26, 0x07	; 7
    146c:	b0 e0       	ldi	r27, 0x00	; 0
    146e:	ac 0f       	add	r26, r28
    1470:	bd 1f       	adc	r27, r29
    1472:	a2 83       	std	Z+2, r26	; 0x02
    1474:	b3 83       	std	Z+3, r27	; 0x03
    1476:	64 96       	adiw	r28, 0x14	; 20
    1478:	8f ad       	ldd	r24, Y+63	; 0x3f
    147a:	64 97       	sbiw	r28, 0x14	; 20
    147c:	84 83       	std	Z+4, r24	; 0x04
    147e:	15 82       	std	Z+5, r1	; 0x05
    1480:	8d 81       	ldd	r24, Y+5	; 0x05
    1482:	9e 81       	ldd	r25, Y+6	; 0x06
    1484:	86 83       	std	Z+6, r24	; 0x06
    1486:	97 83       	std	Z+7, r25	; 0x07
    1488:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
																sFileEntry->sFileName,
																sFileEntry->Reserved1,
																sFileEntry->iNumFrames );
			printf_P ( PSTR("FrLst:") );
    148c:	ed b7       	in	r30, 0x3d	; 61
    148e:	fe b7       	in	r31, 0x3e	; 62
    1490:	36 96       	adiw	r30, 0x06	; 6
    1492:	ed bf       	out	0x3d, r30	; 61
    1494:	fe bf       	out	0x3e, r31	; 62
    1496:	82 e9       	ldi	r24, 0x92	; 146
    1498:	91 e0       	ldi	r25, 0x01	; 1
    149a:	81 83       	std	Z+1, r24	; 0x01
    149c:	92 83       	std	Z+2, r25	; 0x02
    149e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>

			for ( itr = 0; itr < sFileEntry->iNumFrames; itr ++)
    14a2:	0f 90       	pop	r0
    14a4:	0f 90       	pop	r0
    14a6:	8d 81       	ldd	r24, Y+5	; 0x05
    14a8:	9e 81       	ldd	r25, Y+6	; 0x06
    14aa:	00 97       	sbiw	r24, 0x00	; 0
    14ac:	01 f1       	breq	.+64     	; 0x14ee <FS_ReadFileContents+0x122>
    14ae:	83 e1       	ldi	r24, 0x13	; 19
    14b0:	e8 2e       	mov	r14, r24
    14b2:	f1 2c       	mov	r15, r1
    14b4:	ec 0e       	add	r14, r28
    14b6:	fd 1e       	adc	r15, r29
    14b8:	00 e0       	ldi	r16, 0x00	; 0
    14ba:	10 e0       	ldi	r17, 0x00	; 0
			{
				printf_P(PSTR("%d "), sFileEntry->iBlockList[itr] );
    14bc:	d7 01       	movw	r26, r14
    14be:	8d 91       	ld	r24, X+
    14c0:	9d 91       	ld	r25, X+
    14c2:	7d 01       	movw	r14, r26
    14c4:	00 d0       	rcall	.+0      	; 0x14c6 <FS_ReadFileContents+0xfa>
    14c6:	00 d0       	rcall	.+0      	; 0x14c8 <FS_ReadFileContents+0xfc>
    14c8:	ed b7       	in	r30, 0x3d	; 61
    14ca:	fe b7       	in	r31, 0x3e	; 62
    14cc:	c1 82       	std	Z+1, r12	; 0x01
    14ce:	d2 82       	std	Z+2, r13	; 0x02
    14d0:	83 83       	std	Z+3, r24	; 0x03
    14d2:	94 83       	std	Z+4, r25	; 0x04
    14d4:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
																sFileEntry->sFileName,
																sFileEntry->Reserved1,
																sFileEntry->iNumFrames );
			printf_P ( PSTR("FrLst:") );

			for ( itr = 0; itr < sFileEntry->iNumFrames; itr ++)
    14d8:	0f 5f       	subi	r16, 0xFF	; 255
    14da:	1f 4f       	sbci	r17, 0xFF	; 255
    14dc:	0f 90       	pop	r0
    14de:	0f 90       	pop	r0
    14e0:	0f 90       	pop	r0
    14e2:	0f 90       	pop	r0
    14e4:	8d 81       	ldd	r24, Y+5	; 0x05
    14e6:	9e 81       	ldd	r25, Y+6	; 0x06
    14e8:	08 17       	cp	r16, r24
    14ea:	19 07       	cpc	r17, r25
    14ec:	38 f3       	brcs	.-50     	; 0x14bc <FS_ReadFileContents+0xf0>
			{
				printf_P(PSTR("%d "), sFileEntry->iBlockList[itr] );
			}

			printf_P ( PSTR("\r\n\r\n") );
    14ee:	00 d0       	rcall	.+0      	; 0x14f0 <FS_ReadFileContents+0x124>
    14f0:	e9 e8       	ldi	r30, 0x89	; 137
    14f2:	f1 e0       	ldi	r31, 0x01	; 1
    14f4:	ad b7       	in	r26, 0x3d	; 61
    14f6:	be b7       	in	r27, 0x3e	; 62
    14f8:	11 96       	adiw	r26, 0x01	; 1
    14fa:	ed 93       	st	X+, r30
    14fc:	fc 93       	st	X, r31
    14fe:	12 97       	sbiw	r26, 0x02	; 2
    1500:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1504:	0f 90       	pop	r0
    1506:	0f 90       	pop	r0
			bFound = 1;
    1508:	01 e0       	ldi	r16, 0x01	; 1
    150a:	95 cf       	rjmp	.-214    	; 0x1436 <FS_ReadFileContents+0x6a>
		}

		iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
	}

	if (!bFound)
    150c:	00 23       	and	r16, r16
    150e:	09 f4       	brne	.+2      	; 0x1512 <FS_ReadFileContents+0x146>
    1510:	8e c0       	rjmp	.+284    	; 0x162e <FS_ReadFileContents+0x262>

	// Search for this particular file
	if ( FS_SearchFile (FileName, &sFileEntry ) )	// Found
	{
		// Read out the information
		for (itr = 0; itr < sFileEntry.iNumFrames; itr ++)
    1512:	8d 81       	ldd	r24, Y+5	; 0x05
    1514:	9e 81       	ldd	r25, Y+6	; 0x06
    1516:	00 97       	sbiw	r24, 0x00	; 0
    1518:	09 f4       	brne	.+2      	; 0x151c <FS_ReadFileContents+0x150>
    151a:	74 c0       	rjmp	.+232    	; 0x1604 <FS_ReadFileContents+0x238>
		iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
	}

	if (!bFound)
	{
		printf_P ( PSTR("\r\nNot Found\r\n") );
    151c:	03 e1       	ldi	r16, 0x13	; 19
    151e:	a0 2e       	mov	r10, r16
    1520:	b1 2c       	mov	r11, r1
    1522:	ac 0e       	add	r10, r28
    1524:	bd 1e       	adc	r11, r29

	// Search for this particular file
	if ( FS_SearchFile (FileName, &sFileEntry ) )	// Found
	{
		// Read out the information
		for (itr = 0; itr < sFileEntry.iNumFrames; itr ++)
    1526:	cc 24       	eor	r12, r12
    1528:	dd 24       	eor	r13, r13
    152a:	12 e0       	ldi	r17, 0x02	; 2
    152c:	41 2e       	mov	r4, r17
    152e:	12 e0       	ldi	r17, 0x02	; 2
    1530:	51 2e       	mov	r5, r17
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t				iAddress = 0;
	uint16_t				inner_itr = 0;

	CS_UP;
    1532:	b0 e6       	ldi	r27, 0x60	; 96
    1534:	8b 2e       	mov	r8, r27
    1536:	b6 e0       	ldi	r27, 0x06	; 6
    1538:	9b 2e       	mov	r9, r27
    153a:	a0 e1       	ldi	r26, 0x10	; 16
    153c:	7a 2e       	mov	r7, r26
	if ( FS_SearchFile (FileName, &sFileEntry ) )	// Found
	{
		// Read out the information
		for (itr = 0; itr < sFileEntry.iNumFrames; itr ++)
		{
			printf_P( PSTR("\r\nFrame #%d Block #%d:\r\n"), itr, sFileEntry.iBlockList[itr]);
    153e:	00 d0       	rcall	.+0      	; 0x1540 <FS_ReadFileContents+0x174>
    1540:	00 d0       	rcall	.+0      	; 0x1542 <FS_ReadFileContents+0x176>
    1542:	00 d0       	rcall	.+0      	; 0x1544 <FS_ReadFileContents+0x178>
    1544:	ed b7       	in	r30, 0x3d	; 61
    1546:	fe b7       	in	r31, 0x3e	; 62
    1548:	31 96       	adiw	r30, 0x01	; 1
    154a:	ad b7       	in	r26, 0x3d	; 61
    154c:	be b7       	in	r27, 0x3e	; 62
    154e:	11 96       	adiw	r26, 0x01	; 1
    1550:	4d 92       	st	X+, r4
    1552:	5c 92       	st	X, r5
    1554:	12 97       	sbiw	r26, 0x02	; 2
    1556:	c2 82       	std	Z+2, r12	; 0x02
    1558:	d3 82       	std	Z+3, r13	; 0x03
    155a:	d5 01       	movw	r26, r10
    155c:	8d 91       	ld	r24, X+
    155e:	9c 91       	ld	r25, X
    1560:	84 83       	std	Z+4, r24	; 0x04
    1562:	95 83       	std	Z+5, r25	; 0x05
    1564:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>

			FS_ReadFrame (sFileEntry.iBlockList[itr]);
    1568:	f5 01       	movw	r30, r10
    156a:	21 91       	ld	r18, Z+
    156c:	31 91       	ld	r19, Z+
    156e:	5f 01       	movw	r10, r30
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t				iAddress = 0;
	uint16_t				inner_itr = 0;

	CS_UP;
    1570:	d4 01       	movw	r26, r8
    1572:	15 96       	adiw	r26, 0x05	; 5
    1574:	7c 92       	st	X, r7
    1576:	15 97       	sbiw	r26, 0x05	; 5

	// Calculate first address
	iAddress = FS_FRAME_CAP * (uint32_t)(iBlock);
    1578:	40 e0       	ldi	r20, 0x00	; 0
    157a:	50 e3       	ldi	r21, 0x30	; 48
    157c:	0e 94 9d 23 	call	0x473a	; 0x473a <__umulhisi3>
    1580:	7b 01       	movw	r14, r22
    1582:	8c 01       	movw	r16, r24
	// Prepare transfer information
	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	CS_DOWN;
    1584:	16 96       	adiw	r26, 0x06	; 6
    1586:	7c 92       	st	X, r7
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
    1588:	ed b7       	in	r30, 0x3d	; 61
    158a:	fe b7       	in	r31, 0x3e	; 62
    158c:	36 96       	adiw	r30, 0x06	; 6
    158e:	ed bf       	out	0x3d, r30	; 61
    1590:	fe bf       	out	0x3e, r31	; 62
    1592:	8e e1       	ldi	r24, 0x1E	; 30
    1594:	93 e2       	ldi	r25, 0x23	; 35
    1596:	63 e0       	ldi	r22, 0x03	; 3
    1598:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	// Calculate first address
	iAddress = FS_FRAME_CAP * (uint32_t)(iBlock);

	// Prepare transfer information
	adrByte1 = (iAddress>>16)&0xff;
    159c:	98 01       	movw	r18, r16
    159e:	44 27       	eor	r20, r20
    15a0:	55 27       	eor	r21, r21
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
    15a2:	8e e1       	ldi	r24, 0x1E	; 30
    15a4:	93 e2       	ldi	r25, 0x23	; 35
    15a6:	62 2f       	mov	r22, r18
    15a8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	// Calculate first address
	iAddress = FS_FRAME_CAP * (uint32_t)(iBlock);

	// Prepare transfer information
	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
    15ac:	ef 2c       	mov	r14, r15
    15ae:	f0 2e       	mov	r15, r16
    15b0:	01 2f       	mov	r16, r17
    15b2:	11 27       	eor	r17, r17
	adrByte3 = iAddress&0xff;

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);
    15b4:	8e e1       	ldi	r24, 0x1E	; 30
    15b6:	93 e2       	ldi	r25, 0x23	; 35
    15b8:	6e 2d       	mov	r22, r14
    15ba:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);					// starting from MSB
    15be:	8e e1       	ldi	r24, 0x1E	; 30
    15c0:	93 e2       	ldi	r25, 0x23	; 35
    15c2:	60 e0       	ldi	r22, 0x00	; 0
    15c4:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    15c8:	00 e8       	ldi	r16, 0x80	; 128
    15ca:	15 e2       	ldi	r17, 0x25	; 37

	for (inner_itr = 0; inner_itr < FS_FRAME_SIZE; inner_itr ++)
	{
		putchar( SPI_MasterTransceiveByte(&spiMasterD, 0) );	// Send next char
    15cc:	8e e1       	ldi	r24, 0x1E	; 30
    15ce:	93 e2       	ldi	r25, 0x23	; 35
    15d0:	60 e0       	ldi	r22, 0x00	; 0
    15d2:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    15d6:	60 91 27 23 	lds	r22, 0x2327
    15da:	70 91 28 23 	lds	r23, 0x2328
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    15e4:	01 50       	subi	r16, 0x01	; 1
    15e6:	10 40       	sbci	r17, 0x00	; 0
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);      			// Read command
	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);					// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);					// starting from MSB

	for (inner_itr = 0; inner_itr < FS_FRAME_SIZE; inner_itr ++)
    15e8:	89 f7       	brne	.-30     	; 0x15cc <FS_ReadFileContents+0x200>
	{
		putchar( SPI_MasterTransceiveByte(&spiMasterD, 0) );	// Send next char
	}

	CS_UP;
    15ea:	d4 01       	movw	r26, r8
    15ec:	15 96       	adiw	r26, 0x05	; 5
    15ee:	7c 92       	st	X, r7
    15f0:	15 97       	sbiw	r26, 0x05	; 5

	// Search for this particular file
	if ( FS_SearchFile (FileName, &sFileEntry ) )	// Found
	{
		// Read out the information
		for (itr = 0; itr < sFileEntry.iNumFrames; itr ++)
    15f2:	08 94       	sec
    15f4:	c1 1c       	adc	r12, r1
    15f6:	d1 1c       	adc	r13, r1
    15f8:	8d 81       	ldd	r24, Y+5	; 0x05
    15fa:	9e 81       	ldd	r25, Y+6	; 0x06
    15fc:	c8 16       	cp	r12, r24
    15fe:	d9 06       	cpc	r13, r25
    1600:	08 f4       	brcc	.+2      	; 0x1604 <FS_ReadFileContents+0x238>
    1602:	9d cf       	rjmp	.-198    	; 0x153e <FS_ReadFileContents+0x172>
	{

	}

	return 1;		// Success
}
    1604:	81 e0       	ldi	r24, 0x01	; 1
    1606:	cc 5a       	subi	r28, 0xAC	; 172
    1608:	df 4f       	sbci	r29, 0xFF	; 255
    160a:	cd bf       	out	0x3d, r28	; 61
    160c:	de bf       	out	0x3e, r29	; 62
    160e:	cf 91       	pop	r28
    1610:	df 91       	pop	r29
    1612:	1f 91       	pop	r17
    1614:	0f 91       	pop	r16
    1616:	ff 90       	pop	r15
    1618:	ef 90       	pop	r14
    161a:	df 90       	pop	r13
    161c:	cf 90       	pop	r12
    161e:	bf 90       	pop	r11
    1620:	af 90       	pop	r10
    1622:	9f 90       	pop	r9
    1624:	8f 90       	pop	r8
    1626:	7f 90       	pop	r7
    1628:	5f 90       	pop	r5
    162a:	4f 90       	pop	r4
    162c:	08 95       	ret
		iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
	}

	if (!bFound)
	{
		printf_P ( PSTR("\r\nNot Found\r\n") );
    162e:	00 d0       	rcall	.+0      	; 0x1630 <FS_ReadFileContents+0x264>
    1630:	8b e7       	ldi	r24, 0x7B	; 123
    1632:	91 e0       	ldi	r25, 0x01	; 1
    1634:	ad b7       	in	r26, 0x3d	; 61
    1636:	be b7       	in	r27, 0x3e	; 62
    1638:	11 96       	adiw	r26, 0x01	; 1
    163a:	8d 93       	st	X+, r24
    163c:	9c 93       	st	X, r25
    163e:	12 97       	sbiw	r26, 0x02	; 2
    1640:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1644:	0f 90       	pop	r0
    1646:	0f 90       	pop	r0
    1648:	dd cf       	rjmp	.-70     	; 0x1604 <FS_ReadFileContents+0x238>

0000164a <FS_ShowFileInformation>:


//__________________________________________________________________________________________________
// File System - Show on uart the file system contents
void FS_ShowFileInformation ( void )
{
    164a:	2f 92       	push	r2
    164c:	3f 92       	push	r3
    164e:	4f 92       	push	r4
    1650:	5f 92       	push	r5
    1652:	7f 92       	push	r7
    1654:	8f 92       	push	r8
    1656:	9f 92       	push	r9
    1658:	af 92       	push	r10
    165a:	bf 92       	push	r11
    165c:	cf 92       	push	r12
    165e:	df 92       	push	r13
    1660:	ef 92       	push	r14
    1662:	ff 92       	push	r15
    1664:	0f 93       	push	r16
    1666:	1f 93       	push	r17
    1668:	df 93       	push	r29
    166a:	cf 93       	push	r28
    166c:	cd b7       	in	r28, 0x3d	; 61
    166e:	de b7       	in	r29, 0x3e	; 62
    1670:	c4 55       	subi	r28, 0x54	; 84
    1672:	d0 40       	sbci	r29, 0x00	; 0
    1674:	cd bf       	out	0x3d, r28	; 61
    1676:	de bf       	out	0x3e, r29	; 62
	uint32_t 				Address = ENTRY_TABLE_ADDR;
    1678:	e1 2c       	mov	r14, r1
    167a:	f0 e9       	ldi	r31, 0x90	; 144
    167c:	ff 2e       	mov	r15, r31
    167e:	ff e3       	ldi	r31, 0x3F	; 63
    1680:	0f 2f       	mov	r16, r31
    1682:	11 2d       	mov	r17, r1
    1684:	e9 82       	std	Y+1, r14	; 0x01
    1686:	fa 82       	std	Y+2, r15	; 0x02
    1688:	0b 83       	std	Y+3, r16	; 0x03
    168a:	1c 83       	std	Y+4, r17	; 0x04
	FileEntry_ST			sFileEntry;
	uint16_t				iCount = 0;
	uint8_t					blockNum = 0;

	printf_P ( PSTR("\r\n#	Name			Block Num	Duration	Reserved\r\n"));
    168c:	00 d0       	rcall	.+0      	; 0x168e <FS_ShowFileInformation+0x44>
    168e:	89 ed       	ldi	r24, 0xD9	; 217
    1690:	91 e0       	ldi	r25, 0x01	; 1
    1692:	ad b7       	in	r26, 0x3d	; 61
    1694:	be b7       	in	r27, 0x3e	; 62
    1696:	11 96       	adiw	r26, 0x01	; 1
    1698:	8d 93       	st	X+, r24
    169a:	9c 93       	st	X, r25
    169c:	12 97       	sbiw	r26, 0x02	; 2
    169e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>

	Address = ENTRY_TABLE_ADDR;
    16a2:	e9 82       	std	Y+1, r14	; 0x01
    16a4:	fa 82       	std	Y+2, r15	; 0x02
    16a6:	0b 83       	std	Y+3, r16	; 0x03
    16a8:	1c 83       	std	Y+4, r17	; 0x04

	while ( FS_ReadEntry ( &Address, &sFileEntry ) )
    16aa:	0f 90       	pop	r0
    16ac:	0f 90       	pop	r0
// File System - Show on uart the file system contents
void FS_ShowFileInformation ( void )
{
	uint32_t 				Address = ENTRY_TABLE_ADDR;
	FileEntry_ST			sFileEntry;
	uint16_t				iCount = 0;
    16ae:	cc 24       	eor	r12, r12
    16b0:	dd 24       	eor	r13, r13
    16b2:	8e 01       	movw	r16, r28
    16b4:	0f 5f       	subi	r16, 0xFF	; 255
    16b6:	1f 4f       	sbci	r17, 0xFF	; 255
    16b8:	e5 e0       	ldi	r30, 0x05	; 5
    16ba:	ae 2e       	mov	r10, r30
    16bc:	b1 2c       	mov	r11, r1
    16be:	ac 0e       	add	r10, r28
    16c0:	bd 1e       	adc	r11, r29
	Address = ENTRY_TABLE_ADDR;

	while ( FS_ReadEntry ( &Address, &sFileEntry ) )
	{
		iCount ++;
		printf_P(PSTR("%d	%s		%d		%d		%d\r\n"), 	iCount,
    16c2:	75 ec       	ldi	r23, 0xC5	; 197
    16c4:	87 2e       	mov	r8, r23
    16c6:	71 e0       	ldi	r23, 0x01	; 1
    16c8:	97 2e       	mov	r9, r23
    16ca:	67 e0       	ldi	r22, 0x07	; 7
    16cc:	46 2e       	mov	r4, r22
    16ce:	51 2c       	mov	r5, r1
    16d0:	4c 0e       	add	r4, r28
    16d2:	5d 1e       	adc	r5, r29
															sFileEntry.sFileName,
															sFileEntry.iBlockList[0],
															sFileEntry.Reserved1,
    16d4:	53 e5       	ldi	r21, 0x53	; 83
    16d6:	25 2e       	mov	r2, r21
    16d8:	31 2c       	mov	r3, r1
    16da:	2c 0e       	add	r2, r28
    16dc:	3d 1e       	adc	r3, r29
    16de:	46 eb       	ldi	r20, 0xB6	; 182
    16e0:	e4 2e       	mov	r14, r20
    16e2:	41 e0       	ldi	r20, 0x01	; 1
    16e4:	f4 2e       	mov	r15, r20

	printf_P ( PSTR("\r\n#	Name			Block Num	Duration	Reserved\r\n"));

	Address = ENTRY_TABLE_ADDR;

	while ( FS_ReadEntry ( &Address, &sFileEntry ) )
    16e6:	c8 01       	movw	r24, r16
    16e8:	b5 01       	movw	r22, r10
    16ea:	0e 94 63 07 	call	0xec6	; 0xec6 <FS_ReadEntry>
    16ee:	88 23       	and	r24, r24
    16f0:	09 f4       	brne	.+2      	; 0x16f4 <FS_ShowFileInformation+0xaa>
    16f2:	7b c0       	rjmp	.+246    	; 0x17ea <FS_ShowFileInformation+0x1a0>
	{
		iCount ++;
    16f4:	08 94       	sec
    16f6:	c1 1c       	adc	r12, r1
    16f8:	d1 1c       	adc	r13, r1
		printf_P(PSTR("%d	%s		%d		%d		%d\r\n"), 	iCount,
    16fa:	ed b7       	in	r30, 0x3d	; 61
    16fc:	fe b7       	in	r31, 0x3e	; 62
    16fe:	3c 97       	sbiw	r30, 0x0c	; 12
    1700:	ed bf       	out	0x3d, r30	; 61
    1702:	fe bf       	out	0x3e, r31	; 62
    1704:	31 96       	adiw	r30, 0x01	; 1
    1706:	ad b7       	in	r26, 0x3d	; 61
    1708:	be b7       	in	r27, 0x3e	; 62
    170a:	11 96       	adiw	r26, 0x01	; 1
    170c:	8d 92       	st	X+, r8
    170e:	9c 92       	st	X, r9
    1710:	12 97       	sbiw	r26, 0x02	; 2
    1712:	c2 82       	std	Z+2, r12	; 0x02
    1714:	d3 82       	std	Z+3, r13	; 0x03
    1716:	44 82       	std	Z+4, r4	; 0x04
    1718:	55 82       	std	Z+5, r5	; 0x05
    171a:	8b 89       	ldd	r24, Y+19	; 0x13
    171c:	9c 89       	ldd	r25, Y+20	; 0x14
    171e:	86 83       	std	Z+6, r24	; 0x06
    1720:	97 83       	std	Z+7, r25	; 0x07
    1722:	d1 01       	movw	r26, r2
    1724:	8c 91       	ld	r24, X
    1726:	80 87       	std	Z+8, r24	; 0x08
    1728:	11 86       	std	Z+9, r1	; 0x09
    172a:	65 96       	adiw	r28, 0x15	; 21
    172c:	8f ad       	ldd	r24, Y+63	; 0x3f
    172e:	65 97       	sbiw	r28, 0x15	; 21
    1730:	82 87       	std	Z+10, r24	; 0x0a
    1732:	13 86       	std	Z+11, r1	; 0x0b
    1734:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
															sFileEntry.iBlockList[0],
															sFileEntry.Reserved1,
															sFileEntry.Reserved2 );


		if (sFileEntry.iNumFrames>1)
    1738:	ed b7       	in	r30, 0x3d	; 61
    173a:	fe b7       	in	r31, 0x3e	; 62
    173c:	3c 96       	adiw	r30, 0x0c	; 12
    173e:	ed bf       	out	0x3d, r30	; 61
    1740:	fe bf       	out	0x3e, r31	; 62
    1742:	8d 81       	ldd	r24, Y+5	; 0x05
    1744:	9e 81       	ldd	r25, Y+6	; 0x06
    1746:	82 30       	cpi	r24, 0x02	; 2
    1748:	91 05       	cpc	r25, r1
    174a:	08 f4       	brcc	.+2      	; 0x174e <FS_ShowFileInformation+0x104>
    174c:	43 c0       	rjmp	.+134    	; 0x17d4 <FS_ShowFileInformation+0x18a>
		{		
			printf_P ( PSTR("Blocks:\r\n"));
    174e:	00 d0       	rcall	.+0      	; 0x1750 <FS_ShowFileInformation+0x106>
    1750:	eb eb       	ldi	r30, 0xBB	; 187
    1752:	f1 e0       	ldi	r31, 0x01	; 1
    1754:	ad b7       	in	r26, 0x3d	; 61
    1756:	be b7       	in	r27, 0x3e	; 62
    1758:	11 96       	adiw	r26, 0x01	; 1
    175a:	ed 93       	st	X+, r30
    175c:	fc 93       	st	X, r31
    175e:	12 97       	sbiw	r26, 0x02	; 2
    1760:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
			for (blockNum = 0; blockNum < sFileEntry.iNumFrames; blockNum++ )
    1764:	0f 90       	pop	r0
    1766:	0f 90       	pop	r0
    1768:	8d 81       	ldd	r24, Y+5	; 0x05
    176a:	9e 81       	ldd	r25, Y+6	; 0x06
    176c:	00 97       	sbiw	r24, 0x00	; 0
    176e:	29 f1       	breq	.+74     	; 0x17ba <FS_ShowFileInformation+0x170>
    1770:	77 24       	eor	r7, r7
    1772:	80 e0       	ldi	r24, 0x00	; 0
    1774:	90 e0       	ldi	r25, 0x00	; 0
			{
				printf_P( PSTR("%d, "), sFileEntry.iBlockList[blockNum] );
    1776:	00 d0       	rcall	.+0      	; 0x1778 <FS_ShowFileInformation+0x12e>
    1778:	00 d0       	rcall	.+0      	; 0x177a <FS_ShowFileInformation+0x130>
    177a:	ad b7       	in	r26, 0x3d	; 61
    177c:	be b7       	in	r27, 0x3e	; 62
    177e:	11 96       	adiw	r26, 0x01	; 1
    1780:	ed 92       	st	X+, r14
    1782:	fc 92       	st	X, r15
    1784:	12 97       	sbiw	r26, 0x02	; 2
    1786:	07 96       	adiw	r24, 0x07	; 7
    1788:	88 0f       	add	r24, r24
    178a:	99 1f       	adc	r25, r25
    178c:	80 0f       	add	r24, r16
    178e:	91 1f       	adc	r25, r17
    1790:	fc 01       	movw	r30, r24
    1792:	84 81       	ldd	r24, Z+4	; 0x04
    1794:	95 81       	ldd	r25, Z+5	; 0x05
    1796:	13 96       	adiw	r26, 0x03	; 3
    1798:	8d 93       	st	X+, r24
    179a:	9c 93       	st	X, r25
    179c:	14 97       	sbiw	r26, 0x04	; 4
    179e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>


		if (sFileEntry.iNumFrames>1)
		{		
			printf_P ( PSTR("Blocks:\r\n"));
			for (blockNum = 0; blockNum < sFileEntry.iNumFrames; blockNum++ )
    17a2:	73 94       	inc	r7
    17a4:	87 2d       	mov	r24, r7
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	0f 90       	pop	r0
    17aa:	0f 90       	pop	r0
    17ac:	0f 90       	pop	r0
    17ae:	0f 90       	pop	r0
    17b0:	2d 81       	ldd	r18, Y+5	; 0x05
    17b2:	3e 81       	ldd	r19, Y+6	; 0x06
    17b4:	82 17       	cp	r24, r18
    17b6:	93 07       	cpc	r25, r19
    17b8:	f0 f2       	brcs	.-68     	; 0x1776 <FS_ShowFileInformation+0x12c>
			{
				printf_P( PSTR("%d, "), sFileEntry.iBlockList[blockNum] );
			}
			printf_P ( PSTR("\r\n"));
    17ba:	00 d0       	rcall	.+0      	; 0x17bc <FS_ShowFileInformation+0x172>
    17bc:	e3 eb       	ldi	r30, 0xB3	; 179
    17be:	f1 e0       	ldi	r31, 0x01	; 1
    17c0:	ad b7       	in	r26, 0x3d	; 61
    17c2:	be b7       	in	r27, 0x3e	; 62
    17c4:	11 96       	adiw	r26, 0x01	; 1
    17c6:	ed 93       	st	X+, r30
    17c8:	fc 93       	st	X, r31
    17ca:	12 97       	sbiw	r26, 0x02	; 2
    17cc:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    17d0:	0f 90       	pop	r0
    17d2:	0f 90       	pop	r0
		}

		iNumOfFiles = iCount;
    17d4:	c0 92 04 20 	sts	0x2004, r12
    17d8:	d0 92 05 20 	sts	0x2005, r13

	printf_P ( PSTR("\r\n#	Name			Block Num	Duration	Reserved\r\n"));

	Address = ENTRY_TABLE_ADDR;

	while ( FS_ReadEntry ( &Address, &sFileEntry ) )
    17dc:	c8 01       	movw	r24, r16
    17de:	b5 01       	movw	r22, r10
    17e0:	0e 94 63 07 	call	0xec6	; 0xec6 <FS_ReadEntry>
    17e4:	88 23       	and	r24, r24
    17e6:	09 f0       	breq	.+2      	; 0x17ea <FS_ShowFileInformation+0x1a0>
    17e8:	85 cf       	rjmp	.-246    	; 0x16f4 <FS_ShowFileInformation+0xaa>
		}

		iNumOfFiles = iCount;
	}

	if (iCount)
    17ea:	c1 14       	cp	r12, r1
    17ec:	d1 04       	cpc	r13, r1
    17ee:	c9 f4       	brne	.+50     	; 0x1822 <FS_ShowFileInformation+0x1d8>
		bFS_Empty = 0;
	else
		bFS_Empty = 1;
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	80 93 23 22 	sts	0x2223, r24
}
    17f6:	cc 5a       	subi	r28, 0xAC	; 172
    17f8:	df 4f       	sbci	r29, 0xFF	; 255
    17fa:	cd bf       	out	0x3d, r28	; 61
    17fc:	de bf       	out	0x3e, r29	; 62
    17fe:	cf 91       	pop	r28
    1800:	df 91       	pop	r29
    1802:	1f 91       	pop	r17
    1804:	0f 91       	pop	r16
    1806:	ff 90       	pop	r15
    1808:	ef 90       	pop	r14
    180a:	df 90       	pop	r13
    180c:	cf 90       	pop	r12
    180e:	bf 90       	pop	r11
    1810:	af 90       	pop	r10
    1812:	9f 90       	pop	r9
    1814:	8f 90       	pop	r8
    1816:	7f 90       	pop	r7
    1818:	5f 90       	pop	r5
    181a:	4f 90       	pop	r4
    181c:	3f 90       	pop	r3
    181e:	2f 90       	pop	r2
    1820:	08 95       	ret

		iNumOfFiles = iCount;
	}

	if (iCount)
		bFS_Empty = 0;
    1822:	10 92 23 22 	sts	0x2223, r1
    1826:	e7 cf       	rjmp	.-50     	; 0x17f6 <FS_ShowFileInformation+0x1ac>

00001828 <FS_SearchFile>:

//__________________________________________________________________________________________________
// File System - Search for a file by name
// Returns success (1) or fail (0)
uint8_t FS_SearchFile (char *FileName, FileEntry_ST	*sFileEntry )
{
    1828:	2f 92       	push	r2
    182a:	3f 92       	push	r3
    182c:	4f 92       	push	r4
    182e:	5f 92       	push	r5
    1830:	6f 92       	push	r6
    1832:	7f 92       	push	r7
    1834:	8f 92       	push	r8
    1836:	9f 92       	push	r9
    1838:	af 92       	push	r10
    183a:	bf 92       	push	r11
    183c:	cf 92       	push	r12
    183e:	df 92       	push	r13
    1840:	ef 92       	push	r14
    1842:	ff 92       	push	r15
    1844:	0f 93       	push	r16
    1846:	1f 93       	push	r17
    1848:	df 93       	push	r29
    184a:	cf 93       	push	r28
    184c:	cd b7       	in	r28, 0x3d	; 61
    184e:	de b7       	in	r29, 0x3e	; 62
    1850:	28 97       	sbiw	r28, 0x08	; 8
    1852:	cd bf       	out	0x3d, r28	; 61
    1854:	de bf       	out	0x3e, r29	; 62
    1856:	3c 01       	movw	r6, r24
    1858:	6b 01       	movw	r12, r22
	uint32_t 				Address = ENTRY_TABLE_ADDR;
    185a:	80 e0       	ldi	r24, 0x00	; 0
    185c:	90 e9       	ldi	r25, 0x90	; 144
    185e:	af e3       	ldi	r26, 0x3F	; 63
    1860:	b0 e0       	ldi	r27, 0x00	; 0
    1862:	89 83       	std	Y+1, r24	; 0x01
    1864:	9a 83       	std	Y+2, r25	; 0x02
    1866:	ab 83       	std	Y+3, r26	; 0x03
    1868:	bc 83       	std	Y+4, r27	; 0x04
	uint16_t				itr;
	uint8_t					bFound = 0;
	uint8_t					iSucc = 0;

	iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
    186a:	4e 01       	movw	r8, r28
    186c:	08 94       	sec
    186e:	81 1c       	adc	r8, r1
    1870:	91 1c       	adc	r9, r1
    1872:	c4 01       	movw	r24, r8
    1874:	a3 01       	movw	r20, r6
    1876:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <FS_ReadEntry_FileMatch>
	while ( iSucc != 0 )
    187a:	88 23       	and	r24, r24
    187c:	09 f4       	brne	.+2      	; 0x1880 <FS_SearchFile+0x58>
    187e:	a0 c0       	rjmp	.+320    	; 0x19c0 <FS_SearchFile+0x198>
    1880:	00 e0       	ldi	r16, 0x00	; 0
	{
		if ( iSucc == 1 )	// Success
		{
			printf_P(PSTR("Nm:%s\r\nOffs:%d\r\nNOFr:%d\r\n"),
    1882:	19 e9       	ldi	r17, 0x99	; 153
    1884:	41 2e       	mov	r4, r17
    1886:	11 e0       	ldi	r17, 0x01	; 1
    1888:	51 2e       	mov	r5, r17
    188a:	b2 e0       	ldi	r27, 0x02	; 2
    188c:	2b 2e       	mov	r2, r27
    188e:	31 2c       	mov	r3, r1
    1890:	2c 0c       	add	r2, r12
    1892:	3d 1c       	adc	r3, r13
																sFileEntry->sFileName,
																sFileEntry->Reserved1,
    1894:	96 01       	movw	r18, r12
    1896:	22 5b       	subi	r18, 0xB2	; 178
    1898:	3f 4f       	sbci	r19, 0xFF	; 255
    189a:	2d 83       	std	Y+5, r18	; 0x05
    189c:	3e 83       	std	Y+6, r19	; 0x06
}

//__________________________________________________________________________________________________
// File System - Search for a file by name
// Returns success (1) or fail (0)
uint8_t FS_SearchFile (char *FileName, FileEntry_ST	*sFileEntry )
    189e:	d6 01       	movw	r26, r12
    18a0:	1e 96       	adiw	r26, 0x0e	; 14
    18a2:	af 83       	std	Y+7, r26	; 0x07
    18a4:	b8 87       	std	Y+8, r27	; 0x08
    18a6:	ae e8       	ldi	r26, 0x8E	; 142
    18a8:	aa 2e       	mov	r10, r26
    18aa:	a1 e0       	ldi	r26, 0x01	; 1
    18ac:	ba 2e       	mov	r11, r26
    18ae:	08 c0       	rjmp	.+16     	; 0x18c0 <FS_SearchFile+0x98>

			printf_P ( PSTR("\r\n\r\n") );
			bFound = 1;
		}

		iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
    18b0:	c4 01       	movw	r24, r8
    18b2:	b6 01       	movw	r22, r12
    18b4:	a3 01       	movw	r20, r6
    18b6:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <FS_ReadEntry_FileMatch>
	uint16_t				itr;
	uint8_t					bFound = 0;
	uint8_t					iSucc = 0;

	iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
	while ( iSucc != 0 )
    18ba:	88 23       	and	r24, r24
    18bc:	09 f4       	brne	.+2      	; 0x18c0 <FS_SearchFile+0x98>
    18be:	67 c0       	rjmp	.+206    	; 0x198e <FS_SearchFile+0x166>
	{
		if ( iSucc == 1 )	// Success
    18c0:	81 30       	cpi	r24, 0x01	; 1
    18c2:	b1 f7       	brne	.-20     	; 0x18b0 <FS_SearchFile+0x88>
		{
			printf_P(PSTR("Nm:%s\r\nOffs:%d\r\nNOFr:%d\r\n"),
    18c4:	ed b7       	in	r30, 0x3d	; 61
    18c6:	fe b7       	in	r31, 0x3e	; 62
    18c8:	38 97       	sbiw	r30, 0x08	; 8
    18ca:	ed bf       	out	0x3d, r30	; 61
    18cc:	fe bf       	out	0x3e, r31	; 62
    18ce:	31 96       	adiw	r30, 0x01	; 1
    18d0:	ad b7       	in	r26, 0x3d	; 61
    18d2:	be b7       	in	r27, 0x3e	; 62
    18d4:	11 96       	adiw	r26, 0x01	; 1
    18d6:	4d 92       	st	X+, r4
    18d8:	5c 92       	st	X, r5
    18da:	12 97       	sbiw	r26, 0x02	; 2
    18dc:	22 82       	std	Z+2, r2	; 0x02
    18de:	33 82       	std	Z+3, r3	; 0x03
    18e0:	ad 81       	ldd	r26, Y+5	; 0x05
    18e2:	be 81       	ldd	r27, Y+6	; 0x06
    18e4:	8c 91       	ld	r24, X
    18e6:	84 83       	std	Z+4, r24	; 0x04
    18e8:	15 82       	std	Z+5, r1	; 0x05
    18ea:	d6 01       	movw	r26, r12
    18ec:	8d 91       	ld	r24, X+
    18ee:	9c 91       	ld	r25, X
    18f0:	86 83       	std	Z+6, r24	; 0x06
    18f2:	97 83       	std	Z+7, r25	; 0x07
    18f4:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
																sFileEntry->sFileName,
																sFileEntry->Reserved1,
																sFileEntry->iNumFrames );
			printf_P ( PSTR("FrLst:") );
    18f8:	ed b7       	in	r30, 0x3d	; 61
    18fa:	fe b7       	in	r31, 0x3e	; 62
    18fc:	36 96       	adiw	r30, 0x06	; 6
    18fe:	ed bf       	out	0x3d, r30	; 61
    1900:	fe bf       	out	0x3e, r31	; 62
    1902:	22 e9       	ldi	r18, 0x92	; 146
    1904:	31 e0       	ldi	r19, 0x01	; 1
    1906:	21 83       	std	Z+1, r18	; 0x01
    1908:	32 83       	std	Z+2, r19	; 0x02
    190a:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>

			for ( itr = 0; itr < sFileEntry->iNumFrames; itr ++)
    190e:	0f 90       	pop	r0
    1910:	0f 90       	pop	r0
    1912:	d6 01       	movw	r26, r12
    1914:	8d 91       	ld	r24, X+
    1916:	9c 91       	ld	r25, X
    1918:	11 97       	sbiw	r26, 0x01	; 1
    191a:	00 97       	sbiw	r24, 0x00	; 0
    191c:	11 f1       	breq	.+68     	; 0x1962 <FS_SearchFile+0x13a>
}

//__________________________________________________________________________________________________
// File System - Search for a file by name
// Returns success (1) or fail (0)
uint8_t FS_SearchFile (char *FileName, FileEntry_ST	*sFileEntry )
    191e:	ef 80       	ldd	r14, Y+7	; 0x07
    1920:	f8 84       	ldd	r15, Y+8	; 0x08
																sFileEntry->sFileName,
																sFileEntry->Reserved1,
																sFileEntry->iNumFrames );
			printf_P ( PSTR("FrLst:") );

			for ( itr = 0; itr < sFileEntry->iNumFrames; itr ++)
    1922:	00 e0       	ldi	r16, 0x00	; 0
    1924:	10 e0       	ldi	r17, 0x00	; 0
			{
				printf_P(PSTR("%d "), sFileEntry->iBlockList[itr] );
    1926:	f7 01       	movw	r30, r14
    1928:	81 91       	ld	r24, Z+
    192a:	91 91       	ld	r25, Z+
    192c:	7f 01       	movw	r14, r30
    192e:	00 d0       	rcall	.+0      	; 0x1930 <FS_SearchFile+0x108>
    1930:	00 d0       	rcall	.+0      	; 0x1932 <FS_SearchFile+0x10a>
    1932:	ad b7       	in	r26, 0x3d	; 61
    1934:	be b7       	in	r27, 0x3e	; 62
    1936:	11 96       	adiw	r26, 0x01	; 1
    1938:	ad 92       	st	X+, r10
    193a:	bc 92       	st	X, r11
    193c:	12 97       	sbiw	r26, 0x02	; 2
    193e:	13 96       	adiw	r26, 0x03	; 3
    1940:	8d 93       	st	X+, r24
    1942:	9c 93       	st	X, r25
    1944:	14 97       	sbiw	r26, 0x04	; 4
    1946:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
																sFileEntry->sFileName,
																sFileEntry->Reserved1,
																sFileEntry->iNumFrames );
			printf_P ( PSTR("FrLst:") );

			for ( itr = 0; itr < sFileEntry->iNumFrames; itr ++)
    194a:	0f 5f       	subi	r16, 0xFF	; 255
    194c:	1f 4f       	sbci	r17, 0xFF	; 255
    194e:	0f 90       	pop	r0
    1950:	0f 90       	pop	r0
    1952:	0f 90       	pop	r0
    1954:	0f 90       	pop	r0
    1956:	f6 01       	movw	r30, r12
    1958:	80 81       	ld	r24, Z
    195a:	91 81       	ldd	r25, Z+1	; 0x01
    195c:	08 17       	cp	r16, r24
    195e:	19 07       	cpc	r17, r25
    1960:	10 f3       	brcs	.-60     	; 0x1926 <FS_SearchFile+0xfe>
			{
				printf_P(PSTR("%d "), sFileEntry->iBlockList[itr] );
			}

			printf_P ( PSTR("\r\n\r\n") );
    1962:	00 d0       	rcall	.+0      	; 0x1964 <FS_SearchFile+0x13c>
    1964:	e9 e8       	ldi	r30, 0x89	; 137
    1966:	f1 e0       	ldi	r31, 0x01	; 1
    1968:	ad b7       	in	r26, 0x3d	; 61
    196a:	be b7       	in	r27, 0x3e	; 62
    196c:	11 96       	adiw	r26, 0x01	; 1
    196e:	ed 93       	st	X+, r30
    1970:	fc 93       	st	X, r31
    1972:	12 97       	sbiw	r26, 0x02	; 2
    1974:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1978:	0f 90       	pop	r0
    197a:	0f 90       	pop	r0
			bFound = 1;
    197c:	01 e0       	ldi	r16, 0x01	; 1
		}

		iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
    197e:	c4 01       	movw	r24, r8
    1980:	b6 01       	movw	r22, r12
    1982:	a3 01       	movw	r20, r6
    1984:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <FS_ReadEntry_FileMatch>
	uint16_t				itr;
	uint8_t					bFound = 0;
	uint8_t					iSucc = 0;

	iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
	while ( iSucc != 0 )
    1988:	88 23       	and	r24, r24
    198a:	09 f0       	breq	.+2      	; 0x198e <FS_SearchFile+0x166>
    198c:	99 cf       	rjmp	.-206    	; 0x18c0 <FS_SearchFile+0x98>
		}

		iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
	}

	if (!bFound)
    198e:	00 23       	and	r16, r16
    1990:	b9 f0       	breq	.+46     	; 0x19c0 <FS_SearchFile+0x198>
	{
		printf_P ( PSTR("\r\nNot Found\r\n") );
		return 0;	// Fail
	}

	return 1; 		// Success
    1992:	81 e0       	ldi	r24, 0x01	; 1

}
    1994:	28 96       	adiw	r28, 0x08	; 8
    1996:	cd bf       	out	0x3d, r28	; 61
    1998:	de bf       	out	0x3e, r29	; 62
    199a:	cf 91       	pop	r28
    199c:	df 91       	pop	r29
    199e:	1f 91       	pop	r17
    19a0:	0f 91       	pop	r16
    19a2:	ff 90       	pop	r15
    19a4:	ef 90       	pop	r14
    19a6:	df 90       	pop	r13
    19a8:	cf 90       	pop	r12
    19aa:	bf 90       	pop	r11
    19ac:	af 90       	pop	r10
    19ae:	9f 90       	pop	r9
    19b0:	8f 90       	pop	r8
    19b2:	7f 90       	pop	r7
    19b4:	6f 90       	pop	r6
    19b6:	5f 90       	pop	r5
    19b8:	4f 90       	pop	r4
    19ba:	3f 90       	pop	r3
    19bc:	2f 90       	pop	r2
    19be:	08 95       	ret
		iSucc = FS_ReadEntry_FileMatch ( &Address, sFileEntry, FileName );
	}

	if (!bFound)
	{
		printf_P ( PSTR("\r\nNot Found\r\n") );
    19c0:	00 d0       	rcall	.+0      	; 0x19c2 <FS_SearchFile+0x19a>
    19c2:	8b e7       	ldi	r24, 0x7B	; 123
    19c4:	91 e0       	ldi	r25, 0x01	; 1
    19c6:	ad b7       	in	r26, 0x3d	; 61
    19c8:	be b7       	in	r27, 0x3e	; 62
    19ca:	11 96       	adiw	r26, 0x01	; 1
    19cc:	8d 93       	st	X+, r24
    19ce:	9c 93       	st	X, r25
    19d0:	12 97       	sbiw	r26, 0x02	; 2
    19d2:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return 0;	// Fail
    19d6:	0f 90       	pop	r0
    19d8:	0f 90       	pop	r0
    19da:	80 e0       	ldi	r24, 0x00	; 0
    19dc:	db cf       	rjmp	.-74     	; 0x1994 <FS_SearchFile+0x16c>

000019de <FS_StopReadingFrame>:

//__________________________________________________________________________________________________
// File System - Stop reading from memory
void FS_StopReadingFrame ( void )
{
	CS_UP;
    19de:	80 e1       	ldi	r24, 0x10	; 16
    19e0:	e0 e6       	ldi	r30, 0x60	; 96
    19e2:	f6 e0       	ldi	r31, 0x06	; 6
    19e4:	85 83       	std	Z+5, r24	; 0x05
}
    19e6:	08 95       	ret

000019e8 <FS_WriteNewEntryTable>:
//__________________________________________________________________________________________________
// File System - Get new entry table
void FS_WriteNewEntryTable ( void )
{

}
    19e8:	08 95       	ret

000019ea <initialize_hall_sensor>:
#include "AniBike2V7BT_Internal.h"

void (*hall_handler)( void ) = NULL;

void initialize_hall_sensor ( void )
{
    19ea:	ef 92       	push	r14
    19ec:	0f 93       	push	r16
	// Set pin2 to be input
	HALL_SENSOR_PORT.DIRCLR = HALL_SENSOR_PIN;
    19ee:	84 e0       	ldi	r24, 0x04	; 4
    19f0:	e0 e0       	ldi	r30, 0x00	; 0
    19f2:	f6 e0       	ldi	r31, 0x06	; 6
    19f4:	82 83       	std	Z+2, r24	; 0x02
	
	// Setup asynchronous interrupt
	PORT_ConfigurePins( &HALL_SENSOR_PORT,
    19f6:	80 e0       	ldi	r24, 0x00	; 0
    19f8:	96 e0       	ldi	r25, 0x06	; 6
    19fa:	64 e0       	ldi	r22, 0x04	; 4
    19fc:	40 e0       	ldi	r20, 0x00	; 0
    19fe:	20 e0       	ldi	r18, 0x00	; 0
    1a00:	08 e1       	ldi	r16, 0x18	; 24
    1a02:	ee 24       	eor	r14, r14
    1a04:	e3 94       	inc	r14
    1a06:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
						false,
						false,
						PORT_OPC_PULLUP_gc,
						PORT_ISC_RISING_gc );
						
	PORT_ConfigureInterrupt0( &HALL_SENSOR_PORT, PORT_INT0LVL_MED_gc, HALL_SENSOR_PIN );		
    1a0a:	80 e0       	ldi	r24, 0x00	; 0
    1a0c:	96 e0       	ldi	r25, 0x06	; 6
    1a0e:	62 e0       	ldi	r22, 0x02	; 2
    1a10:	44 e0       	ldi	r20, 0x04	; 4
    1a12:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
}
    1a16:	0f 91       	pop	r16
    1a18:	ef 90       	pop	r14
    1a1a:	08 95       	ret

00001a1c <set_hall_interrupt_handler>:

void	set_hall_interrupt_handler ( void (*Handler)( void ) )
{
	hall_handler = Handler;
    1a1c:	80 93 24 22 	sts	0x2224, r24
    1a20:	90 93 25 22 	sts	0x2225, r25
}
    1a24:	08 95       	ret

00001a26 <__vector_66>:

ISR(PORTA_INT0_vect)
{	
    1a26:	1f 92       	push	r1
    1a28:	0f 92       	push	r0
    1a2a:	0f b6       	in	r0, 0x3f	; 63
    1a2c:	0f 92       	push	r0
    1a2e:	11 24       	eor	r1, r1
    1a30:	2f 93       	push	r18
    1a32:	3f 93       	push	r19
    1a34:	4f 93       	push	r20
    1a36:	5f 93       	push	r21
    1a38:	6f 93       	push	r22
    1a3a:	7f 93       	push	r23
    1a3c:	8f 93       	push	r24
    1a3e:	9f 93       	push	r25
    1a40:	af 93       	push	r26
    1a42:	bf 93       	push	r27
    1a44:	ef 93       	push	r30
    1a46:	ff 93       	push	r31
	if (hall_handler!=NULL)
    1a48:	e0 91 24 22 	lds	r30, 0x2224
    1a4c:	f0 91 25 22 	lds	r31, 0x2225
    1a50:	30 97       	sbiw	r30, 0x00	; 0
    1a52:	09 f0       	breq	.+2      	; 0x1a56 <__vector_66+0x30>
		hall_handler ( );
    1a54:	09 95       	icall
}
    1a56:	ff 91       	pop	r31
    1a58:	ef 91       	pop	r30
    1a5a:	bf 91       	pop	r27
    1a5c:	af 91       	pop	r26
    1a5e:	9f 91       	pop	r25
    1a60:	8f 91       	pop	r24
    1a62:	7f 91       	pop	r23
    1a64:	6f 91       	pop	r22
    1a66:	5f 91       	pop	r21
    1a68:	4f 91       	pop	r20
    1a6a:	3f 91       	pop	r19
    1a6c:	2f 91       	pop	r18
    1a6e:	0f 90       	pop	r0
    1a70:	0f be       	out	0x3f, r0	; 63
    1a72:	0f 90       	pop	r0
    1a74:	1f 90       	pop	r1
    1a76:	18 95       	reti

00001a78 <initialize_lighting_system>:
volatile uint16_t	g_iGreenCalibrationPeriod = 255;
volatile uint16_t	g_iBlueCalibrationPeriod = 255;


void initialize_lighting_system ( void )
{
    1a78:	cf 92       	push	r12
    1a7a:	df 92       	push	r13
    1a7c:	ef 92       	push	r14
    1a7e:	ff 92       	push	r15
    1a80:	0f 93       	push	r16
    1a82:	1f 93       	push	r17
    1a84:	cf 93       	push	r28
    1a86:	df 93       	push	r29
	// Row MUX control init
	MUX_CONTROL_PORT.DIRSET = MUX_CONTROL_PINS;
    1a88:	80 ef       	ldi	r24, 0xF0	; 240
    1a8a:	e0 e0       	ldi	r30, 0x00	; 0
    1a8c:	f6 e0       	ldi	r31, 0x06	; 6
    1a8e:	81 83       	std	Z+1, r24	; 0x01
	MUX_DISABLE;
    1a90:	e5 e0       	ldi	r30, 0x05	; 5
    1a92:	f6 e0       	ldi	r31, 0x06	; 6
    1a94:	80 e8       	ldi	r24, 0x80	; 128
    1a96:	80 83       	st	Z, r24
	MUX_SET_ROW(0);
    1a98:	80 e7       	ldi	r24, 0x70	; 112
    1a9a:	80 93 06 06 	sts	0x0606, r24
    1a9e:	10 82       	st	Z, r1
	
	// Column ports init
	GREEN_PORT.DIRSET = LED_COLUMN_PINS;
    1aa0:	8f e0       	ldi	r24, 0x0F	; 15
    1aa2:	e0 e4       	ldi	r30, 0x40	; 64
    1aa4:	f6 e0       	ldi	r31, 0x06	; 6
    1aa6:	81 83       	std	Z+1, r24	; 0x01
	RED_PORT.DIRSET = LED_COLUMN_PINS;
    1aa8:	e0 e6       	ldi	r30, 0x60	; 96
    1aaa:	f6 e0       	ldi	r31, 0x06	; 6
    1aac:	81 83       	std	Z+1, r24	; 0x01
	BLUE_PORT.DIRSET = LED_COLUMN_PINS;
    1aae:	e0 e8       	ldi	r30, 0x80	; 128
    1ab0:	f6 e0       	ldi	r31, 0x06	; 6
    1ab2:	81 83       	std	Z+1, r24	; 0x01
	
	PORT_ConfigurePins( &RED_PORT,  LED_COLUMN_PINS, 1, 1, PORT_OPC_WIREDANDPULL_gc, PORT_ISC_INPUT_DISABLE_gc );
    1ab4:	80 e6       	ldi	r24, 0x60	; 96
    1ab6:	96 e0       	ldi	r25, 0x06	; 6
    1ab8:	6f e0       	ldi	r22, 0x0F	; 15
    1aba:	41 e0       	ldi	r20, 0x01	; 1
    1abc:	21 e0       	ldi	r18, 0x01	; 1
    1abe:	08 e3       	ldi	r16, 0x38	; 56
    1ac0:	37 e0       	ldi	r19, 0x07	; 7
    1ac2:	e3 2e       	mov	r14, r19
    1ac4:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
	PORT_ConfigurePins( &GREEN_PORT,  LED_COLUMN_PINS, 1, 1, PORT_OPC_WIREDANDPULL_gc, PORT_ISC_INPUT_DISABLE_gc );
    1ac8:	80 e4       	ldi	r24, 0x40	; 64
    1aca:	96 e0       	ldi	r25, 0x06	; 6
    1acc:	6f e0       	ldi	r22, 0x0F	; 15
    1ace:	41 e0       	ldi	r20, 0x01	; 1
    1ad0:	21 e0       	ldi	r18, 0x01	; 1
    1ad2:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
	PORT_ConfigurePins( &BLUE_PORT,  LED_COLUMN_PINS, 1, 1, PORT_OPC_WIREDANDPULL_gc, PORT_ISC_INPUT_DISABLE_gc );
    1ad6:	80 e8       	ldi	r24, 0x80	; 128
    1ad8:	96 e0       	ldi	r25, 0x06	; 6
    1ada:	6f e0       	ldi	r22, 0x0F	; 15
    1adc:	41 e0       	ldi	r20, 0x01	; 1
    1ade:	21 e0       	ldi	r18, 0x01	; 1
    1ae0:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
	
	GREEN_PWM_CTRL.CTRLB |= TC0_CCAEN_bm;
    1ae4:	c0 e0       	ldi	r28, 0x00	; 0
    1ae6:	d8 e0       	ldi	r29, 0x08	; 8
    1ae8:	89 81       	ldd	r24, Y+1	; 0x01
    1aea:	80 61       	ori	r24, 0x10	; 16
    1aec:	89 83       	std	Y+1, r24	; 0x01
	GREEN_PWM_CTRL.CTRLB |= TC0_CCBEN_bm;
    1aee:	89 81       	ldd	r24, Y+1	; 0x01
    1af0:	80 62       	ori	r24, 0x20	; 32
    1af2:	89 83       	std	Y+1, r24	; 0x01
	GREEN_PWM_CTRL.CTRLB |= TC0_CCCEN_bm;
    1af4:	89 81       	ldd	r24, Y+1	; 0x01
    1af6:	80 64       	ori	r24, 0x40	; 64
    1af8:	89 83       	std	Y+1, r24	; 0x01
	GREEN_PWM_CTRL.CTRLB |= TC0_CCDEN_bm;
    1afa:	89 81       	ldd	r24, Y+1	; 0x01
    1afc:	80 68       	ori	r24, 0x80	; 128
    1afe:	89 83       	std	Y+1, r24	; 0x01
	GREEN_PWM_CTRL.CTRLB |= TC_WGMODE_SS_gc;
    1b00:	89 81       	ldd	r24, Y+1	; 0x01
    1b02:	83 60       	ori	r24, 0x03	; 3
    1b04:	89 83       	std	Y+1, r24	; 0x01
	
	RED_PWM_CTRL.CTRLB |= TC0_CCAEN_bm;
    1b06:	00 e0       	ldi	r16, 0x00	; 0
    1b08:	19 e0       	ldi	r17, 0x09	; 9
    1b0a:	f8 01       	movw	r30, r16
    1b0c:	81 81       	ldd	r24, Z+1	; 0x01
    1b0e:	80 61       	ori	r24, 0x10	; 16
    1b10:	81 83       	std	Z+1, r24	; 0x01
	RED_PWM_CTRL.CTRLB |= TC0_CCBEN_bm;
    1b12:	81 81       	ldd	r24, Z+1	; 0x01
    1b14:	80 62       	ori	r24, 0x20	; 32
    1b16:	81 83       	std	Z+1, r24	; 0x01
	RED_PWM_CTRL.CTRLB |= TC0_CCCEN_bm;
    1b18:	81 81       	ldd	r24, Z+1	; 0x01
    1b1a:	80 64       	ori	r24, 0x40	; 64
    1b1c:	81 83       	std	Z+1, r24	; 0x01
	RED_PWM_CTRL.CTRLB |= TC0_CCDEN_bm;
    1b1e:	81 81       	ldd	r24, Z+1	; 0x01
    1b20:	80 68       	ori	r24, 0x80	; 128
    1b22:	81 83       	std	Z+1, r24	; 0x01
	RED_PWM_CTRL.CTRLB |= TC_WGMODE_SS_gc;
    1b24:	81 81       	ldd	r24, Z+1	; 0x01
    1b26:	83 60       	ori	r24, 0x03	; 3
    1b28:	81 83       	std	Z+1, r24	; 0x01
	
	BLUE_PWM_CTRL.CTRLB |= TC0_CCAEN_bm;
    1b2a:	e1 2c       	mov	r14, r1
    1b2c:	8a e0       	ldi	r24, 0x0A	; 10
    1b2e:	f8 2e       	mov	r15, r24
    1b30:	f7 01       	movw	r30, r14
    1b32:	81 81       	ldd	r24, Z+1	; 0x01
    1b34:	80 61       	ori	r24, 0x10	; 16
    1b36:	81 83       	std	Z+1, r24	; 0x01
	BLUE_PWM_CTRL.CTRLB |= TC0_CCBEN_bm;
    1b38:	81 81       	ldd	r24, Z+1	; 0x01
    1b3a:	80 62       	ori	r24, 0x20	; 32
    1b3c:	81 83       	std	Z+1, r24	; 0x01
	BLUE_PWM_CTRL.CTRLB |= TC0_CCCEN_bm;
    1b3e:	81 81       	ldd	r24, Z+1	; 0x01
    1b40:	80 64       	ori	r24, 0x40	; 64
    1b42:	81 83       	std	Z+1, r24	; 0x01
	BLUE_PWM_CTRL.CTRLB |= TC0_CCDEN_bm;
    1b44:	81 81       	ldd	r24, Z+1	; 0x01
    1b46:	80 68       	ori	r24, 0x80	; 128
    1b48:	81 83       	std	Z+1, r24	; 0x01
	BLUE_PWM_CTRL.CTRLB |= TC_WGMODE_SS_gc;
    1b4a:	81 81       	ldd	r24, Z+1	; 0x01
    1b4c:	83 60       	ori	r24, 0x03	; 3
    1b4e:	81 83       	std	Z+1, r24	; 0x01
	
	TC0_ConfigClockSource(&RED_PWM_CTRL, TC_CLKSEL_DIV1_gc);
    1b50:	80 e0       	ldi	r24, 0x00	; 0
    1b52:	99 e0       	ldi	r25, 0x09	; 9
    1b54:	61 e0       	ldi	r22, 0x01	; 1
    1b56:	0e 94 13 23 	call	0x4626	; 0x4626 <TC0_ConfigClockSource>
	TC0_ConfigClockSource(&GREEN_PWM_CTRL, TC_CLKSEL_DIV1_gc);
    1b5a:	80 e0       	ldi	r24, 0x00	; 0
    1b5c:	98 e0       	ldi	r25, 0x08	; 8
    1b5e:	61 e0       	ldi	r22, 0x01	; 1
    1b60:	0e 94 13 23 	call	0x4626	; 0x4626 <TC0_ConfigClockSource>
	TC0_ConfigClockSource(&BLUE_PWM_CTRL, TC_CLKSEL_DIV1_gc);
    1b64:	80 e0       	ldi	r24, 0x00	; 0
    1b66:	9a e0       	ldi	r25, 0x0A	; 10
    1b68:	61 e0       	ldi	r22, 0x01	; 1
    1b6a:	0e 94 13 23 	call	0x4626	; 0x4626 <TC0_ConfigClockSource>
	BLUE_PWM_CTRL.CNT = 0;
}

void read_period_calibrations ( uint16_t *r, uint16_t *g, uint16_t *b )
{
	*r = EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_R_CONFIG_WORD*2);
    1b6e:	80 e0       	ldi	r24, 0x00	; 0
    1b70:	60 e0       	ldi	r22, 0x00	; 0
    1b72:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1b76:	90 e0       	ldi	r25, 0x00	; 0
    1b78:	80 93 06 20 	sts	0x2006, r24
    1b7c:	90 93 07 20 	sts	0x2007, r25
	*r |= (EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_R_CONFIG_WORD*2+1))<<8;
    1b80:	c0 90 06 20 	lds	r12, 0x2006
    1b84:	d0 90 07 20 	lds	r13, 0x2007
    1b88:	80 e0       	ldi	r24, 0x00	; 0
    1b8a:	61 e0       	ldi	r22, 0x01	; 1
    1b8c:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1b90:	38 2f       	mov	r19, r24
    1b92:	20 e0       	ldi	r18, 0x00	; 0
    1b94:	c2 2a       	or	r12, r18
    1b96:	d3 2a       	or	r13, r19
    1b98:	c0 92 06 20 	sts	0x2006, r12
    1b9c:	d0 92 07 20 	sts	0x2007, r13
	
	*g = EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_G_CONFIG_WORD*2);
    1ba0:	80 e0       	ldi	r24, 0x00	; 0
    1ba2:	62 e0       	ldi	r22, 0x02	; 2
    1ba4:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	80 93 08 20 	sts	0x2008, r24
    1bae:	90 93 09 20 	sts	0x2009, r25
	*g |= (EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_G_CONFIG_WORD*2+1))<<8;
    1bb2:	c0 90 08 20 	lds	r12, 0x2008
    1bb6:	d0 90 09 20 	lds	r13, 0x2009
    1bba:	80 e0       	ldi	r24, 0x00	; 0
    1bbc:	63 e0       	ldi	r22, 0x03	; 3
    1bbe:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1bc2:	38 2f       	mov	r19, r24
    1bc4:	20 e0       	ldi	r18, 0x00	; 0
    1bc6:	c2 2a       	or	r12, r18
    1bc8:	d3 2a       	or	r13, r19
    1bca:	c0 92 08 20 	sts	0x2008, r12
    1bce:	d0 92 09 20 	sts	0x2009, r13
	
	*b = EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_B_CONFIG_WORD*2);
    1bd2:	80 e0       	ldi	r24, 0x00	; 0
    1bd4:	64 e0       	ldi	r22, 0x04	; 4
    1bd6:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	80 93 0a 20 	sts	0x200A, r24
    1be0:	90 93 0b 20 	sts	0x200B, r25
	*b |= (EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_B_CONFIG_WORD*2+1))<<8;
    1be4:	c0 90 0a 20 	lds	r12, 0x200A
    1be8:	d0 90 0b 20 	lds	r13, 0x200B
    1bec:	80 e0       	ldi	r24, 0x00	; 0
    1bee:	65 e0       	ldi	r22, 0x05	; 5
    1bf0:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1bf4:	38 2f       	mov	r19, r24
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	c2 2a       	or	r12, r18
    1bfa:	d3 2a       	or	r13, r19
    1bfc:	c0 92 0a 20 	sts	0x200A, r12
    1c00:	d0 92 0b 20 	sts	0x200B, r13
	TC0_ConfigClockSource(&GREEN_PWM_CTRL, TC_CLKSEL_DIV1_gc);
	TC0_ConfigClockSource(&BLUE_PWM_CTRL, TC_CLKSEL_DIV1_gc);
	
	read_period_calibrations ( &g_iRedCalibrationPeriod, &g_iGreenCalibrationPeriod, &g_iBlueCalibrationPeriod );
	
	TC_SetPeriod(&GREEN_PWM_CTRL, g_iGreenCalibrationPeriod);
    1c04:	80 91 08 20 	lds	r24, 0x2008
    1c08:	90 91 09 20 	lds	r25, 0x2009
    1c0c:	8e a3       	std	Y+38, r24	; 0x26
    1c0e:	9f a3       	std	Y+39, r25	; 0x27
	TC_SetPeriod(&RED_PWM_CTRL, g_iRedCalibrationPeriod);
    1c10:	80 91 06 20 	lds	r24, 0x2006
    1c14:	90 91 07 20 	lds	r25, 0x2007
    1c18:	f8 01       	movw	r30, r16
    1c1a:	86 a3       	std	Z+38, r24	; 0x26
    1c1c:	97 a3       	std	Z+39, r25	; 0x27
	TC_SetPeriod(&BLUE_PWM_CTRL, g_iBlueCalibrationPeriod);
    1c1e:	80 91 0a 20 	lds	r24, 0x200A
    1c22:	90 91 0b 20 	lds	r25, 0x200B
    1c26:	f7 01       	movw	r30, r14
    1c28:	86 a3       	std	Z+38, r24	; 0x26
    1c2a:	97 a3       	std	Z+39, r25	; 0x27
	
	RED_PWM_CTRL.CNT = 0;
    1c2c:	f8 01       	movw	r30, r16
    1c2e:	10 a2       	std	Z+32, r1	; 0x20
    1c30:	11 a2       	std	Z+33, r1	; 0x21
	GREEN_PWM_CTRL.CNT = 0;
    1c32:	18 a2       	std	Y+32, r1	; 0x20
    1c34:	19 a2       	std	Y+33, r1	; 0x21
	BLUE_PWM_CTRL.CNT = 0;
    1c36:	f7 01       	movw	r30, r14
    1c38:	10 a2       	std	Z+32, r1	; 0x20
    1c3a:	11 a2       	std	Z+33, r1	; 0x21
}
    1c3c:	df 91       	pop	r29
    1c3e:	cf 91       	pop	r28
    1c40:	1f 91       	pop	r17
    1c42:	0f 91       	pop	r16
    1c44:	ff 90       	pop	r15
    1c46:	ef 90       	pop	r14
    1c48:	df 90       	pop	r13
    1c4a:	cf 90       	pop	r12
    1c4c:	08 95       	ret

00001c4e <read_period_calibrations>:

void read_period_calibrations ( uint16_t *r, uint16_t *g, uint16_t *b )
{
    1c4e:	cf 92       	push	r12
    1c50:	df 92       	push	r13
    1c52:	ef 92       	push	r14
    1c54:	ff 92       	push	r15
    1c56:	0f 93       	push	r16
    1c58:	1f 93       	push	r17
    1c5a:	cf 93       	push	r28
    1c5c:	df 93       	push	r29
    1c5e:	7c 01       	movw	r14, r24
    1c60:	6b 01       	movw	r12, r22
    1c62:	ea 01       	movw	r28, r20
	*r = EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_R_CONFIG_WORD*2);
    1c64:	80 e0       	ldi	r24, 0x00	; 0
    1c66:	60 e0       	ldi	r22, 0x00	; 0
    1c68:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1c6c:	08 2f       	mov	r16, r24
    1c6e:	10 e0       	ldi	r17, 0x00	; 0
    1c70:	f7 01       	movw	r30, r14
    1c72:	00 83       	st	Z, r16
    1c74:	11 83       	std	Z+1, r17	; 0x01
	*r |= (EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_R_CONFIG_WORD*2+1))<<8;
    1c76:	80 e0       	ldi	r24, 0x00	; 0
    1c78:	61 e0       	ldi	r22, 0x01	; 1
    1c7a:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1c7e:	38 2f       	mov	r19, r24
    1c80:	20 e0       	ldi	r18, 0x00	; 0
    1c82:	02 2b       	or	r16, r18
    1c84:	13 2b       	or	r17, r19
    1c86:	f7 01       	movw	r30, r14
    1c88:	00 83       	st	Z, r16
    1c8a:	11 83       	std	Z+1, r17	; 0x01
	
	*g = EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_G_CONFIG_WORD*2);
    1c8c:	80 e0       	ldi	r24, 0x00	; 0
    1c8e:	62 e0       	ldi	r22, 0x02	; 2
    1c90:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1c94:	08 2f       	mov	r16, r24
    1c96:	10 e0       	ldi	r17, 0x00	; 0
    1c98:	f6 01       	movw	r30, r12
    1c9a:	00 83       	st	Z, r16
    1c9c:	11 83       	std	Z+1, r17	; 0x01
	*g |= (EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_G_CONFIG_WORD*2+1))<<8;
    1c9e:	80 e0       	ldi	r24, 0x00	; 0
    1ca0:	63 e0       	ldi	r22, 0x03	; 3
    1ca2:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1ca6:	38 2f       	mov	r19, r24
    1ca8:	20 e0       	ldi	r18, 0x00	; 0
    1caa:	02 2b       	or	r16, r18
    1cac:	13 2b       	or	r17, r19
    1cae:	f6 01       	movw	r30, r12
    1cb0:	00 83       	st	Z, r16
    1cb2:	11 83       	std	Z+1, r17	; 0x01
	
	*b = EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_B_CONFIG_WORD*2);
    1cb4:	80 e0       	ldi	r24, 0x00	; 0
    1cb6:	64 e0       	ldi	r22, 0x04	; 4
    1cb8:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1cbc:	08 2f       	mov	r16, r24
    1cbe:	10 e0       	ldi	r17, 0x00	; 0
    1cc0:	08 83       	st	Y, r16
    1cc2:	19 83       	std	Y+1, r17	; 0x01
	*b |= (EEPROM_ReadByte	(EEPROM_LED_CONFIG_PAGE, EEPROM_B_CONFIG_WORD*2+1))<<8;
    1cc4:	80 e0       	ldi	r24, 0x00	; 0
    1cc6:	65 e0       	ldi	r22, 0x05	; 5
    1cc8:	0e 94 35 1f 	call	0x3e6a	; 0x3e6a <EEPROM_ReadByte>
    1ccc:	38 2f       	mov	r19, r24
    1cce:	20 e0       	ldi	r18, 0x00	; 0
    1cd0:	02 2b       	or	r16, r18
    1cd2:	13 2b       	or	r17, r19
    1cd4:	08 83       	st	Y, r16
    1cd6:	19 83       	std	Y+1, r17	; 0x01
}
    1cd8:	df 91       	pop	r29
    1cda:	cf 91       	pop	r28
    1cdc:	1f 91       	pop	r17
    1cde:	0f 91       	pop	r16
    1ce0:	ff 90       	pop	r15
    1ce2:	ef 90       	pop	r14
    1ce4:	df 90       	pop	r13
    1ce6:	cf 90       	pop	r12
    1ce8:	08 95       	ret

00001cea <write_period_calibrations>:

void write_period_calibrations ( uint16_t r, uint16_t g, uint16_t b )
{
    1cea:	cf 92       	push	r12
    1cec:	df 92       	push	r13
    1cee:	ef 92       	push	r14
    1cf0:	ff 92       	push	r15
    1cf2:	0f 93       	push	r16
    1cf4:	1f 93       	push	r17
    1cf6:	cf 93       	push	r28
    1cf8:	df 93       	push	r29
    1cfa:	7c 01       	movw	r14, r24
    1cfc:	8b 01       	movw	r16, r22
    1cfe:	ea 01       	movw	r28, r20
	EEPROM_ErasePage( EEPROM_LED_CONFIG_PAGE );
    1d00:	80 e0       	ldi	r24, 0x00	; 0
    1d02:	0e 94 d2 1f 	call	0x3fa4	; 0x3fa4 <EEPROM_ErasePage>
	
	EEPROM_WriteByte(EEPROM_LED_CONFIG_PAGE, EEPROM_R_CONFIG_WORD*2, r&0xFF);
    1d06:	80 e0       	ldi	r24, 0x00	; 0
    1d08:	60 e0       	ldi	r22, 0x00	; 0
    1d0a:	4e 2d       	mov	r20, r14
    1d0c:	0e 94 f1 1e 	call	0x3de2	; 0x3de2 <EEPROM_WriteByte>
	EEPROM_WriteByte(EEPROM_LED_CONFIG_PAGE, EEPROM_R_CONFIG_WORD*2+1, (r>>8)&0xFF);
    1d10:	80 e0       	ldi	r24, 0x00	; 0
    1d12:	61 e0       	ldi	r22, 0x01	; 1
    1d14:	4f 2d       	mov	r20, r15
    1d16:	0e 94 f1 1e 	call	0x3de2	; 0x3de2 <EEPROM_WriteByte>
	
	EEPROM_WriteByte(EEPROM_LED_CONFIG_PAGE, EEPROM_G_CONFIG_WORD*2, g&0xFF);
    1d1a:	80 e0       	ldi	r24, 0x00	; 0
    1d1c:	62 e0       	ldi	r22, 0x02	; 2
    1d1e:	40 2f       	mov	r20, r16
    1d20:	0e 94 f1 1e 	call	0x3de2	; 0x3de2 <EEPROM_WriteByte>
	EEPROM_WriteByte(EEPROM_LED_CONFIG_PAGE, EEPROM_G_CONFIG_WORD*2+1, (g>>8)&0xFF);
    1d24:	80 e0       	ldi	r24, 0x00	; 0
    1d26:	63 e0       	ldi	r22, 0x03	; 3
    1d28:	41 2f       	mov	r20, r17
    1d2a:	0e 94 f1 1e 	call	0x3de2	; 0x3de2 <EEPROM_WriteByte>
	
	EEPROM_WriteByte(EEPROM_LED_CONFIG_PAGE, EEPROM_B_CONFIG_WORD*2, b&0xFF);
    1d2e:	80 e0       	ldi	r24, 0x00	; 0
    1d30:	64 e0       	ldi	r22, 0x04	; 4
    1d32:	6e 01       	movw	r12, r28
    1d34:	4c 2f       	mov	r20, r28
    1d36:	0e 94 f1 1e 	call	0x3de2	; 0x3de2 <EEPROM_WriteByte>
	EEPROM_WriteByte(EEPROM_LED_CONFIG_PAGE, EEPROM_B_CONFIG_WORD*2+1, (b>>8)&0xFF);
    1d3a:	80 e0       	ldi	r24, 0x00	; 0
    1d3c:	65 e0       	ldi	r22, 0x05	; 5
    1d3e:	4d 2d       	mov	r20, r13
    1d40:	0e 94 f1 1e 	call	0x3de2	; 0x3de2 <EEPROM_WriteByte>
	
	TC_SetPeriod(&GREEN_PWM_CTRL, g);
    1d44:	e0 e0       	ldi	r30, 0x00	; 0
    1d46:	f8 e0       	ldi	r31, 0x08	; 8
    1d48:	06 a3       	std	Z+38, r16	; 0x26
    1d4a:	17 a3       	std	Z+39, r17	; 0x27
	TC_SetPeriod(&RED_PWM_CTRL, r);
    1d4c:	e0 e0       	ldi	r30, 0x00	; 0
    1d4e:	f9 e0       	ldi	r31, 0x09	; 9
    1d50:	e6 a2       	std	Z+38, r14	; 0x26
    1d52:	f7 a2       	std	Z+39, r15	; 0x27
	TC_SetPeriod(&BLUE_PWM_CTRL, b);
    1d54:	e0 e0       	ldi	r30, 0x00	; 0
    1d56:	fa e0       	ldi	r31, 0x0A	; 10
    1d58:	c6 a3       	std	Z+38, r28	; 0x26
    1d5a:	d7 a3       	std	Z+39, r29	; 0x27
    1d5c:	df 91       	pop	r29
    1d5e:	cf 91       	pop	r28
    1d60:	1f 91       	pop	r17
    1d62:	0f 91       	pop	r16
    1d64:	ff 90       	pop	r15
    1d66:	ef 90       	pop	r14
    1d68:	df 90       	pop	r13
    1d6a:	cf 90       	pop	r12
    1d6c:	08 95       	ret

00001d6e <hall_sensor_handler>:

#include "AniBike2V7BT_Internal.h"

void hall_sensor_handler ( void )
{
	printf_P ( PSTR("Hall Sensor\r\n"));
    1d6e:	00 d0       	rcall	.+0      	; 0x1d70 <hall_sensor_handler+0x2>
    1d70:	8b e1       	ldi	r24, 0x1B	; 27
    1d72:	92 e0       	ldi	r25, 0x02	; 2
    1d74:	ed b7       	in	r30, 0x3d	; 61
    1d76:	fe b7       	in	r31, 0x3e	; 62
    1d78:	81 83       	std	Z+1, r24	; 0x01
    1d7a:	92 83       	std	Z+2, r25	; 0x02
    1d7c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1d80:	0f 90       	pop	r0
    1d82:	0f 90       	pop	r0
}
    1d84:	08 95       	ret

00001d86 <main>:
/*****************************************************************
 *			M A I N    F U N C T I O N 
 *****************************************************************/
int main(void)
{
	SetClockFreq ( 16 );
    1d86:	80 e1       	ldi	r24, 0x10	; 16
    1d88:	0e 94 d6 04 	call	0x9ac	; 0x9ac <SetClockFreq>
	
	initialize_hall_sensor(  );
    1d8c:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <initialize_hall_sensor>
	initialize_lighting_system(  );	
    1d90:	0e 94 3c 0d 	call	0x1a78	; 0x1a78 <initialize_lighting_system>
	dataflash_spi_init (  );
    1d94:	0e 94 a7 1b 	call	0x374e	; 0x374e <dataflash_spi_init>
	
	swUART_ConfigureDevice ( 0 );
    1d98:	80 e0       	ldi	r24, 0x00	; 0
    1d9a:	90 e0       	ldi	r25, 0x00	; 0
    1d9c:	0e 94 11 22 	call	0x4422	; 0x4422 <swUART_ConfigureDevice>
	swUART_SetRxInterruptLevel ( 3 );
    1da0:	83 e0       	ldi	r24, 0x03	; 3
    1da2:	90 e0       	ldi	r25, 0x00	; 0
    1da4:	0e 94 7b 22 	call	0x44f6	; 0x44f6 <swUART_SetRxInterruptLevel>
	swUART_SetInterruptHandler ( rx_handler );
    1da8:	88 ea       	ldi	r24, 0xA8	; 168
    1daa:	98 e1       	ldi	r25, 0x18	; 24
    1dac:	0e 94 d5 22 	call	0x45aa	; 0x45aa <swUART_SetInterruptHandler>
	set_hall_interrupt_handler( hall_sensor_handler );
    1db0:	87 eb       	ldi	r24, 0xB7	; 183
    1db2:	9e e0       	ldi	r25, 0x0E	; 14
    1db4:	0e 94 0e 0d 	call	0x1a1c	; 0x1a1c <set_hall_interrupt_handler>
	
	anibike_dl_initialize ( ANIBIKE_DL_MASTER );	
    1db8:	80 e0       	ldi	r24, 0x00	; 0
    1dba:	0e 94 1e 05 	call	0xa3c	; 0xa3c <anibike_dl_initialize>
	
	sei ( );
    1dbe:	78 94       	sei
    1dc0:	ff cf       	rjmp	.-2      	; 0x1dc0 <main+0x3a>

00001dc2 <tm_cmd_software_reset>:
	Resets the microcontroller   
*/
/**************************************************************************/
void tm_cmd_software_reset	(U8 argc, char **argv)
{
	CPU_CCP=CCP_IOREG_gc;
    1dc2:	88 ed       	ldi	r24, 0xD8	; 216
    1dc4:	84 bf       	out	0x34, r24	; 52
	RST.CTRL=RST_SWRST_bm;
    1dc6:	81 e0       	ldi	r24, 0x01	; 1
    1dc8:	e8 e7       	ldi	r30, 0x78	; 120
    1dca:	f0 e0       	ldi	r31, 0x00	; 0
    1dcc:	81 83       	std	Z+1, r24	; 0x01
}
    1dce:	08 95       	ret

00001dd0 <tm_cmd_write_dl>:
/*!
	Send data to Secondary ANIBIKE Board and get the response  
*/
/**************************************************************************/
void tm_cmd_write_dl		(U8 argc, char **argv)
{
    1dd0:	fb 01       	movw	r30, r22
	uint8_t result = anibike_dl_send_data ((uint8_t*)((void*)(argv[1])), strlen(argv[1]));	
    1dd2:	82 81       	ldd	r24, Z+2	; 0x02
    1dd4:	93 81       	ldd	r25, Z+3	; 0x03
    1dd6:	fc 01       	movw	r30, r24
    1dd8:	df 01       	movw	r26, r30
    1dda:	0d 90       	ld	r0, X+
    1ddc:	00 20       	and	r0, r0
    1dde:	e9 f7       	brne	.-6      	; 0x1dda <tm_cmd_write_dl+0xa>
    1de0:	bd 01       	movw	r22, r26
    1de2:	61 50       	subi	r22, 0x01	; 1
    1de4:	70 40       	sbci	r23, 0x00	; 0
    1de6:	6e 1b       	sub	r22, r30
    1de8:	7f 0b       	sbc	r23, r31
    1dea:	0e 94 84 05 	call	0xb08	; 0xb08 <anibike_dl_send_data>
	
	switch (result)
    1dee:	81 30       	cpi	r24, 0x01	; 1
    1df0:	09 f1       	breq	.+66     	; 0x1e34 <tm_cmd_write_dl+0x64>
    1df2:	81 30       	cpi	r24, 0x01	; 1
    1df4:	28 f0       	brcs	.+10     	; 0x1e00 <tm_cmd_write_dl+0x30>
    1df6:	82 30       	cpi	r24, 0x02	; 2
    1df8:	59 f1       	breq	.+86     	; 0x1e50 <tm_cmd_write_dl+0x80>
    1dfa:	83 30       	cpi	r24, 0x03	; 3
    1dfc:	69 f0       	breq	.+26     	; 0x1e18 <tm_cmd_write_dl+0x48>
    1dfe:	08 95       	ret
	{
		case 0: printf_P( PSTR("transaction successful (ACKed)\r\n")); break;
    1e00:	00 d0       	rcall	.+0      	; 0x1e02 <tm_cmd_write_dl+0x32>
    1e02:	86 e6       	ldi	r24, 0x66	; 102
    1e04:	92 e0       	ldi	r25, 0x02	; 2
    1e06:	ed b7       	in	r30, 0x3d	; 61
    1e08:	fe b7       	in	r31, 0x3e	; 62
    1e0a:	81 83       	std	Z+1, r24	; 0x01
    1e0c:	92 83       	std	Z+2, r25	; 0x02
    1e0e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1e12:	0f 90       	pop	r0
    1e14:	0f 90       	pop	r0
    1e16:	08 95       	ret
		case 1: printf_P( PSTR("no slave detected\r\n")); break;
		case 2: printf_P( PSTR("slave does not respond\r\n")); break;
		case 3: printf_P( PSTR("received NACK\r\n")); break;
    1e18:	00 d0       	rcall	.+0      	; 0x1e1a <tm_cmd_write_dl+0x4a>
    1e1a:	89 e2       	ldi	r24, 0x29	; 41
    1e1c:	92 e0       	ldi	r25, 0x02	; 2
    1e1e:	ad b7       	in	r26, 0x3d	; 61
    1e20:	be b7       	in	r27, 0x3e	; 62
    1e22:	11 96       	adiw	r26, 0x01	; 1
    1e24:	8d 93       	st	X+, r24
    1e26:	9c 93       	st	X, r25
    1e28:	12 97       	sbiw	r26, 0x02	; 2
    1e2a:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1e2e:	0f 90       	pop	r0
    1e30:	0f 90       	pop	r0
    1e32:	08 95       	ret
	uint8_t result = anibike_dl_send_data ((uint8_t*)((void*)(argv[1])), strlen(argv[1]));	
	
	switch (result)
	{
		case 0: printf_P( PSTR("transaction successful (ACKed)\r\n")); break;
		case 1: printf_P( PSTR("no slave detected\r\n")); break;
    1e34:	00 d0       	rcall	.+0      	; 0x1e36 <tm_cmd_write_dl+0x66>
    1e36:	82 e5       	ldi	r24, 0x52	; 82
    1e38:	92 e0       	ldi	r25, 0x02	; 2
    1e3a:	ad b7       	in	r26, 0x3d	; 61
    1e3c:	be b7       	in	r27, 0x3e	; 62
    1e3e:	11 96       	adiw	r26, 0x01	; 1
    1e40:	8d 93       	st	X+, r24
    1e42:	9c 93       	st	X, r25
    1e44:	12 97       	sbiw	r26, 0x02	; 2
    1e46:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1e4a:	0f 90       	pop	r0
    1e4c:	0f 90       	pop	r0
    1e4e:	08 95       	ret
		case 2: printf_P( PSTR("slave does not respond\r\n")); break;
    1e50:	00 d0       	rcall	.+0      	; 0x1e52 <tm_cmd_write_dl+0x82>
    1e52:	89 e3       	ldi	r24, 0x39	; 57
    1e54:	92 e0       	ldi	r25, 0x02	; 2
    1e56:	ed b7       	in	r30, 0x3d	; 61
    1e58:	fe b7       	in	r31, 0x3e	; 62
    1e5a:	81 83       	std	Z+1, r24	; 0x01
    1e5c:	92 83       	std	Z+2, r25	; 0x02
    1e5e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1e62:	0f 90       	pop	r0
    1e64:	0f 90       	pop	r0
    1e66:	08 95       	ret

00001e68 <tm_cmd_cs_high>:
	Pull up CS pin   
*/
/**************************************************************************/
void tm_cmd_cs_high			(U8 argc, char **argv)
{
	CS_UP;
    1e68:	80 e1       	ldi	r24, 0x10	; 16
    1e6a:	e0 e6       	ldi	r30, 0x60	; 96
    1e6c:	f6 e0       	ldi	r31, 0x06	; 6
    1e6e:	85 83       	std	Z+5, r24	; 0x05
	printf_P (PSTR("OK\r\n"));
    1e70:	00 d0       	rcall	.+0      	; 0x1e72 <tm_cmd_cs_high+0xa>
    1e72:	82 e0       	ldi	r24, 0x02	; 2
    1e74:	97 e0       	ldi	r25, 0x07	; 7
    1e76:	ed b7       	in	r30, 0x3d	; 61
    1e78:	fe b7       	in	r31, 0x3e	; 62
    1e7a:	81 83       	std	Z+1, r24	; 0x01
    1e7c:	92 83       	std	Z+2, r25	; 0x02
    1e7e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1e82:	0f 90       	pop	r0
    1e84:	0f 90       	pop	r0
}
    1e86:	08 95       	ret

00001e88 <tm_cmd_cs_low>:
	Pull down CS pin   
*/
/**************************************************************************/
void tm_cmd_cs_low			(U8 argc, char **argv)
{
	CS_DOWN;
    1e88:	80 e1       	ldi	r24, 0x10	; 16
    1e8a:	e0 e6       	ldi	r30, 0x60	; 96
    1e8c:	f6 e0       	ldi	r31, 0x06	; 6
    1e8e:	86 83       	std	Z+6, r24	; 0x06
	printf_P (PSTR("OK\r\n"));
    1e90:	00 d0       	rcall	.+0      	; 0x1e92 <tm_cmd_cs_low+0xa>
    1e92:	87 e0       	ldi	r24, 0x07	; 7
    1e94:	97 e0       	ldi	r25, 0x07	; 7
    1e96:	ed b7       	in	r30, 0x3d	; 61
    1e98:	fe b7       	in	r31, 0x3e	; 62
    1e9a:	81 83       	std	Z+1, r24	; 0x01
    1e9c:	92 83       	std	Z+2, r25	; 0x02
    1e9e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1ea2:	0f 90       	pop	r0
    1ea4:	0f 90       	pop	r0
}
    1ea6:	08 95       	ret

00001ea8 <tm_cmd_repa>:
	Print-out the soft parameters of the system   
*/
/**************************************************************************/
void tm_cmd_repa			(U8 argc, char **argv)
{
	printf_P ( PSTR("COLOR_DEPTH:%03d;"
    1ea8:	8d b7       	in	r24, 0x3d	; 61
    1eaa:	9e b7       	in	r25, 0x3e	; 62
    1eac:	0a 97       	sbiw	r24, 0x0a	; 10
    1eae:	8d bf       	out	0x3d, r24	; 61
    1eb0:	9e bf       	out	0x3e, r25	; 62
    1eb2:	ed b7       	in	r30, 0x3d	; 61
    1eb4:	fe b7       	in	r31, 0x3e	; 62
    1eb6:	31 96       	adiw	r30, 0x01	; 1
    1eb8:	8c e0       	ldi	r24, 0x0C	; 12
    1eba:	98 e0       	ldi	r25, 0x08	; 8
    1ebc:	ad b7       	in	r26, 0x3d	; 61
    1ebe:	be b7       	in	r27, 0x3e	; 62
    1ec0:	11 96       	adiw	r26, 0x01	; 1
    1ec2:	8d 93       	st	X+, r24
    1ec4:	9c 93       	st	X, r25
    1ec6:	12 97       	sbiw	r26, 0x02	; 2
    1ec8:	84 e0       	ldi	r24, 0x04	; 4
    1eca:	90 e0       	ldi	r25, 0x00	; 0
    1ecc:	82 83       	std	Z+2, r24	; 0x02
    1ece:	93 83       	std	Z+3, r25	; 0x03
    1ed0:	83 e0       	ldi	r24, 0x03	; 3
    1ed2:	90 e0       	ldi	r25, 0x00	; 0
    1ed4:	84 83       	std	Z+4, r24	; 0x04
    1ed6:	95 83       	std	Z+5, r25	; 0x05
    1ed8:	8c e0       	ldi	r24, 0x0C	; 12
    1eda:	90 e0       	ldi	r25, 0x00	; 0
    1edc:	86 83       	std	Z+6, r24	; 0x06
    1ede:	97 83       	std	Z+7, r25	; 0x07
    1ee0:	80 e2       	ldi	r24, 0x20	; 32
    1ee2:	90 e0       	ldi	r25, 0x00	; 0
    1ee4:	80 87       	std	Z+8, r24	; 0x08
    1ee6:	91 87       	std	Z+9, r25	; 0x09
    1ee8:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1eec:	8d b7       	in	r24, 0x3d	; 61
    1eee:	9e b7       	in	r25, 0x3e	; 62
    1ef0:	0a 96       	adiw	r24, 0x0a	; 10
    1ef2:	8d bf       	out	0x3d, r24	; 61
    1ef4:	9e bf       	out	0x3e, r25	; 62
					"MAX_FRAMES:%03d;eol\r\n"), 
				ANIBIKE_COLOR_DEPTH,
				FS_FRAME_BLOCKS,
				FS_FILENAME_LENGTH,
				FS_FILE_MAX_FRAMES);
}
    1ef6:	08 95       	ret

00001ef8 <tm_cmd_echo_on>:
	echo is on
*/
/**************************************************************************/
void tm_cmd_echo_on(U8 argc, char **argv)
{
	g_EchoOnOff = 1;
    1ef8:	81 e0       	ldi	r24, 0x01	; 1
    1efa:	80 93 30 20 	sts	0x2030, r24
	printf_P (PSTR("OK\r\n"));
    1efe:	00 d0       	rcall	.+0      	; 0x1f00 <tm_cmd_echo_on+0x8>
    1f00:	88 e1       	ldi	r24, 0x18	; 24
    1f02:	99 e0       	ldi	r25, 0x09	; 9
    1f04:	ed b7       	in	r30, 0x3d	; 61
    1f06:	fe b7       	in	r31, 0x3e	; 62
    1f08:	81 83       	std	Z+1, r24	; 0x01
    1f0a:	92 83       	std	Z+2, r25	; 0x02
    1f0c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1f10:	0f 90       	pop	r0
    1f12:	0f 90       	pop	r0
}
    1f14:	08 95       	ret

00001f16 <tm_cmd_start_all>:
	Exited the transfer mode so start up all the other stuff
*/
/**************************************************************************/
void tm_cmd_start_all(U8 argc, char **argv)
{
	g_isOperating = 1;
    1f16:	81 e0       	ldi	r24, 0x01	; 1
    1f18:	80 93 2b 22 	sts	0x222B, r24

//	TIMSK1 = (1<<OCIE1A);	// Compare Interrupt
//	TIMSK2 = (1<<OCIE2A); 	// Compare interrupt
//	SET_ROW(0);

	CS_UP;
    1f1c:	80 e1       	ldi	r24, 0x10	; 16
    1f1e:	e0 e6       	ldi	r30, 0x60	; 96
    1f20:	f6 e0       	ldi	r31, 0x06	; 6
    1f22:	85 83       	std	Z+5, r24	; 0x05
//	g_iCurrentFrameCycle = 0;

	
	printf_P (PSTR("OK\r\n"));
    1f24:	00 d0       	rcall	.+0      	; 0x1f26 <tm_cmd_start_all+0x10>
    1f26:	8d e1       	ldi	r24, 0x1D	; 29
    1f28:	99 e0       	ldi	r25, 0x09	; 9
    1f2a:	ed b7       	in	r30, 0x3d	; 61
    1f2c:	fe b7       	in	r31, 0x3e	; 62
    1f2e:	81 83       	std	Z+1, r24	; 0x01
    1f30:	92 83       	std	Z+2, r25	; 0x02
    1f32:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1f36:	0f 90       	pop	r0
    1f38:	0f 90       	pop	r0
}
    1f3a:	08 95       	ret

00001f3c <tm_cmd_stop_all>:
	Entered the transfer mode so stop all the other stuff
*/
/**************************************************************************/
void tm_cmd_stop_all(U8 argc, char **argv)
{
	g_isOperating = 0;
    1f3c:	10 92 2b 22 	sts	0x222B, r1
//	TIMSK1 = 0;	// Compare Interrupt
//	TIMSK2 = 0; // Compare interrupt

//	ROW_PORT = 0x00;

	CS_UP;
    1f40:	80 e1       	ldi	r24, 0x10	; 16
    1f42:	e0 e6       	ldi	r30, 0x60	; 96
    1f44:	f6 e0       	ldi	r31, 0x06	; 6
    1f46:	85 83       	std	Z+5, r24	; 0x05

	printf_P (PSTR("OK\r\n"));
    1f48:	00 d0       	rcall	.+0      	; 0x1f4a <tm_cmd_stop_all+0xe>
    1f4a:	82 e2       	ldi	r24, 0x22	; 34
    1f4c:	99 e0       	ldi	r25, 0x09	; 9
    1f4e:	ed b7       	in	r30, 0x3d	; 61
    1f50:	fe b7       	in	r31, 0x3e	; 62
    1f52:	81 83       	std	Z+1, r24	; 0x01
    1f54:	92 83       	std	Z+2, r25	; 0x02
    1f56:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1f5a:	0f 90       	pop	r0
    1f5c:	0f 90       	pop	r0
}
    1f5e:	08 95       	ret

00001f60 <tm_cmd_echo_off>:
	echo is off    
*/
/**************************************************************************/
void tm_cmd_echo_off(U8 argc, char **argv)
{
	g_EchoOnOff = 0;
    1f60:	10 92 30 20 	sts	0x2030, r1
	printf_P (PSTR("OK\r\n"));
    1f64:	00 d0       	rcall	.+0      	; 0x1f66 <tm_cmd_echo_off+0x6>
    1f66:	87 e2       	ldi	r24, 0x27	; 39
    1f68:	99 e0       	ldi	r25, 0x09	; 9
    1f6a:	ed b7       	in	r30, 0x3d	; 61
    1f6c:	fe b7       	in	r31, 0x3e	; 62
    1f6e:	81 83       	std	Z+1, r24	; 0x01
    1f70:	92 83       	std	Z+2, r25	; 0x02
    1f72:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    1f76:	0f 90       	pop	r0
    1f78:	0f 90       	pop	r0
}
    1f7a:	08 95       	ret

00001f7c <tm_cmd_write_led_cal>:
/*!
	Store the calibration values for the LEDs (max counter number)  
*/
/**************************************************************************/
void tm_cmd_write_led_cal (U8 argc, char **argv)
{
    1f7c:	af 92       	push	r10
    1f7e:	bf 92       	push	r11
    1f80:	cf 92       	push	r12
    1f82:	df 92       	push	r13
    1f84:	ef 92       	push	r14
    1f86:	ff 92       	push	r15
    1f88:	0f 93       	push	r16
    1f8a:	1f 93       	push	r17
    1f8c:	cf 93       	push	r28
    1f8e:	df 93       	push	r29
    1f90:	eb 01       	movw	r28, r22
	if (argc != 4)
    1f92:	84 30       	cpi	r24, 0x04	; 4
    1f94:	b1 f0       	breq	.+44     	; 0x1fc2 <tm_cmd_write_led_cal+0x46>
	{
		printf_P( PSTR("usage: write_cal red16 green16 blue16\r\n"));
    1f96:	00 d0       	rcall	.+0      	; 0x1f98 <tm_cmd_write_led_cal+0x1c>
    1f98:	87 e8       	ldi	r24, 0x87	; 135
    1f9a:	92 e0       	ldi	r25, 0x02	; 2
    1f9c:	ed b7       	in	r30, 0x3d	; 61
    1f9e:	fe b7       	in	r31, 0x3e	; 62
    1fa0:	81 83       	std	Z+1, r24	; 0x01
    1fa2:	92 83       	std	Z+2, r25	; 0x02
    1fa4:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;	
    1fa8:	0f 90       	pop	r0
    1faa:	0f 90       	pop	r0
	write_period_calibrations ( g_iRedCalibrationPeriod, g_iGreenCalibrationPeriod, g_iBlueCalibrationPeriod );
	
	TC_SetPeriod(&GREEN_PWM_CTRL, g_iGreenCalibrationPeriod);
	TC_SetPeriod(&RED_PWM_CTRL, g_iRedCalibrationPeriod);
	TC_SetPeriod(&BLUE_PWM_CTRL, g_iBlueCalibrationPeriod);
}
    1fac:	df 91       	pop	r29
    1fae:	cf 91       	pop	r28
    1fb0:	1f 91       	pop	r17
    1fb2:	0f 91       	pop	r16
    1fb4:	ff 90       	pop	r15
    1fb6:	ef 90       	pop	r14
    1fb8:	df 90       	pop	r13
    1fba:	cf 90       	pop	r12
    1fbc:	bf 90       	pop	r11
    1fbe:	af 90       	pop	r10
    1fc0:	08 95       	ret
	if (argc != 4)
	{
		printf_P( PSTR("usage: write_cal red16 green16 blue16\r\n"));
		return;	
	}
	g_iRedCalibrationPeriod = atol(argv[1]);
    1fc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fc4:	9b 81       	ldd	r25, Y+3	; 0x03
    1fc6:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    1fca:	7b 01       	movw	r14, r22
    1fcc:	8c 01       	movw	r16, r24
    1fce:	60 93 06 20 	sts	0x2006, r22
    1fd2:	70 93 07 20 	sts	0x2007, r23
	g_iGreenCalibrationPeriod = atol(argv[2]);
    1fd6:	8c 81       	ldd	r24, Y+4	; 0x04
    1fd8:	9d 81       	ldd	r25, Y+5	; 0x05
    1fda:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    1fde:	5b 01       	movw	r10, r22
    1fe0:	6c 01       	movw	r12, r24
    1fe2:	60 93 08 20 	sts	0x2008, r22
    1fe6:	70 93 09 20 	sts	0x2009, r23
	g_iBlueCalibrationPeriod = atol(argv[3]);
    1fea:	8e 81       	ldd	r24, Y+6	; 0x06
    1fec:	9f 81       	ldd	r25, Y+7	; 0x07
    1fee:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    1ff2:	9b 01       	movw	r18, r22
    1ff4:	ac 01       	movw	r20, r24
    1ff6:	60 93 0a 20 	sts	0x200A, r22
    1ffa:	70 93 0b 20 	sts	0x200B, r23
	
	write_period_calibrations ( g_iRedCalibrationPeriod, g_iGreenCalibrationPeriod, g_iBlueCalibrationPeriod );
    1ffe:	c7 01       	movw	r24, r14
    2000:	b5 01       	movw	r22, r10
    2002:	a9 01       	movw	r20, r18
    2004:	0e 94 75 0e 	call	0x1cea	; 0x1cea <write_period_calibrations>
	
	TC_SetPeriod(&GREEN_PWM_CTRL, g_iGreenCalibrationPeriod);
    2008:	80 91 08 20 	lds	r24, 0x2008
    200c:	90 91 09 20 	lds	r25, 0x2009
    2010:	e0 e0       	ldi	r30, 0x00	; 0
    2012:	f8 e0       	ldi	r31, 0x08	; 8
    2014:	86 a3       	std	Z+38, r24	; 0x26
    2016:	97 a3       	std	Z+39, r25	; 0x27
	TC_SetPeriod(&RED_PWM_CTRL, g_iRedCalibrationPeriod);
    2018:	80 91 06 20 	lds	r24, 0x2006
    201c:	90 91 07 20 	lds	r25, 0x2007
    2020:	e0 e0       	ldi	r30, 0x00	; 0
    2022:	f9 e0       	ldi	r31, 0x09	; 9
    2024:	86 a3       	std	Z+38, r24	; 0x26
    2026:	97 a3       	std	Z+39, r25	; 0x27
	TC_SetPeriod(&BLUE_PWM_CTRL, g_iBlueCalibrationPeriod);
    2028:	80 91 0a 20 	lds	r24, 0x200A
    202c:	90 91 0b 20 	lds	r25, 0x200B
    2030:	e0 e0       	ldi	r30, 0x00	; 0
    2032:	fa e0       	ldi	r31, 0x0A	; 10
    2034:	86 a3       	std	Z+38, r24	; 0x26
    2036:	97 a3       	std	Z+39, r25	; 0x27
    2038:	b9 cf       	rjmp	.-142    	; 0x1fac <tm_cmd_write_led_cal+0x30>

0000203a <tm_cmd_read_led_cal>:
	Read the calibration values for the LEDs (max counter number)  
*/
/**************************************************************************/
void tm_cmd_read_led_cal	(U8 argc, char **argv)
{
	read_period_calibrations ( &g_iRedCalibrationPeriod, &g_iGreenCalibrationPeriod, &g_iBlueCalibrationPeriod );
    203a:	86 e0       	ldi	r24, 0x06	; 6
    203c:	90 e2       	ldi	r25, 0x20	; 32
    203e:	68 e0       	ldi	r22, 0x08	; 8
    2040:	70 e2       	ldi	r23, 0x20	; 32
    2042:	4a e0       	ldi	r20, 0x0A	; 10
    2044:	50 e2       	ldi	r21, 0x20	; 32
    2046:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <read_period_calibrations>
	
	printf_P (PSTR("Red: %u;  Green: %u;  Blue: %u; \r\n"), g_iRedCalibrationPeriod,
    204a:	8d b7       	in	r24, 0x3d	; 61
    204c:	9e b7       	in	r25, 0x3e	; 62
    204e:	08 97       	sbiw	r24, 0x08	; 8
    2050:	8d bf       	out	0x3d, r24	; 61
    2052:	9e bf       	out	0x3e, r25	; 62
    2054:	ed b7       	in	r30, 0x3d	; 61
    2056:	fe b7       	in	r31, 0x3e	; 62
    2058:	31 96       	adiw	r30, 0x01	; 1
    205a:	8f ea       	ldi	r24, 0xAF	; 175
    205c:	92 e0       	ldi	r25, 0x02	; 2
    205e:	ad b7       	in	r26, 0x3d	; 61
    2060:	be b7       	in	r27, 0x3e	; 62
    2062:	11 96       	adiw	r26, 0x01	; 1
    2064:	8d 93       	st	X+, r24
    2066:	9c 93       	st	X, r25
    2068:	12 97       	sbiw	r26, 0x02	; 2
    206a:	80 91 06 20 	lds	r24, 0x2006
    206e:	90 91 07 20 	lds	r25, 0x2007
    2072:	82 83       	std	Z+2, r24	; 0x02
    2074:	93 83       	std	Z+3, r25	; 0x03
    2076:	80 91 08 20 	lds	r24, 0x2008
    207a:	90 91 09 20 	lds	r25, 0x2009
    207e:	84 83       	std	Z+4, r24	; 0x04
    2080:	95 83       	std	Z+5, r25	; 0x05
    2082:	80 91 0a 20 	lds	r24, 0x200A
    2086:	90 91 0b 20 	lds	r25, 0x200B
    208a:	86 83       	std	Z+6, r24	; 0x06
    208c:	97 83       	std	Z+7, r25	; 0x07
    208e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2092:	8d b7       	in	r24, 0x3d	; 61
    2094:	9e b7       	in	r25, 0x3e	; 62
    2096:	08 96       	adiw	r24, 0x08	; 8
    2098:	8d bf       	out	0x3d, r24	; 61
    209a:	9e bf       	out	0x3e, r25	; 62
															g_iGreenCalibrationPeriod,
															g_iBlueCalibrationPeriod);
}
    209c:	08 95       	ret

0000209e <tm_cmd_configure_bt>:
/*!
	Configure the BT module for ANIBIKE  
*/
/**************************************************************************/
void tm_cmd_configure_bt (U8 argc, char **argv)
{
    209e:	cf 92       	push	r12
    20a0:	df 92       	push	r13
    20a2:	ef 92       	push	r14
    20a4:	ff 92       	push	r15
    20a6:	0f 93       	push	r16
    20a8:	1f 93       	push	r17
    20aa:	df 93       	push	r29
    20ac:	cf 93       	push	r28
    20ae:	cd b7       	in	r28, 0x3d	; 61
    20b0:	de b7       	in	r29, 0x3e	; 62
    20b2:	e0 97       	sbiw	r28, 0x30	; 48
    20b4:	cd bf       	out	0x3d, r28	; 61
    20b6:	de bf       	out	0x3e, r29	; 62
	uint8_t iTestCommandPass = 0;
	uint8_t iNameChanged = 0;
	uint8_t iUARTChanged = 0;
	char sVersion[16] = {0};
    20b8:	7e 01       	movw	r14, r28
    20ba:	08 94       	sec
    20bc:	e1 1c       	adc	r14, r1
    20be:	f1 1c       	adc	r15, r1
    20c0:	80 e1       	ldi	r24, 0x10	; 16
    20c2:	d7 01       	movw	r26, r14
    20c4:	1d 92       	st	X+, r1
    20c6:	8a 95       	dec	r24
    20c8:	e9 f7       	brne	.-6      	; 0x20c4 <tm_cmd_configure_bt+0x26>
	char sTemp[32] = {0};
    20ca:	8e 01       	movw	r16, r28
    20cc:	0f 5e       	subi	r16, 0xEF	; 239
    20ce:	1f 4f       	sbci	r17, 0xFF	; 255
    20d0:	80 e2       	ldi	r24, 0x20	; 32
    20d2:	f8 01       	movw	r30, r16
    20d4:	11 92       	st	Z+, r1
    20d6:	8a 95       	dec	r24
    20d8:	e9 f7       	brne	.-6      	; 0x20d4 <tm_cmd_configure_bt+0x36>
	char *cTok = NULL;
	
	printf_P( PSTR("Enterring AT mode...\r\n"));
    20da:	00 d0       	rcall	.+0      	; 0x20dc <tm_cmd_configure_bt+0x3e>
    20dc:	8d e6       	ldi	r24, 0x6D	; 109
    20de:	93 e0       	ldi	r25, 0x03	; 3
    20e0:	ad b7       	in	r26, 0x3d	; 61
    20e2:	be b7       	in	r27, 0x3e	; 62
    20e4:	11 96       	adiw	r26, 0x01	; 1
    20e6:	8d 93       	st	X+, r24
    20e8:	9c 93       	st	X, r25
    20ea:	12 97       	sbiw	r26, 0x02	; 2
    20ec:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	PORTA.DIRSET = PIN3_bm;
    20f0:	e0 e0       	ldi	r30, 0x00	; 0
    20f2:	f6 e0       	ldi	r31, 0x06	; 6
    20f4:	88 e0       	ldi	r24, 0x08	; 8
    20f6:	81 83       	std	Z+1, r24	; 0x01
	PORTA.OUTSET = PIN3_bm;
    20f8:	85 83       	std	Z+5, r24	; 0x05
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    20fa:	8f e3       	ldi	r24, 0x3F	; 63
    20fc:	9d e0       	ldi	r25, 0x0D	; 13
    20fe:	a3 e0       	ldi	r26, 0x03	; 3
    2100:	81 50       	subi	r24, 0x01	; 1
    2102:	90 40       	sbci	r25, 0x00	; 0
    2104:	a0 40       	sbci	r26, 0x00	; 0
    2106:	e1 f7       	brne	.-8      	; 0x2100 <tm_cmd_configure_bt+0x62>
    2108:	00 c0       	rjmp	.+0      	; 0x210a <tm_cmd_configure_bt+0x6c>
    210a:	00 00       	nop
	
	_delay_ms(1000);
	
	printf_P( PSTR("AT\r\n"));
    210c:	88 e6       	ldi	r24, 0x68	; 104
    210e:	93 e0       	ldi	r25, 0x03	; 3
    2110:	ad b7       	in	r26, 0x3d	; 61
    2112:	be b7       	in	r27, 0x3e	; 62
    2114:	11 96       	adiw	r26, 0x01	; 1
    2116:	8d 93       	st	X+, r24
    2118:	9c 93       	st	X, r25
    211a:	12 97       	sbiw	r26, 0x02	; 2
    211c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	if ( gets(sTemp) )
    2120:	0f 90       	pop	r0
    2122:	0f 90       	pop	r0
    2124:	c8 01       	movw	r24, r16
    2126:	0e 94 d2 24 	call	0x49a4	; 0x49a4 <gets>
    212a:	00 97       	sbiw	r24, 0x00	; 0
    212c:	09 f4       	brne	.+2      	; 0x2130 <tm_cmd_configure_bt+0x92>
    212e:	7a c0       	rjmp	.+244    	; 0x2224 <tm_cmd_configure_bt+0x186>
	{
		if ( strstr(sTemp, "OK") )
    2130:	c8 01       	movw	r24, r16
    2132:	6c e0       	ldi	r22, 0x0C	; 12
    2134:	70 e2       	ldi	r23, 0x20	; 32
    2136:	0e 94 06 24 	call	0x480c	; 0x480c <strstr>
    213a:	21 e0       	ldi	r18, 0x01	; 1
    213c:	c2 2e       	mov	r12, r18
    213e:	d1 2c       	mov	r13, r1
    2140:	00 97       	sbiw	r24, 0x00	; 0
    2142:	09 f4       	brne	.+2      	; 0x2146 <tm_cmd_configure_bt+0xa8>
    2144:	6f c0       	rjmp	.+222    	; 0x2224 <tm_cmd_configure_bt+0x186>
			iTestCommandPass = 1;
	}
	
	printf_P( PSTR("AT+VERSION?\r\n"));
    2146:	00 d0       	rcall	.+0      	; 0x2148 <tm_cmd_configure_bt+0xaa>
    2148:	8a e5       	ldi	r24, 0x5A	; 90
    214a:	93 e0       	ldi	r25, 0x03	; 3
    214c:	ed b7       	in	r30, 0x3d	; 61
    214e:	fe b7       	in	r31, 0x3e	; 62
    2150:	81 83       	std	Z+1, r24	; 0x01
    2152:	92 83       	std	Z+2, r25	; 0x02
    2154:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	if ( gets(sTemp) )
    2158:	0f 90       	pop	r0
    215a:	0f 90       	pop	r0
    215c:	c8 01       	movw	r24, r16
    215e:	0e 94 d2 24 	call	0x49a4	; 0x49a4 <gets>
    2162:	00 97       	sbiw	r24, 0x00	; 0
    2164:	79 f0       	breq	.+30     	; 0x2184 <tm_cmd_configure_bt+0xe6>
	{
		cTok = strtok ( sTemp, ":\n" );
    2166:	c8 01       	movw	r24, r16
    2168:	6f e0       	ldi	r22, 0x0F	; 15
    216a:	70 e2       	ldi	r23, 0x20	; 32
    216c:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <strtok>
		cTok = strtok ( NULL, ":\n" );
    2170:	80 e0       	ldi	r24, 0x00	; 0
    2172:	90 e0       	ldi	r25, 0x00	; 0
    2174:	6f e0       	ldi	r22, 0x0F	; 15
    2176:	70 e2       	ldi	r23, 0x20	; 32
    2178:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <strtok>
    217c:	bc 01       	movw	r22, r24
		strcpy (sVersion, cTok);
    217e:	c7 01       	movw	r24, r14
    2180:	0e 94 ff 23 	call	0x47fe	; 0x47fe <strcpy>
	}
	
	printf_P( PSTR("AT+NAME=ANIBIKE_2V7_BT\r\n"));
    2184:	00 d0       	rcall	.+0      	; 0x2186 <tm_cmd_configure_bt+0xe8>
    2186:	81 e4       	ldi	r24, 0x41	; 65
    2188:	93 e0       	ldi	r25, 0x03	; 3
    218a:	ad b7       	in	r26, 0x3d	; 61
    218c:	be b7       	in	r27, 0x3e	; 62
    218e:	11 96       	adiw	r26, 0x01	; 1
    2190:	8d 93       	st	X+, r24
    2192:	9c 93       	st	X, r25
    2194:	12 97       	sbiw	r26, 0x02	; 2
    2196:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	if ( gets(sTemp) )
    219a:	0f 90       	pop	r0
    219c:	0f 90       	pop	r0
    219e:	c8 01       	movw	r24, r16
    21a0:	0e 94 d2 24 	call	0x49a4	; 0x49a4 <gets>
    21a4:	00 97       	sbiw	r24, 0x00	; 0
    21a6:	09 f4       	brne	.+2      	; 0x21aa <tm_cmd_configure_bt+0x10c>
    21a8:	40 c0       	rjmp	.+128    	; 0x222a <tm_cmd_configure_bt+0x18c>
	{
		if ( strstr(sTemp, "OK") )
    21aa:	c8 01       	movw	r24, r16
    21ac:	6c e0       	ldi	r22, 0x0C	; 12
    21ae:	70 e2       	ldi	r23, 0x20	; 32
    21b0:	0e 94 06 24 	call	0x480c	; 0x480c <strstr>
    21b4:	01 e0       	ldi	r16, 0x01	; 1
    21b6:	10 e0       	ldi	r17, 0x00	; 0
    21b8:	00 97       	sbiw	r24, 0x00	; 0
    21ba:	b9 f1       	breq	.+110    	; 0x222a <tm_cmd_configure_bt+0x18c>
	{
		if ( strstr(sTemp, "OK") )
			iUARTChanged = 1;
	}	*/
	
	PORTA.OUTCLR = PIN3_bm;	
    21bc:	88 e0       	ldi	r24, 0x08	; 8
    21be:	e0 e0       	ldi	r30, 0x00	; 0
    21c0:	f6 e0       	ldi	r31, 0x06	; 6
    21c2:	86 83       	std	Z+6, r24	; 0x06
	printf_P( PSTR("Exiting AT mode... Configuration complete.\r\n"));
    21c4:	00 d0       	rcall	.+0      	; 0x21c6 <tm_cmd_configure_bt+0x128>
    21c6:	84 e1       	ldi	r24, 0x14	; 20
    21c8:	93 e0       	ldi	r25, 0x03	; 3
    21ca:	ed b7       	in	r30, 0x3d	; 61
    21cc:	fe b7       	in	r31, 0x3e	; 62
    21ce:	81 83       	std	Z+1, r24	; 0x01
    21d0:	92 83       	std	Z+2, r25	; 0x02
    21d2:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	printf_P( PSTR("Bluetooth info:\r\n  Status: %d\r\n  Version: %s\r\n  Name change: %d\r\n"), iTestCommandPass, sVersion, iNameChanged);
    21d6:	00 d0       	rcall	.+0      	; 0x21d8 <tm_cmd_configure_bt+0x13a>
    21d8:	00 d0       	rcall	.+0      	; 0x21da <tm_cmd_configure_bt+0x13c>
    21da:	00 d0       	rcall	.+0      	; 0x21dc <tm_cmd_configure_bt+0x13e>
    21dc:	ed b7       	in	r30, 0x3d	; 61
    21de:	fe b7       	in	r31, 0x3e	; 62
    21e0:	31 96       	adiw	r30, 0x01	; 1
    21e2:	82 ed       	ldi	r24, 0xD2	; 210
    21e4:	92 e0       	ldi	r25, 0x02	; 2
    21e6:	ad b7       	in	r26, 0x3d	; 61
    21e8:	be b7       	in	r27, 0x3e	; 62
    21ea:	11 96       	adiw	r26, 0x01	; 1
    21ec:	8d 93       	st	X+, r24
    21ee:	9c 93       	st	X, r25
    21f0:	12 97       	sbiw	r26, 0x02	; 2
    21f2:	c2 82       	std	Z+2, r12	; 0x02
    21f4:	d3 82       	std	Z+3, r13	; 0x03
    21f6:	e4 82       	std	Z+4, r14	; 0x04
    21f8:	f5 82       	std	Z+5, r15	; 0x05
    21fa:	06 83       	std	Z+6, r16	; 0x06
    21fc:	17 83       	std	Z+7, r17	; 0x07
    21fe:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2202:	ed b7       	in	r30, 0x3d	; 61
    2204:	fe b7       	in	r31, 0x3e	; 62
    2206:	38 96       	adiw	r30, 0x08	; 8
    2208:	ed bf       	out	0x3d, r30	; 61
    220a:	fe bf       	out	0x3e, r31	; 62
}
    220c:	e0 96       	adiw	r28, 0x30	; 48
    220e:	cd bf       	out	0x3d, r28	; 61
    2210:	de bf       	out	0x3e, r29	; 62
    2212:	cf 91       	pop	r28
    2214:	df 91       	pop	r29
    2216:	1f 91       	pop	r17
    2218:	0f 91       	pop	r16
    221a:	ff 90       	pop	r15
    221c:	ef 90       	pop	r14
    221e:	df 90       	pop	r13
    2220:	cf 90       	pop	r12
    2222:	08 95       	ret
	PORTA.OUTSET = PIN3_bm;
	
	_delay_ms(1000);
	
	printf_P( PSTR("AT\r\n"));
	if ( gets(sTemp) )
    2224:	cc 24       	eor	r12, r12
    2226:	dd 24       	eor	r13, r13
    2228:	8e cf       	rjmp	.-228    	; 0x2146 <tm_cmd_configure_bt+0xa8>
		cTok = strtok ( NULL, ":\n" );
		strcpy (sVersion, cTok);
	}
	
	printf_P( PSTR("AT+NAME=ANIBIKE_2V7_BT\r\n"));
	if ( gets(sTemp) )
    222a:	00 e0       	ldi	r16, 0x00	; 0
    222c:	10 e0       	ldi	r17, 0x00	; 0
    222e:	c6 cf       	rjmp	.-116    	; 0x21bc <tm_cmd_configure_bt+0x11e>

00002230 <tm_cmd_help>:
/*!
	This function shows the help menu to the user
*/
/**************************************************************************/
void tm_cmd_help			(U8 argc, char **argv)
{
    2230:	df 92       	push	r13
    2232:	ef 92       	push	r14
    2234:	ff 92       	push	r15
    2236:	0f 93       	push	r16
    2238:	1f 93       	push	r17
    223a:	cf 93       	push	r28
    223c:	df 93       	push	r29
	if (argc > 2)
    223e:	83 30       	cpi	r24, 0x03	; 3
    2240:	08 f0       	brcs	.+2      	; 0x2244 <tm_cmd_help+0x14>
    2242:	a7 c0       	rjmp	.+334    	; 0x2392 <tm_cmd_help+0x162>
	{
		printf_P( PSTR("usage: help [cmd]\r\n"));
		return;	
	}
	else if (argc == 2)
    2244:	82 30       	cpi	r24, 0x02	; 2
    2246:	09 f4       	brne	.+2      	; 0x224a <tm_cmd_help+0x1a>
    2248:	4d c0       	rjmp	.+154    	; 0x22e4 <tm_cmd_help+0xb4>
		}	
	}
	else
	{
		U8 i = 0;
		while (	cmd_tbl[i].cmd != NULL ) 
    224a:	42 e1       	ldi	r20, 0x12	; 18
    224c:	50 e2       	ldi	r21, 0x20	; 32
    224e:	80 e0       	ldi	r24, 0x00	; 0
    2250:	90 e0       	ldi	r25, 0x00	; 0
	if (argc > 2)
	{
		printf_P( PSTR("usage: help [cmd]\r\n"));
		return;	
	}
	else if (argc == 2)
    2252:	00 e0       	ldi	r16, 0x00	; 0
    2254:	20 e0       	ldi	r18, 0x00	; 0
    2256:	30 e0       	ldi	r19, 0x00	; 0
    2258:	74 e8       	ldi	r23, 0x84	; 132
    225a:	e7 2e       	mov	r14, r23
    225c:	73 e0       	ldi	r23, 0x03	; 3
    225e:	f7 2e       	mov	r15, r23
	{
		U8 i = 0;
		while (	cmd_tbl[i].cmd != NULL ) 
		{ 
			printf_P( PSTR("%s: %s\r\n"), cmd_tbl[i].cmd, 
				((strlen(cmd_tbl[i].usage)==0)?"no parameters":cmd_tbl[i].usage));
    2260:	f9 01       	movw	r30, r18
    2262:	e8 0f       	add	r30, r24
    2264:	f9 1f       	adc	r31, r25
    2266:	ee 0f       	add	r30, r30
    2268:	ff 1f       	adc	r31, r31
    226a:	ec 59       	subi	r30, 0x9C	; 156
    226c:	fe 4d       	sbci	r31, 0xDE	; 222
    226e:	04 80       	ldd	r0, Z+4	; 0x04
    2270:	f5 81       	ldd	r31, Z+5	; 0x05
    2272:	e0 2d       	mov	r30, r0
	else
	{
		U8 i = 0;
		while (	cmd_tbl[i].cmd != NULL ) 
		{ 
			printf_P( PSTR("%s: %s\r\n"), cmd_tbl[i].cmd, 
    2274:	80 81       	ld	r24, Z
    2276:	88 23       	and	r24, r24
    2278:	11 f4       	brne	.+4      	; 0x227e <tm_cmd_help+0x4e>
    227a:	e7 e1       	ldi	r30, 0x17	; 23
    227c:	f0 e2       	ldi	r31, 0x20	; 32
    227e:	00 d0       	rcall	.+0      	; 0x2280 <tm_cmd_help+0x50>
    2280:	00 d0       	rcall	.+0      	; 0x2282 <tm_cmd_help+0x52>
    2282:	00 d0       	rcall	.+0      	; 0x2284 <tm_cmd_help+0x54>
    2284:	ad b7       	in	r26, 0x3d	; 61
    2286:	be b7       	in	r27, 0x3e	; 62
    2288:	11 96       	adiw	r26, 0x01	; 1
    228a:	cd b7       	in	r28, 0x3d	; 61
    228c:	de b7       	in	r29, 0x3e	; 62
    228e:	e9 82       	std	Y+1, r14	; 0x01
    2290:	fa 82       	std	Y+2, r15	; 0x02
    2292:	12 96       	adiw	r26, 0x02	; 2
    2294:	4d 93       	st	X+, r20
    2296:	5c 93       	st	X, r21
    2298:	13 97       	sbiw	r26, 0x03	; 3
    229a:	14 96       	adiw	r26, 0x04	; 4
    229c:	ed 93       	st	X+, r30
    229e:	fc 93       	st	X, r31
    22a0:	15 97       	sbiw	r26, 0x05	; 5
    22a2:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
				((strlen(cmd_tbl[i].usage)==0)?"no parameters":cmd_tbl[i].usage));
			i++; 
    22a6:	0f 5f       	subi	r16, 0xFF	; 255
		}	
	}
	else
	{
		U8 i = 0;
		while (	cmd_tbl[i].cmd != NULL ) 
    22a8:	80 2f       	mov	r24, r16
    22aa:	90 e0       	ldi	r25, 0x00	; 0
    22ac:	9c 01       	movw	r18, r24
    22ae:	22 0f       	add	r18, r18
    22b0:	33 1f       	adc	r19, r19
    22b2:	f9 01       	movw	r30, r18
    22b4:	e8 0f       	add	r30, r24
    22b6:	f9 1f       	adc	r31, r25
    22b8:	ee 0f       	add	r30, r30
    22ba:	ff 1f       	adc	r31, r31
    22bc:	ec 59       	subi	r30, 0x9C	; 156
    22be:	fe 4d       	sbci	r31, 0xDE	; 222
    22c0:	40 81       	ld	r20, Z
    22c2:	51 81       	ldd	r21, Z+1	; 0x01
    22c4:	ed b7       	in	r30, 0x3d	; 61
    22c6:	fe b7       	in	r31, 0x3e	; 62
    22c8:	36 96       	adiw	r30, 0x06	; 6
    22ca:	ed bf       	out	0x3d, r30	; 61
    22cc:	fe bf       	out	0x3e, r31	; 62
    22ce:	41 15       	cp	r20, r1
    22d0:	51 05       	cpc	r21, r1
    22d2:	31 f6       	brne	.-116    	; 0x2260 <tm_cmd_help+0x30>
			printf_P( PSTR("%s: %s\r\n"), cmd_tbl[i].cmd, 
				((strlen(cmd_tbl[i].usage)==0)?"no parameters":cmd_tbl[i].usage));
			i++; 
		}
	}
}
    22d4:	df 91       	pop	r29
    22d6:	cf 91       	pop	r28
    22d8:	1f 91       	pop	r17
    22da:	0f 91       	pop	r16
    22dc:	ff 90       	pop	r15
    22de:	ef 90       	pop	r14
    22e0:	df 90       	pop	r13
    22e2:	08 95       	ret
	if (argc > 2)
	{
		printf_P( PSTR("usage: help [cmd]\r\n"));
		return;	
	}
	else if (argc == 2)
    22e4:	fb 01       	movw	r30, r22
    22e6:	e2 80       	ldd	r14, Z+2	; 0x02
    22e8:	f3 80       	ldd	r15, Z+3	; 0x03
	{
		U8 i = 0;
		while (	cmd_tbl[i].cmd != NULL && 
    22ea:	02 e1       	ldi	r16, 0x12	; 18
    22ec:	10 e2       	ldi	r17, 0x20	; 32
    22ee:	c0 e0       	ldi	r28, 0x00	; 0
    22f0:	d0 e0       	ldi	r29, 0x00	; 0
	if (argc > 2)
	{
		printf_P( PSTR("usage: help [cmd]\r\n"));
		return;	
	}
	else if (argc == 2)
    22f2:	dd 24       	eor	r13, r13
    22f4:	11 c0       	rjmp	.+34     	; 0x2318 <tm_cmd_help+0xe8>
	{
		U8 i = 0;
		while (	cmd_tbl[i].cmd != NULL && 
				strcmp(cmd_tbl[i].cmd, argv[1]) != 0 ) 
			{ i++; }
    22f6:	d3 94       	inc	r13
		return;	
	}
	else if (argc == 2)
	{
		U8 i = 0;
		while (	cmd_tbl[i].cmd != NULL && 
    22f8:	cd 2d       	mov	r28, r13
    22fa:	d0 e0       	ldi	r29, 0x00	; 0
    22fc:	fe 01       	movw	r30, r28
    22fe:	ee 0f       	add	r30, r30
    2300:	ff 1f       	adc	r31, r31
    2302:	ec 0f       	add	r30, r28
    2304:	fd 1f       	adc	r31, r29
    2306:	ee 0f       	add	r30, r30
    2308:	ff 1f       	adc	r31, r31
    230a:	ec 59       	subi	r30, 0x9C	; 156
    230c:	fe 4d       	sbci	r31, 0xDE	; 222
    230e:	00 81       	ld	r16, Z
    2310:	11 81       	ldd	r17, Z+1	; 0x01
    2312:	01 15       	cp	r16, r1
    2314:	11 05       	cpc	r17, r1
    2316:	f1 f2       	breq	.-68     	; 0x22d4 <tm_cmd_help+0xa4>
				strcmp(cmd_tbl[i].cmd, argv[1]) != 0 ) 
    2318:	c8 01       	movw	r24, r16
    231a:	b7 01       	movw	r22, r14
    231c:	0e 94 f6 23 	call	0x47ec	; 0x47ec <strcmp>
		return;	
	}
	else if (argc == 2)
	{
		U8 i = 0;
		while (	cmd_tbl[i].cmd != NULL && 
    2320:	00 97       	sbiw	r24, 0x00	; 0
    2322:	49 f7       	brne	.-46     	; 0x22f6 <tm_cmd_help+0xc6>
				strcmp(cmd_tbl[i].cmd, argv[1]) != 0 ) 
			{ i++; }
		
		if ( cmd_tbl[i].cmd != NULL )
    2324:	01 15       	cp	r16, r1
    2326:	11 05       	cpc	r17, r1
    2328:	a9 f2       	breq	.-86     	; 0x22d4 <tm_cmd_help+0xa4>
		{
			printf_P( PSTR("usage: %s %s\r\n"), cmd_tbl[i].cmd, 
					((strlen(cmd_tbl[i].usage)==0)?"no parameters":cmd_tbl[i].usage));	
    232a:	fe 01       	movw	r30, r28
    232c:	ee 0f       	add	r30, r30
    232e:	ff 1f       	adc	r31, r31
    2330:	ec 0f       	add	r30, r28
    2332:	fd 1f       	adc	r31, r29
    2334:	ee 0f       	add	r30, r30
    2336:	ff 1f       	adc	r31, r31
    2338:	ec 59       	subi	r30, 0x9C	; 156
    233a:	fe 4d       	sbci	r31, 0xDE	; 222
    233c:	04 80       	ldd	r0, Z+4	; 0x04
    233e:	f5 81       	ldd	r31, Z+5	; 0x05
    2340:	e0 2d       	mov	r30, r0
				strcmp(cmd_tbl[i].cmd, argv[1]) != 0 ) 
			{ i++; }
		
		if ( cmd_tbl[i].cmd != NULL )
		{
			printf_P( PSTR("usage: %s %s\r\n"), cmd_tbl[i].cmd, 
    2342:	80 81       	ld	r24, Z
    2344:	88 23       	and	r24, r24
    2346:	11 f4       	brne	.+4      	; 0x234c <tm_cmd_help+0x11c>
    2348:	e7 e1       	ldi	r30, 0x17	; 23
    234a:	f0 e2       	ldi	r31, 0x20	; 32
    234c:	00 d0       	rcall	.+0      	; 0x234e <tm_cmd_help+0x11e>
    234e:	00 d0       	rcall	.+0      	; 0x2350 <tm_cmd_help+0x120>
    2350:	00 d0       	rcall	.+0      	; 0x2352 <tm_cmd_help+0x122>
    2352:	ad b7       	in	r26, 0x3d	; 61
    2354:	be b7       	in	r27, 0x3e	; 62
    2356:	11 96       	adiw	r26, 0x01	; 1
    2358:	8d e8       	ldi	r24, 0x8D	; 141
    235a:	93 e0       	ldi	r25, 0x03	; 3
    235c:	cd b7       	in	r28, 0x3d	; 61
    235e:	de b7       	in	r29, 0x3e	; 62
    2360:	89 83       	std	Y+1, r24	; 0x01
    2362:	9a 83       	std	Y+2, r25	; 0x02
    2364:	12 96       	adiw	r26, 0x02	; 2
    2366:	0d 93       	st	X+, r16
    2368:	1c 93       	st	X, r17
    236a:	13 97       	sbiw	r26, 0x03	; 3
    236c:	14 96       	adiw	r26, 0x04	; 4
    236e:	ed 93       	st	X+, r30
    2370:	fc 93       	st	X, r31
    2372:	15 97       	sbiw	r26, 0x05	; 5
    2374:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2378:	ed b7       	in	r30, 0x3d	; 61
    237a:	fe b7       	in	r31, 0x3e	; 62
    237c:	36 96       	adiw	r30, 0x06	; 6
    237e:	ed bf       	out	0x3d, r30	; 61
    2380:	fe bf       	out	0x3e, r31	; 62
			printf_P( PSTR("%s: %s\r\n"), cmd_tbl[i].cmd, 
				((strlen(cmd_tbl[i].usage)==0)?"no parameters":cmd_tbl[i].usage));
			i++; 
		}
	}
}
    2382:	df 91       	pop	r29
    2384:	cf 91       	pop	r28
    2386:	1f 91       	pop	r17
    2388:	0f 91       	pop	r16
    238a:	ff 90       	pop	r15
    238c:	ef 90       	pop	r14
    238e:	df 90       	pop	r13
    2390:	08 95       	ret
/**************************************************************************/
void tm_cmd_help			(U8 argc, char **argv)
{
	if (argc > 2)
	{
		printf_P( PSTR("usage: help [cmd]\r\n"));
    2392:	00 d0       	rcall	.+0      	; 0x2394 <tm_cmd_help+0x164>
    2394:	8c e9       	ldi	r24, 0x9C	; 156
    2396:	93 e0       	ldi	r25, 0x03	; 3
    2398:	cd b7       	in	r28, 0x3d	; 61
    239a:	de b7       	in	r29, 0x3e	; 62
    239c:	89 83       	std	Y+1, r24	; 0x01
    239e:	9a 83       	std	Y+2, r25	; 0x02
    23a0:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;	
    23a4:	0f 90       	pop	r0
    23a6:	0f 90       	pop	r0
			printf_P( PSTR("%s: %s\r\n"), cmd_tbl[i].cmd, 
				((strlen(cmd_tbl[i].usage)==0)?"no parameters":cmd_tbl[i].usage));
			i++; 
		}
	}
}
    23a8:	df 91       	pop	r29
    23aa:	cf 91       	pop	r28
    23ac:	1f 91       	pop	r17
    23ae:	0f 91       	pop	r16
    23b0:	ff 90       	pop	r15
    23b2:	ef 90       	pop	r14
    23b4:	df 90       	pop	r13
    23b6:	08 95       	ret

000023b8 <tm_cmd_test_memory>:
/*!
	Test the flash memory integrity (chip and communication)   
*/
/**************************************************************************/
void tm_cmd_test_memory		(U8 argc, char **argv)
{
    23b8:	6f 92       	push	r6
    23ba:	7f 92       	push	r7
    23bc:	8f 92       	push	r8
    23be:	9f 92       	push	r9
    23c0:	af 92       	push	r10
    23c2:	bf 92       	push	r11
    23c4:	cf 92       	push	r12
    23c6:	df 92       	push	r13
    23c8:	ef 92       	push	r14
    23ca:	ff 92       	push	r15
    23cc:	0f 93       	push	r16
    23ce:	1f 93       	push	r17
    23d0:	df 93       	push	r29
    23d2:	cf 93       	push	r28
    23d4:	0f 92       	push	r0
    23d6:	cd b7       	in	r28, 0x3d	; 61
    23d8:	de b7       	in	r29, 0x3e	; 62
	uint32_t ErrCounter = 0;
	uint32_t pos = 0;	
	uint8_t retVal = 0, Val = 0;

	// Erase memory
	printf_P ( PSTR("Deleting all information from flash...\r\n") );
    23da:	00 d0       	rcall	.+0      	; 0x23dc <tm_cmd_test_memory+0x24>
    23dc:	80 e3       	ldi	r24, 0x30	; 48
    23de:	94 e0       	ldi	r25, 0x04	; 4
    23e0:	ad b7       	in	r26, 0x3d	; 61
    23e2:	be b7       	in	r27, 0x3e	; 62
    23e4:	11 96       	adiw	r26, 0x01	; 1
    23e6:	8d 93       	st	X+, r24
    23e8:	9c 93       	st	X, r25
    23ea:	12 97       	sbiw	r26, 0x02	; 2
    23ec:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	
	dataflash_erase_all ( );
    23f0:	0f 90       	pop	r0
    23f2:	0f 90       	pop	r0
    23f4:	0e 94 55 1d 	call	0x3aaa	; 0x3aaa <dataflash_erase_all>

	printf_P ( PSTR("Unprotecting entire flash...\r\n") );
    23f8:	00 d0       	rcall	.+0      	; 0x23fa <tm_cmd_test_memory+0x42>
    23fa:	81 e1       	ldi	r24, 0x11	; 17
    23fc:	94 e0       	ldi	r25, 0x04	; 4
    23fe:	ed b7       	in	r30, 0x3d	; 61
    2400:	fe b7       	in	r31, 0x3e	; 62
    2402:	81 83       	std	Z+1, r24	; 0x01
    2404:	92 83       	std	Z+2, r25	; 0x02
    2406:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>

	dataflash_unprotect_all ( );
    240a:	0f 90       	pop	r0
    240c:	0f 90       	pop	r0
    240e:	0e 94 9d 1c 	call	0x393a	; 0x393a <dataflash_unprotect_all>
    2412:	8f ef       	ldi	r24, 0xFF	; 255
    2414:	94 e3       	ldi	r25, 0x34	; 52
    2416:	ac e0       	ldi	r26, 0x0C	; 12
    2418:	81 50       	subi	r24, 0x01	; 1
    241a:	90 40       	sbci	r25, 0x00	; 0
    241c:	a0 40       	sbci	r26, 0x00	; 0
    241e:	e1 f7       	brne	.-8      	; 0x2418 <tm_cmd_test_memory+0x60>
    2420:	00 c0       	rjmp	.+0      	; 0x2422 <tm_cmd_test_memory+0x6a>
    2422:	00 00       	nop

#ifndef __NOSLEEP_NOSPI_DEBUG
	_delay_ms(4000);
#endif

	printf_P ( PSTR("Writing testing sequence...\r\n") );
    2424:	00 d0       	rcall	.+0      	; 0x2426 <tm_cmd_test_memory+0x6e>
    2426:	83 ef       	ldi	r24, 0xF3	; 243
    2428:	93 e0       	ldi	r25, 0x03	; 3
    242a:	ad b7       	in	r26, 0x3d	; 61
    242c:	be b7       	in	r27, 0x3e	; 62
    242e:	11 96       	adiw	r26, 0x01	; 1
    2430:	8d 93       	st	X+, r24
    2432:	9c 93       	st	X, r25
    2434:	12 97       	sbiw	r26, 0x02	; 2
    2436:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    243a:	0f 90       	pop	r0
    243c:	0f 90       	pop	r0
	for (pos = 0; pos < FS_MEMORY_SIZE; pos ++)
    243e:	ee 24       	eor	r14, r14
    2440:	ff 24       	eor	r15, r15
    2442:	87 01       	movw	r16, r14
	{
		Val = pos&0xff;

		if ( (pos & 0xFFF) == 0)	// Every 4096
			printf_P ( PSTR("%lu "), pos);
    2444:	9e ee       	ldi	r25, 0xEE	; 238
    2446:	a9 2e       	mov	r10, r25
    2448:	93 e0       	ldi	r25, 0x03	; 3
    244a:	b9 2e       	mov	r11, r25
    244c:	12 c0       	rjmp	.+36     	; 0x2472 <tm_cmd_test_memory+0xba>

		dataflash_write	( pos, Val );
    244e:	c8 01       	movw	r24, r16
    2450:	b7 01       	movw	r22, r14
    2452:	0e 94 12 1c 	call	0x3824	; 0x3824 <dataflash_write>
#ifndef __NOSLEEP_NOSPI_DEBUG
	_delay_ms(4000);
#endif

	printf_P ( PSTR("Writing testing sequence...\r\n") );
	for (pos = 0; pos < FS_MEMORY_SIZE; pos ++)
    2456:	08 94       	sec
    2458:	e1 1c       	adc	r14, r1
    245a:	f1 1c       	adc	r15, r1
    245c:	01 1d       	adc	r16, r1
    245e:	11 1d       	adc	r17, r1
    2460:	f0 e0       	ldi	r31, 0x00	; 0
    2462:	ef 16       	cp	r14, r31
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	ff 06       	cpc	r15, r31
    2468:	f0 e4       	ldi	r31, 0x40	; 64
    246a:	0f 07       	cpc	r16, r31
    246c:	f0 e0       	ldi	r31, 0x00	; 0
    246e:	1f 07       	cpc	r17, r31
    2470:	19 f1       	breq	.+70     	; 0x24b8 <tm_cmd_test_memory+0x100>

#ifndef __NOSLEEP_NOSPI_DEBUG
	_delay_ms(4000);
#endif

	printf_P ( PSTR("Writing testing sequence...\r\n") );
    2472:	4e 2d       	mov	r20, r14
	for (pos = 0; pos < FS_MEMORY_SIZE; pos ++)
	{
		Val = pos&0xff;

		if ( (pos & 0xFFF) == 0)	// Every 4096
    2474:	d8 01       	movw	r26, r16
    2476:	c7 01       	movw	r24, r14
    2478:	9f 70       	andi	r25, 0x0F	; 15
    247a:	a0 70       	andi	r26, 0x00	; 0
    247c:	b0 70       	andi	r27, 0x00	; 0
    247e:	00 97       	sbiw	r24, 0x00	; 0
    2480:	a1 05       	cpc	r26, r1
    2482:	b1 05       	cpc	r27, r1
    2484:	21 f7       	brne	.-56     	; 0x244e <tm_cmd_test_memory+0x96>
			printf_P ( PSTR("%lu "), pos);
    2486:	00 d0       	rcall	.+0      	; 0x2488 <tm_cmd_test_memory+0xd0>
    2488:	00 d0       	rcall	.+0      	; 0x248a <tm_cmd_test_memory+0xd2>
    248a:	00 d0       	rcall	.+0      	; 0x248c <tm_cmd_test_memory+0xd4>
    248c:	ed b7       	in	r30, 0x3d	; 61
    248e:	fe b7       	in	r31, 0x3e	; 62
    2490:	a1 82       	std	Z+1, r10	; 0x01
    2492:	b2 82       	std	Z+2, r11	; 0x02
    2494:	ad b7       	in	r26, 0x3d	; 61
    2496:	be b7       	in	r27, 0x3e	; 62
    2498:	13 96       	adiw	r26, 0x03	; 3
    249a:	ed 92       	st	X+, r14
    249c:	fd 92       	st	X+, r15
    249e:	0d 93       	st	X+, r16
    24a0:	1c 93       	st	X, r17
    24a2:	16 97       	sbiw	r26, 0x06	; 6
    24a4:	e9 82       	std	Y+1, r14	; 0x01
    24a6:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    24aa:	ed b7       	in	r30, 0x3d	; 61
    24ac:	fe b7       	in	r31, 0x3e	; 62
    24ae:	36 96       	adiw	r30, 0x06	; 6
    24b0:	ed bf       	out	0x3d, r30	; 61
    24b2:	fe bf       	out	0x3e, r31	; 62
    24b4:	49 81       	ldd	r20, Y+1	; 0x01
    24b6:	cb cf       	rjmp	.-106    	; 0x244e <tm_cmd_test_memory+0x96>
    24b8:	8f e7       	ldi	r24, 0x7F	; 127
    24ba:	94 e8       	ldi	r25, 0x84	; 132
    24bc:	ae e1       	ldi	r26, 0x1E	; 30
    24be:	81 50       	subi	r24, 0x01	; 1
    24c0:	90 40       	sbci	r25, 0x00	; 0
    24c2:	a0 40       	sbci	r26, 0x00	; 0
    24c4:	e1 f7       	brne	.-8      	; 0x24be <tm_cmd_test_memory+0x106>
    24c6:	00 c0       	rjmp	.+0      	; 0x24c8 <tm_cmd_test_memory+0x110>
    24c8:	00 00       	nop
	}

#ifndef __NOSLEEP_NOSPI_DEBUG
	_delay_ms(10000);
#endif
	printf_P ( PSTR("Reading the testing sequence..\r\n") );
    24ca:	00 d0       	rcall	.+0      	; 0x24cc <tm_cmd_test_memory+0x114>
    24cc:	8d ec       	ldi	r24, 0xCD	; 205
    24ce:	93 e0       	ldi	r25, 0x03	; 3
    24d0:	ad b7       	in	r26, 0x3d	; 61
    24d2:	be b7       	in	r27, 0x3e	; 62
    24d4:	11 96       	adiw	r26, 0x01	; 1
    24d6:	8d 93       	st	X+, r24
    24d8:	9c 93       	st	X, r25
    24da:	12 97       	sbiw	r26, 0x02	; 2
    24dc:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    24e0:	0f 90       	pop	r0
    24e2:	0f 90       	pop	r0

	for (pos = 0; pos < FS_MEMORY_SIZE; pos ++)
    24e4:	ee 24       	eor	r14, r14
    24e6:	ff 24       	eor	r15, r15
    24e8:	87 01       	movw	r16, r14
	Test the flash memory integrity (chip and communication)   
*/
/**************************************************************************/
void tm_cmd_test_memory		(U8 argc, char **argv)
{
	uint32_t ErrCounter = 0;
    24ea:	aa 24       	eor	r10, r10
    24ec:	bb 24       	eor	r11, r11
    24ee:	65 01       	movw	r12, r10
	{
		retVal = dataflash_read	( pos );
		Val = pos&0xff;

		if ( (pos & 0xFFF) == 0)	// Every 4096
			printf_P ( PSTR("%lu "), pos);
    24f0:	88 ec       	ldi	r24, 0xC8	; 200
    24f2:	68 2e       	mov	r6, r24
    24f4:	83 e0       	ldi	r24, 0x03	; 3
    24f6:	78 2e       	mov	r7, r24
    24f8:	15 c0       	rjmp	.+42     	; 0x2524 <tm_cmd_test_memory+0x16c>
		
		if (retVal!=Val)
    24fa:	89 14       	cp	r8, r9
    24fc:	29 f0       	breq	.+10     	; 0x2508 <tm_cmd_test_memory+0x150>
			ErrCounter ++;
    24fe:	08 94       	sec
    2500:	a1 1c       	adc	r10, r1
    2502:	b1 1c       	adc	r11, r1
    2504:	c1 1c       	adc	r12, r1
    2506:	d1 1c       	adc	r13, r1
#ifndef __NOSLEEP_NOSPI_DEBUG
	_delay_ms(10000);
#endif
	printf_P ( PSTR("Reading the testing sequence..\r\n") );

	for (pos = 0; pos < FS_MEMORY_SIZE; pos ++)
    2508:	08 94       	sec
    250a:	e1 1c       	adc	r14, r1
    250c:	f1 1c       	adc	r15, r1
    250e:	01 1d       	adc	r16, r1
    2510:	11 1d       	adc	r17, r1
    2512:	f0 e0       	ldi	r31, 0x00	; 0
    2514:	ef 16       	cp	r14, r31
    2516:	f0 e0       	ldi	r31, 0x00	; 0
    2518:	ff 06       	cpc	r15, r31
    251a:	f0 e4       	ldi	r31, 0x40	; 64
    251c:	0f 07       	cpc	r16, r31
    251e:	f0 e0       	ldi	r31, 0x00	; 0
    2520:	1f 07       	cpc	r17, r31
    2522:	39 f1       	breq	.+78     	; 0x2572 <tm_cmd_test_memory+0x1ba>
	{
		retVal = dataflash_read	( pos );
    2524:	c8 01       	movw	r24, r16
    2526:	b7 01       	movw	r22, r14
    2528:	0e 94 61 1c 	call	0x38c2	; 0x38c2 <dataflash_read>
    252c:	98 2e       	mov	r9, r24
    252e:	8e 2c       	mov	r8, r14
		Val = pos&0xff;

		if ( (pos & 0xFFF) == 0)	// Every 4096
    2530:	a8 01       	movw	r20, r16
    2532:	97 01       	movw	r18, r14
    2534:	3f 70       	andi	r19, 0x0F	; 15
    2536:	40 70       	andi	r20, 0x00	; 0
    2538:	50 70       	andi	r21, 0x00	; 0
    253a:	21 15       	cp	r18, r1
    253c:	31 05       	cpc	r19, r1
    253e:	41 05       	cpc	r20, r1
    2540:	51 05       	cpc	r21, r1
    2542:	d9 f6       	brne	.-74     	; 0x24fa <tm_cmd_test_memory+0x142>
			printf_P ( PSTR("%lu "), pos);
    2544:	00 d0       	rcall	.+0      	; 0x2546 <tm_cmd_test_memory+0x18e>
    2546:	00 d0       	rcall	.+0      	; 0x2548 <tm_cmd_test_memory+0x190>
    2548:	00 d0       	rcall	.+0      	; 0x254a <tm_cmd_test_memory+0x192>
    254a:	ed b7       	in	r30, 0x3d	; 61
    254c:	fe b7       	in	r31, 0x3e	; 62
    254e:	61 82       	std	Z+1, r6	; 0x01
    2550:	72 82       	std	Z+2, r7	; 0x02
    2552:	ad b7       	in	r26, 0x3d	; 61
    2554:	be b7       	in	r27, 0x3e	; 62
    2556:	13 96       	adiw	r26, 0x03	; 3
    2558:	ed 92       	st	X+, r14
    255a:	fd 92       	st	X+, r15
    255c:	0d 93       	st	X+, r16
    255e:	1c 93       	st	X, r17
    2560:	16 97       	sbiw	r26, 0x06	; 6
    2562:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2566:	ed b7       	in	r30, 0x3d	; 61
    2568:	fe b7       	in	r31, 0x3e	; 62
    256a:	36 96       	adiw	r30, 0x06	; 6
    256c:	ed bf       	out	0x3d, r30	; 61
    256e:	fe bf       	out	0x3e, r31	; 62
    2570:	c4 cf       	rjmp	.-120    	; 0x24fa <tm_cmd_test_memory+0x142>
		
		if (retVal!=Val)
			ErrCounter ++;
	}

	printf_P(PSTR("Number of errors: %lu\r\n"), ErrCounter);
    2572:	00 d0       	rcall	.+0      	; 0x2574 <tm_cmd_test_memory+0x1bc>
    2574:	00 d0       	rcall	.+0      	; 0x2576 <tm_cmd_test_memory+0x1be>
    2576:	00 d0       	rcall	.+0      	; 0x2578 <tm_cmd_test_memory+0x1c0>
    2578:	80 eb       	ldi	r24, 0xB0	; 176
    257a:	93 e0       	ldi	r25, 0x03	; 3
    257c:	ad b7       	in	r26, 0x3d	; 61
    257e:	be b7       	in	r27, 0x3e	; 62
    2580:	11 96       	adiw	r26, 0x01	; 1
    2582:	8d 93       	st	X+, r24
    2584:	9c 93       	st	X, r25
    2586:	12 97       	sbiw	r26, 0x02	; 2
    2588:	ed b7       	in	r30, 0x3d	; 61
    258a:	fe b7       	in	r31, 0x3e	; 62
    258c:	a3 82       	std	Z+3, r10	; 0x03
    258e:	b4 82       	std	Z+4, r11	; 0x04
    2590:	c5 82       	std	Z+5, r12	; 0x05
    2592:	d6 82       	std	Z+6, r13	; 0x06
    2594:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2598:	8d b7       	in	r24, 0x3d	; 61
    259a:	9e b7       	in	r25, 0x3e	; 62
    259c:	06 96       	adiw	r24, 0x06	; 6
    259e:	8d bf       	out	0x3d, r24	; 61
    25a0:	9e bf       	out	0x3e, r25	; 62
}
    25a2:	0f 90       	pop	r0
    25a4:	cf 91       	pop	r28
    25a6:	df 91       	pop	r29
    25a8:	1f 91       	pop	r17
    25aa:	0f 91       	pop	r16
    25ac:	ff 90       	pop	r15
    25ae:	ef 90       	pop	r14
    25b0:	df 90       	pop	r13
    25b2:	cf 90       	pop	r12
    25b4:	bf 90       	pop	r11
    25b6:	af 90       	pop	r10
    25b8:	9f 90       	pop	r9
    25ba:	8f 90       	pop	r8
    25bc:	7f 90       	pop	r7
    25be:	6f 90       	pop	r6
    25c0:	08 95       	ret

000025c2 <tm_cmd_read>:
/*!
	read out data from the flash chip   
*/
/**************************************************************************/
void tm_cmd_read			(U8 argc, char **argv)
{
    25c2:	2f 92       	push	r2
    25c4:	3f 92       	push	r3
    25c6:	4f 92       	push	r4
    25c8:	5f 92       	push	r5
    25ca:	6f 92       	push	r6
    25cc:	7f 92       	push	r7
    25ce:	8f 92       	push	r8
    25d0:	9f 92       	push	r9
    25d2:	af 92       	push	r10
    25d4:	bf 92       	push	r11
    25d6:	cf 92       	push	r12
    25d8:	df 92       	push	r13
    25da:	ef 92       	push	r14
    25dc:	ff 92       	push	r15
    25de:	0f 93       	push	r16
    25e0:	1f 93       	push	r17
    25e2:	cf 93       	push	r28
    25e4:	df 93       	push	r29
    25e6:	eb 01       	movw	r28, r22
	if ( argc != 3 )
    25e8:	83 30       	cpi	r24, 0x03	; 3
    25ea:	01 f1       	breq	.+64     	; 0x262c <tm_cmd_read+0x6a>
	{
		printf_P( PSTR("usage: read [start_address] [length]\r\n"));
    25ec:	00 d0       	rcall	.+0      	; 0x25ee <tm_cmd_read+0x2c>
    25ee:	85 ee       	ldi	r24, 0xE5	; 229
    25f0:	97 e0       	ldi	r25, 0x07	; 7
    25f2:	ad b7       	in	r26, 0x3d	; 61
    25f4:	be b7       	in	r27, 0x3e	; 62
    25f6:	11 96       	adiw	r26, 0x01	; 1
    25f8:	8d 93       	st	X+, r24
    25fa:	9c 93       	st	X, r25
    25fc:	12 97       	sbiw	r26, 0x02	; 2
    25fe:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;	
    2602:	0f 90       	pop	r0
    2604:	0f 90       	pop	r0

		for (iIterator=0; iIterator<=iLength; iIterator ++ )
			printf_P( PSTR("A%lu:   0x%x\r\n"), (iStart+iIterator), 
									dataflash_read (iStart+iIterator) );
	}
}
    2606:	df 91       	pop	r29
    2608:	cf 91       	pop	r28
    260a:	1f 91       	pop	r17
    260c:	0f 91       	pop	r16
    260e:	ff 90       	pop	r15
    2610:	ef 90       	pop	r14
    2612:	df 90       	pop	r13
    2614:	cf 90       	pop	r12
    2616:	bf 90       	pop	r11
    2618:	af 90       	pop	r10
    261a:	9f 90       	pop	r9
    261c:	8f 90       	pop	r8
    261e:	7f 90       	pop	r7
    2620:	6f 90       	pop	r6
    2622:	5f 90       	pop	r5
    2624:	4f 90       	pop	r4
    2626:	3f 90       	pop	r3
    2628:	2f 90       	pop	r2
    262a:	08 95       	ret
		return;	
	}
	else
	{
		uint32_t iIterator;
		uint32_t iStart = atol (argv[1]);
    262c:	8a 81       	ldd	r24, Y+2	; 0x02
    262e:	9b 81       	ldd	r25, Y+3	; 0x03
    2630:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2634:	3b 01       	movw	r6, r22
    2636:	4c 01       	movw	r8, r24
		uint32_t iLength = atol (argv[2]);
    2638:	8c 81       	ldd	r24, Y+4	; 0x04
    263a:	9d 81       	ldd	r25, Y+5	; 0x05
    263c:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2640:	1b 01       	movw	r2, r22
    2642:	2c 01       	movw	r4, r24

		printf_P (PSTR("reading: %lu to %lu;\r\n"), iStart, iStart+iLength);
    2644:	ed b7       	in	r30, 0x3d	; 61
    2646:	fe b7       	in	r31, 0x3e	; 62
    2648:	3a 97       	sbiw	r30, 0x0a	; 10
    264a:	ed bf       	out	0x3d, r30	; 61
    264c:	fe bf       	out	0x3e, r31	; 62
    264e:	31 96       	adiw	r30, 0x01	; 1
    2650:	8e ec       	ldi	r24, 0xCE	; 206
    2652:	97 e0       	ldi	r25, 0x07	; 7
    2654:	ad b7       	in	r26, 0x3d	; 61
    2656:	be b7       	in	r27, 0x3e	; 62
    2658:	11 96       	adiw	r26, 0x01	; 1
    265a:	8d 93       	st	X+, r24
    265c:	9c 93       	st	X, r25
    265e:	12 97       	sbiw	r26, 0x02	; 2
    2660:	62 82       	std	Z+2, r6	; 0x02
    2662:	73 82       	std	Z+3, r7	; 0x03
    2664:	84 82       	std	Z+4, r8	; 0x04
    2666:	95 82       	std	Z+5, r9	; 0x05
    2668:	d2 01       	movw	r26, r4
    266a:	c1 01       	movw	r24, r2
    266c:	86 0d       	add	r24, r6
    266e:	97 1d       	adc	r25, r7
    2670:	a8 1d       	adc	r26, r8
    2672:	b9 1d       	adc	r27, r9
    2674:	86 83       	std	Z+6, r24	; 0x06
    2676:	97 83       	std	Z+7, r25	; 0x07
    2678:	a0 87       	std	Z+8, r26	; 0x08
    267a:	b1 87       	std	Z+9, r27	; 0x09
    267c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2680:	ed b7       	in	r30, 0x3d	; 61
    2682:	fe b7       	in	r31, 0x3e	; 62
    2684:	3a 96       	adiw	r30, 0x0a	; 10
    2686:	ed bf       	out	0x3d, r30	; 61
    2688:	fe bf       	out	0x3e, r31	; 62

		for (iIterator=0; iIterator<=iLength; iIterator ++ )
    268a:	ee 24       	eor	r14, r14
    268c:	ff 24       	eor	r15, r15
    268e:	87 01       	movw	r16, r14
    2690:	cf eb       	ldi	r28, 0xBF	; 191
    2692:	d7 e0       	ldi	r29, 0x07	; 7
	{
		uint32_t iIterator;
		uint32_t iStart = atol (argv[1]);
		uint32_t iLength = atol (argv[2]);

		printf_P (PSTR("reading: %lu to %lu;\r\n"), iStart, iStart+iLength);
    2694:	64 01       	movw	r12, r8
    2696:	53 01       	movw	r10, r6
    2698:	ae 0c       	add	r10, r14
    269a:	bf 1c       	adc	r11, r15
    269c:	c0 1e       	adc	r12, r16
    269e:	d1 1e       	adc	r13, r17

		for (iIterator=0; iIterator<=iLength; iIterator ++ )
			printf_P( PSTR("A%lu:   0x%x\r\n"), (iStart+iIterator), 
									dataflash_read (iStart+iIterator) );
    26a0:	c6 01       	movw	r24, r12
    26a2:	b5 01       	movw	r22, r10
    26a4:	0e 94 61 1c 	call	0x38c2	; 0x38c2 <dataflash_read>
		uint32_t iLength = atol (argv[2]);

		printf_P (PSTR("reading: %lu to %lu;\r\n"), iStart, iStart+iLength);

		for (iIterator=0; iIterator<=iLength; iIterator ++ )
			printf_P( PSTR("A%lu:   0x%x\r\n"), (iStart+iIterator), 
    26a8:	2d b7       	in	r18, 0x3d	; 61
    26aa:	3e b7       	in	r19, 0x3e	; 62
    26ac:	28 50       	subi	r18, 0x08	; 8
    26ae:	30 40       	sbci	r19, 0x00	; 0
    26b0:	2d bf       	out	0x3d, r18	; 61
    26b2:	3e bf       	out	0x3e, r19	; 62
    26b4:	ed b7       	in	r30, 0x3d	; 61
    26b6:	fe b7       	in	r31, 0x3e	; 62
    26b8:	31 96       	adiw	r30, 0x01	; 1
    26ba:	ad b7       	in	r26, 0x3d	; 61
    26bc:	be b7       	in	r27, 0x3e	; 62
    26be:	11 96       	adiw	r26, 0x01	; 1
    26c0:	cd 93       	st	X+, r28
    26c2:	dc 93       	st	X, r29
    26c4:	12 97       	sbiw	r26, 0x02	; 2
    26c6:	a2 82       	std	Z+2, r10	; 0x02
    26c8:	b3 82       	std	Z+3, r11	; 0x03
    26ca:	c4 82       	std	Z+4, r12	; 0x04
    26cc:	d5 82       	std	Z+5, r13	; 0x05
    26ce:	86 83       	std	Z+6, r24	; 0x06
    26d0:	17 82       	std	Z+7, r1	; 0x07
    26d2:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		uint32_t iStart = atol (argv[1]);
		uint32_t iLength = atol (argv[2]);

		printf_P (PSTR("reading: %lu to %lu;\r\n"), iStart, iStart+iLength);

		for (iIterator=0; iIterator<=iLength; iIterator ++ )
    26d6:	08 94       	sec
    26d8:	e1 1c       	adc	r14, r1
    26da:	f1 1c       	adc	r15, r1
    26dc:	01 1d       	adc	r16, r1
    26de:	11 1d       	adc	r17, r1
    26e0:	ed b7       	in	r30, 0x3d	; 61
    26e2:	fe b7       	in	r31, 0x3e	; 62
    26e4:	38 96       	adiw	r30, 0x08	; 8
    26e6:	ed bf       	out	0x3d, r30	; 61
    26e8:	fe bf       	out	0x3e, r31	; 62
    26ea:	2e 14       	cp	r2, r14
    26ec:	3f 04       	cpc	r3, r15
    26ee:	40 06       	cpc	r4, r16
    26f0:	51 06       	cpc	r5, r17
    26f2:	80 f6       	brcc	.-96     	; 0x2694 <tm_cmd_read+0xd2>
    26f4:	88 cf       	rjmp	.-240    	; 0x2606 <tm_cmd_read+0x44>

000026f6 <tm_cmd_test_led>:
/*!
	Test some LEDs with brightness values   
*/
/**************************************************************************/
void tm_cmd_test_led		(U8 argc, char **argv)
{
    26f6:	df 92       	push	r13
    26f8:	ef 92       	push	r14
    26fa:	ff 92       	push	r15
    26fc:	0f 93       	push	r16
    26fe:	1f 93       	push	r17
    2700:	cf 93       	push	r28
    2702:	df 93       	push	r29
    2704:	eb 01       	movw	r28, r22
	if ( argc < 2 )
    2706:	82 30       	cpi	r24, 0x02	; 2
    2708:	08 f4       	brcc	.+2      	; 0x270c <tm_cmd_test_led+0x16>
    270a:	72 c0       	rjmp	.+228    	; 0x27f0 <tm_cmd_test_led+0xfa>
	else
	{
		uint8_t i;
		uint16_t val = 0;
		
		MUX_ENABLE;
    270c:	80 e8       	ldi	r24, 0x80	; 128
    270e:	80 93 06 06 	sts	0x0606, r24
		
		// Set the row num
		MUX_SET_ROW (atoi(argv[1]));
    2712:	80 e7       	ldi	r24, 0x70	; 112
    2714:	80 93 06 06 	sts	0x0606, r24
    2718:	8a 81       	ldd	r24, Y+2	; 0x02
    271a:	9b 81       	ldd	r25, Y+3	; 0x03
    271c:	0e 94 ac 23 	call	0x4758	; 0x4758 <atoi>
    2720:	82 95       	swap	r24
    2722:	80 7f       	andi	r24, 0xF0	; 240
    2724:	80 93 05 06 	sts	0x0605, r24
		
		val = atol (argv[3]);
    2728:	8e 81       	ldd	r24, Y+6	; 0x06
    272a:	9f 81       	ldd	r25, Y+7	; 0x07
    272c:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2730:	24 e0       	ldi	r18, 0x04	; 4
    2732:	e2 2e       	mov	r14, r18
    2734:	f1 2c       	mov	r15, r1
    2736:	ec 0e       	add	r14, r28
    2738:	fd 1e       	adc	r15, r29
			
		for (i = 0; i<strlen(argv[2]); i++)
    273a:	dd 24       	eor	r13, r13
    273c:	f7 01       	movw	r30, r14
    273e:	80 81       	ld	r24, Z
    2740:	91 81       	ldd	r25, Z+1	; 0x01
		{
			if (argv[2][i]=='R')
			{
				RED_PWM_CTRL.CCABUF = val;        
    2742:	40 e0       	ldi	r20, 0x00	; 0
    2744:	59 e0       	ldi	r21, 0x09	; 9
				RED_PWM_CTRL.CCDBUF = val;
			}

			if (argv[2][i]=='G')
			{
				GREEN_PWM_CTRL.CCABUF = val;        
    2746:	c0 e0       	ldi	r28, 0x00	; 0
    2748:	d8 e0       	ldi	r29, 0x08	; 8
				GREEN_PWM_CTRL.CCDBUF = val;
			}

			if (argv[2][i]=='B')
			{
				BLUE_PWM_CTRL.CCABUF = val;        
    274a:	00 e0       	ldi	r16, 0x00	; 0
    274c:	1a e0       	ldi	r17, 0x0A	; 10
		// Set the row num
		MUX_SET_ROW (atoi(argv[1]));
		
		val = atol (argv[3]);
			
		for (i = 0; i<strlen(argv[2]); i++)
    274e:	2d 2d       	mov	r18, r13
    2750:	30 e0       	ldi	r19, 0x00	; 0
    2752:	fc 01       	movw	r30, r24
    2754:	01 90       	ld	r0, Z+
    2756:	00 20       	and	r0, r0
    2758:	e9 f7       	brne	.-6      	; 0x2754 <tm_cmd_test_led+0x5e>
    275a:	31 97       	sbiw	r30, 0x01	; 1
    275c:	e8 1b       	sub	r30, r24
    275e:	f9 0b       	sbc	r31, r25
    2760:	2e 17       	cp	r18, r30
    2762:	3f 07       	cpc	r19, r31
    2764:	08 f0       	brcs	.+2      	; 0x2768 <tm_cmd_test_led+0x72>
    2766:	51 c0       	rjmp	.+162    	; 0x280a <tm_cmd_test_led+0x114>
		{
			if (argv[2][i]=='R')
    2768:	fc 01       	movw	r30, r24
    276a:	e2 0f       	add	r30, r18
    276c:	f3 1f       	adc	r31, r19
    276e:	e0 81       	ld	r30, Z
    2770:	e2 35       	cpi	r30, 0x52	; 82
    2772:	29 f1       	breq	.+74     	; 0x27be <tm_cmd_test_led+0xc8>
				RED_PWM_CTRL.CCBBUF = val;
				RED_PWM_CTRL.CCCBUF = val;
				RED_PWM_CTRL.CCDBUF = val;
			}

			if (argv[2][i]=='G')
    2774:	e7 34       	cpi	r30, 0x47	; 71
    2776:	99 f0       	breq	.+38     	; 0x279e <tm_cmd_test_led+0xa8>
				GREEN_PWM_CTRL.CCBBUF = val;
				GREEN_PWM_CTRL.CCCBUF = val;
				GREEN_PWM_CTRL.CCDBUF = val;
			}

			if (argv[2][i]=='B')
    2778:	e2 34       	cpi	r30, 0x42	; 66
    277a:	11 f0       	breq	.+4      	; 0x2780 <tm_cmd_test_led+0x8a>
		// Set the row num
		MUX_SET_ROW (atoi(argv[1]));
		
		val = atol (argv[3]);
			
		for (i = 0; i<strlen(argv[2]); i++)
    277c:	d3 94       	inc	r13
    277e:	e7 cf       	rjmp	.-50     	; 0x274e <tm_cmd_test_led+0x58>
				GREEN_PWM_CTRL.CCDBUF = val;
			}

			if (argv[2][i]=='B')
			{
				BLUE_PWM_CTRL.CCABUF = val;        
    2780:	f8 01       	movw	r30, r16
    2782:	60 af       	std	Z+56, r22	; 0x38
    2784:	71 af       	std	Z+57, r23	; 0x39
				BLUE_PWM_CTRL.CCBBUF = val;
    2786:	62 af       	std	Z+58, r22	; 0x3a
    2788:	73 af       	std	Z+59, r23	; 0x3b
				BLUE_PWM_CTRL.CCCBUF = val;
    278a:	64 af       	std	Z+60, r22	; 0x3c
    278c:	75 af       	std	Z+61, r23	; 0x3d
				BLUE_PWM_CTRL.CCDBUF = val;
    278e:	66 af       	std	Z+62, r22	; 0x3e
    2790:	77 af       	std	Z+63, r23	; 0x3f
    2792:	d7 01       	movw	r26, r14
    2794:	8d 91       	ld	r24, X+
    2796:	9c 91       	ld	r25, X
    2798:	11 97       	sbiw	r26, 0x01	; 1
		// Set the row num
		MUX_SET_ROW (atoi(argv[1]));
		
		val = atol (argv[3]);
			
		for (i = 0; i<strlen(argv[2]); i++)
    279a:	d3 94       	inc	r13
    279c:	d8 cf       	rjmp	.-80     	; 0x274e <tm_cmd_test_led+0x58>
				RED_PWM_CTRL.CCDBUF = val;
			}

			if (argv[2][i]=='G')
			{
				GREEN_PWM_CTRL.CCABUF = val;        
    279e:	68 af       	std	Y+56, r22	; 0x38
    27a0:	79 af       	std	Y+57, r23	; 0x39
				GREEN_PWM_CTRL.CCBBUF = val;
    27a2:	6a af       	std	Y+58, r22	; 0x3a
    27a4:	7b af       	std	Y+59, r23	; 0x3b
				GREEN_PWM_CTRL.CCCBUF = val;
    27a6:	6c af       	std	Y+60, r22	; 0x3c
    27a8:	7d af       	std	Y+61, r23	; 0x3d
				GREEN_PWM_CTRL.CCDBUF = val;
    27aa:	6e af       	std	Y+62, r22	; 0x3e
    27ac:	7f af       	std	Y+63, r23	; 0x3f
    27ae:	d7 01       	movw	r26, r14
    27b0:	8d 91       	ld	r24, X+
    27b2:	9c 91       	ld	r25, X
    27b4:	28 0f       	add	r18, r24
    27b6:	39 1f       	adc	r19, r25
    27b8:	d9 01       	movw	r26, r18
    27ba:	ec 91       	ld	r30, X
    27bc:	dd cf       	rjmp	.-70     	; 0x2778 <tm_cmd_test_led+0x82>
			
		for (i = 0; i<strlen(argv[2]); i++)
		{
			if (argv[2][i]=='R')
			{
				RED_PWM_CTRL.CCABUF = val;        
    27be:	da 01       	movw	r26, r20
    27c0:	d8 96       	adiw	r26, 0x38	; 56
    27c2:	6d 93       	st	X+, r22
    27c4:	7c 93       	st	X, r23
    27c6:	d9 97       	sbiw	r26, 0x39	; 57
				RED_PWM_CTRL.CCBBUF = val;
    27c8:	da 96       	adiw	r26, 0x3a	; 58
    27ca:	6d 93       	st	X+, r22
    27cc:	7c 93       	st	X, r23
    27ce:	db 97       	sbiw	r26, 0x3b	; 59
				RED_PWM_CTRL.CCCBUF = val;
    27d0:	dc 96       	adiw	r26, 0x3c	; 60
    27d2:	6d 93       	st	X+, r22
    27d4:	7c 93       	st	X, r23
    27d6:	dd 97       	sbiw	r26, 0x3d	; 61
				RED_PWM_CTRL.CCDBUF = val;
    27d8:	de 96       	adiw	r26, 0x3e	; 62
    27da:	6d 93       	st	X+, r22
    27dc:	7c 93       	st	X, r23
    27de:	df 97       	sbiw	r26, 0x3f	; 63
    27e0:	f7 01       	movw	r30, r14
    27e2:	80 81       	ld	r24, Z
    27e4:	91 81       	ldd	r25, Z+1	; 0x01
    27e6:	fc 01       	movw	r30, r24
    27e8:	e2 0f       	add	r30, r18
    27ea:	f3 1f       	adc	r31, r19
    27ec:	e0 81       	ld	r30, Z
    27ee:	c2 cf       	rjmp	.-124    	; 0x2774 <tm_cmd_test_led+0x7e>
/**************************************************************************/
void tm_cmd_test_led		(U8 argc, char **argv)
{
	if ( argc < 2 )
	{
		printf_P(PSTR("usage: test_led [row#] [RGB] [val]\n"));
    27f0:	00 d0       	rcall	.+0      	; 0x27f2 <tm_cmd_test_led+0xfc>
    27f2:	89 e5       	ldi	r24, 0x59	; 89
    27f4:	94 e0       	ldi	r25, 0x04	; 4
    27f6:	ad b7       	in	r26, 0x3d	; 61
    27f8:	be b7       	in	r27, 0x3e	; 62
    27fa:	11 96       	adiw	r26, 0x01	; 1
    27fc:	8d 93       	st	X+, r24
    27fe:	9c 93       	st	X, r25
    2800:	12 97       	sbiw	r26, 0x02	; 2
    2802:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;	
    2806:	0f 90       	pop	r0
    2808:	0f 90       	pop	r0
				BLUE_PWM_CTRL.CCCBUF = val;
				BLUE_PWM_CTRL.CCDBUF = val;
			}
		}
	} 
}
    280a:	df 91       	pop	r29
    280c:	cf 91       	pop	r28
    280e:	1f 91       	pop	r17
    2810:	0f 91       	pop	r16
    2812:	ff 90       	pop	r15
    2814:	ef 90       	pop	r14
    2816:	df 90       	pop	r13
    2818:	08 95       	ret

0000281a <tm_cmd_write>:
/*!
	write stuff to the flash   
*/
/**************************************************************************/
void tm_cmd_write			(U8 argc, char **argv)
{
    281a:	1f 93       	push	r17
    281c:	cf 93       	push	r28
    281e:	df 93       	push	r29
    2820:	eb 01       	movw	r28, r22
	if ( argc != 3 )
    2822:	83 30       	cpi	r24, 0x03	; 3
    2824:	09 f0       	breq	.+2      	; 0x2828 <tm_cmd_write+0xe>
    2826:	51 c0       	rjmp	.+162    	; 0x28ca <tm_cmd_write+0xb0>
		printf_P (PSTR("usage: write [32bit start_address] [8bit length]\r\n"));
		return;	
	}
	else
	{
		g_dataStartAddress = atol(argv[1]);
    2828:	8a 81       	ldd	r24, Y+2	; 0x02
    282a:	9b 81       	ldd	r25, Y+3	; 0x03
    282c:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2830:	9b 01       	movw	r18, r22
    2832:	ac 01       	movw	r20, r24
    2834:	20 93 27 22 	sts	0x2227, r18
    2838:	30 93 28 22 	sts	0x2228, r19
    283c:	40 93 29 22 	sts	0x2229, r20
    2840:	50 93 2a 22 	sts	0x222A, r21
		g_leftDataToGet = atoi(argv[2]);
    2844:	8c 81       	ldd	r24, Y+4	; 0x04
    2846:	9d 81       	ldd	r25, Y+5	; 0x05
    2848:	0e 94 ac 23 	call	0x4758	; 0x4758 <atoi>
    284c:	80 93 26 22 	sts	0x2226, r24

		if ( g_leftDataToGet > 15 ) g_leftDataToGet = 15;	// Don't allow more then 15 bytes
    2850:	80 91 26 22 	lds	r24, 0x2226
    2854:	80 31       	cpi	r24, 0x10	; 16
    2856:	a8 f5       	brcc	.+106    	; 0x28c2 <tm_cmd_write+0xa8>

		printf_P (PSTR("writing: %lu to %lu;\r\n"), g_dataStartAddress, 
    2858:	20 91 27 22 	lds	r18, 0x2227
    285c:	30 91 28 22 	lds	r19, 0x2228
    2860:	40 91 29 22 	lds	r20, 0x2229
    2864:	50 91 2a 22 	lds	r21, 0x222A
    2868:	10 91 26 22 	lds	r17, 0x2226
    286c:	80 91 27 22 	lds	r24, 0x2227
    2870:	90 91 28 22 	lds	r25, 0x2228
    2874:	a0 91 29 22 	lds	r26, 0x2229
    2878:	b0 91 2a 22 	lds	r27, 0x222A
    287c:	ed b7       	in	r30, 0x3d	; 61
    287e:	fe b7       	in	r31, 0x3e	; 62
    2880:	3a 97       	sbiw	r30, 0x0a	; 10
    2882:	ed bf       	out	0x3d, r30	; 61
    2884:	fe bf       	out	0x3e, r31	; 62
    2886:	31 96       	adiw	r30, 0x01	; 1
    2888:	65 e7       	ldi	r22, 0x75	; 117
    288a:	77 e0       	ldi	r23, 0x07	; 7
    288c:	cd b7       	in	r28, 0x3d	; 61
    288e:	de b7       	in	r29, 0x3e	; 62
    2890:	69 83       	std	Y+1, r22	; 0x01
    2892:	7a 83       	std	Y+2, r23	; 0x02
    2894:	22 83       	std	Z+2, r18	; 0x02
    2896:	33 83       	std	Z+3, r19	; 0x03
    2898:	44 83       	std	Z+4, r20	; 0x04
    289a:	55 83       	std	Z+5, r21	; 0x05
    289c:	81 0f       	add	r24, r17
    289e:	91 1d       	adc	r25, r1
    28a0:	a1 1d       	adc	r26, r1
    28a2:	b1 1d       	adc	r27, r1
    28a4:	86 83       	std	Z+6, r24	; 0x06
    28a6:	97 83       	std	Z+7, r25	; 0x07
    28a8:	a0 87       	std	Z+8, r26	; 0x08
    28aa:	b1 87       	std	Z+9, r27	; 0x09
    28ac:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    28b0:	ed b7       	in	r30, 0x3d	; 61
    28b2:	fe b7       	in	r31, 0x3e	; 62
    28b4:	3a 96       	adiw	r30, 0x0a	; 10
    28b6:	ed bf       	out	0x3d, r30	; 61
    28b8:	fe bf       	out	0x3e, r31	; 62
											g_dataStartAddress+g_leftDataToGet);

//		for (iIterator=0; iIterator<=iLength; iIterator ++ )
//			dataflash_write ( iStart+iIterator, swUART_ReadChar( ) );
	}
}
    28ba:	df 91       	pop	r29
    28bc:	cf 91       	pop	r28
    28be:	1f 91       	pop	r17
    28c0:	08 95       	ret
	else
	{
		g_dataStartAddress = atol(argv[1]);
		g_leftDataToGet = atoi(argv[2]);

		if ( g_leftDataToGet > 15 ) g_leftDataToGet = 15;	// Don't allow more then 15 bytes
    28c2:	8f e0       	ldi	r24, 0x0F	; 15
    28c4:	80 93 26 22 	sts	0x2226, r24
    28c8:	c7 cf       	rjmp	.-114    	; 0x2858 <tm_cmd_write+0x3e>
/**************************************************************************/
void tm_cmd_write			(U8 argc, char **argv)
{
	if ( argc != 3 )
	{
		printf_P (PSTR("usage: write [32bit start_address] [8bit length]\r\n"));
    28ca:	00 d0       	rcall	.+0      	; 0x28cc <tm_cmd_write+0xb2>
    28cc:	8c e8       	ldi	r24, 0x8C	; 140
    28ce:	97 e0       	ldi	r25, 0x07	; 7
    28d0:	cd b7       	in	r28, 0x3d	; 61
    28d2:	de b7       	in	r29, 0x3e	; 62
    28d4:	89 83       	std	Y+1, r24	; 0x01
    28d6:	9a 83       	std	Y+2, r25	; 0x02
    28d8:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;	
    28dc:	0f 90       	pop	r0
    28de:	0f 90       	pop	r0
											g_dataStartAddress+g_leftDataToGet);

//		for (iIterator=0; iIterator<=iLength; iIterator ++ )
//			dataflash_write ( iStart+iIterator, swUART_ReadChar( ) );
	}
}
    28e0:	df 91       	pop	r29
    28e2:	cf 91       	pop	r28
    28e4:	1f 91       	pop	r17
    28e6:	08 95       	ret

000028e8 <tm_cmd_read_block>:
/*!
	read the whole block from the flash   
*/
/**************************************************************************/
void tm_cmd_read_block		(U8 argc, char **argv)
{
    28e8:	ef 92       	push	r14
    28ea:	ff 92       	push	r15
    28ec:	0f 93       	push	r16
    28ee:	1f 93       	push	r17
	if ( argc != 2 )
    28f0:	82 30       	cpi	r24, 0x02	; 2
    28f2:	09 f0       	breq	.+2      	; 0x28f6 <tm_cmd_read_block+0xe>
    28f4:	3f c0       	rjmp	.+126    	; 0x2974 <tm_cmd_read_block+0x8c>
	}
	else
	{
		uint32_t iIterator = 0;
		
		g_dataStartAddress = atol(argv[1])*FLASH_BLOCK4_SIZE;
    28f6:	fb 01       	movw	r30, r22
    28f8:	82 81       	ldd	r24, Z+2	; 0x02
    28fa:	93 81       	ldd	r25, Z+3	; 0x03
    28fc:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2900:	3c e0       	ldi	r19, 0x0C	; 12
    2902:	66 0f       	add	r22, r22
    2904:	77 1f       	adc	r23, r23
    2906:	88 1f       	adc	r24, r24
    2908:	99 1f       	adc	r25, r25
    290a:	3a 95       	dec	r19
    290c:	d1 f7       	brne	.-12     	; 0x2902 <tm_cmd_read_block+0x1a>
    290e:	60 93 27 22 	sts	0x2227, r22
    2912:	70 93 28 22 	sts	0x2228, r23
    2916:	80 93 29 22 	sts	0x2229, r24
    291a:	90 93 2a 22 	sts	0x222A, r25
	
		for (iIterator=0; iIterator<=FLASH_BLOCK4_SIZE; iIterator ++ )
    291e:	ee 24       	eor	r14, r14
    2920:	ff 24       	eor	r15, r15
    2922:	87 01       	movw	r16, r14
			putchar(dataflash_read ( g_dataStartAddress+iIterator ));
    2924:	60 91 27 22 	lds	r22, 0x2227
    2928:	70 91 28 22 	lds	r23, 0x2228
    292c:	80 91 29 22 	lds	r24, 0x2229
    2930:	90 91 2a 22 	lds	r25, 0x222A
    2934:	6e 0d       	add	r22, r14
    2936:	7f 1d       	adc	r23, r15
    2938:	80 1f       	adc	r24, r16
    293a:	91 1f       	adc	r25, r17
    293c:	0e 94 61 1c 	call	0x38c2	; 0x38c2 <dataflash_read>
    2940:	60 91 27 23 	lds	r22, 0x2327
    2944:	70 91 28 23 	lds	r23, 0x2328
    2948:	90 e0       	ldi	r25, 0x00	; 0
    294a:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
	{
		uint32_t iIterator = 0;
		
		g_dataStartAddress = atol(argv[1])*FLASH_BLOCK4_SIZE;
	
		for (iIterator=0; iIterator<=FLASH_BLOCK4_SIZE; iIterator ++ )
    294e:	08 94       	sec
    2950:	e1 1c       	adc	r14, r1
    2952:	f1 1c       	adc	r15, r1
    2954:	01 1d       	adc	r16, r1
    2956:	11 1d       	adc	r17, r1
    2958:	f1 e0       	ldi	r31, 0x01	; 1
    295a:	ef 16       	cp	r14, r31
    295c:	f0 e1       	ldi	r31, 0x10	; 16
    295e:	ff 06       	cpc	r15, r31
    2960:	f0 e0       	ldi	r31, 0x00	; 0
    2962:	0f 07       	cpc	r16, r31
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	1f 07       	cpc	r17, r31
    2968:	e9 f6       	brne	.-70     	; 0x2924 <tm_cmd_read_block+0x3c>
			putchar(dataflash_read ( g_dataStartAddress+iIterator ));
	}
}
    296a:	1f 91       	pop	r17
    296c:	0f 91       	pop	r16
    296e:	ff 90       	pop	r15
    2970:	ef 90       	pop	r14
    2972:	08 95       	ret
/**************************************************************************/
void tm_cmd_read_block		(U8 argc, char **argv)
{
	if ( argc != 2 )
	{
		printf_P( PSTR("usage: read_block [start_block]\r\n"));
    2974:	00 d0       	rcall	.+0      	; 0x2976 <tm_cmd_read_block+0x8e>
    2976:	8c e0       	ldi	r24, 0x0C	; 12
    2978:	97 e0       	ldi	r25, 0x07	; 7
    297a:	ed b7       	in	r30, 0x3d	; 61
    297c:	fe b7       	in	r31, 0x3e	; 62
    297e:	81 83       	std	Z+1, r24	; 0x01
    2980:	92 83       	std	Z+2, r25	; 0x02
    2982:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;	
    2986:	0f 90       	pop	r0
    2988:	0f 90       	pop	r0
		g_dataStartAddress = atol(argv[1])*FLASH_BLOCK4_SIZE;
	
		for (iIterator=0; iIterator<=FLASH_BLOCK4_SIZE; iIterator ++ )
			putchar(dataflash_read ( g_dataStartAddress+iIterator ));
	}
}
    298a:	1f 91       	pop	r17
    298c:	0f 91       	pop	r16
    298e:	ff 90       	pop	r15
    2990:	ef 90       	pop	r14
    2992:	08 95       	ret

00002994 <tm_cmd_get_fs>:
/*!
	Send out the whole files-system boot table
*/
/**************************************************************************/
void tm_cmd_get_fs			(U8 argc, char **argv)
{
    2994:	af 92       	push	r10
    2996:	bf 92       	push	r11
    2998:	cf 92       	push	r12
    299a:	df 92       	push	r13
    299c:	ef 92       	push	r14
    299e:	ff 92       	push	r15
    29a0:	0f 93       	push	r16
    29a2:	1f 93       	push	r17
    29a4:	df 93       	push	r29
    29a6:	cf 93       	push	r28
    29a8:	cd b7       	in	r28, 0x3d	; 61
    29aa:	de b7       	in	r29, 0x3e	; 62
    29ac:	c4 55       	subi	r28, 0x54	; 84
    29ae:	d0 40       	sbci	r29, 0x00	; 0
    29b0:	cd bf       	out	0x3d, r28	; 61
    29b2:	de bf       	out	0x3e, r29	; 62
	FileEntry_ST sCurEntry;
	char *cEntry = NULL;
	uint32_t iAddress = ENTRY_TABLE_ADDR;
    29b4:	80 e0       	ldi	r24, 0x00	; 0
    29b6:	90 e9       	ldi	r25, 0x90	; 144
    29b8:	af e3       	ldi	r26, 0x3F	; 63
    29ba:	b0 e0       	ldi	r27, 0x00	; 0
    29bc:	89 83       	std	Y+1, r24	; 0x01
    29be:	9a 83       	std	Y+2, r25	; 0x02
    29c0:	ab 83       	std	Y+3, r26	; 0x03
    29c2:	bc 83       	std	Y+4, r27	; 0x04
	uint8_t	itr = 0;
    29c4:	00 e0       	ldi	r16, 0x00	; 0
    29c6:	55 e0       	ldi	r21, 0x05	; 5
    29c8:	c5 2e       	mov	r12, r21
    29ca:	d1 2c       	mov	r13, r1
    29cc:	cc 0e       	add	r12, r28
    29ce:	dd 1e       	adc	r13, r29
    29d0:	5e 01       	movw	r10, r28
    29d2:	08 94       	sec
    29d4:	a1 1c       	adc	r10, r1
    29d6:	b1 1c       	adc	r11, r1
/**************************************************************************/
/*!
	Send out the whole files-system boot table
*/
/**************************************************************************/
void tm_cmd_get_fs			(U8 argc, char **argv)
    29d8:	45 e5       	ldi	r20, 0x55	; 85
    29da:	e4 2e       	mov	r14, r20
    29dc:	f1 2c       	mov	r15, r1
    29de:	ec 0e       	add	r14, r28
    29e0:	fd 1e       	adc	r15, r29
	char *cEntry = NULL;
	uint32_t iAddress = ENTRY_TABLE_ADDR;
	uint8_t	itr = 0;

	// Try reading entries until the end
	while ( FS_ReadEntry ( &iAddress, &sCurEntry ) )
    29e2:	c5 01       	movw	r24, r10
    29e4:	b6 01       	movw	r22, r12
    29e6:	0e 94 63 07 	call	0xec6	; 0xec6 <FS_ReadEntry>
    29ea:	88 23       	and	r24, r24
    29ec:	a9 f0       	breq	.+42     	; 0x2a18 <tm_cmd_get_fs+0x84>
	{
		cEntry = (char*)(&sCurEntry);
    29ee:	86 01       	movw	r16, r12
		
		for ( itr = 0; itr < ENTRY_TABLE_EL_SIZE; itr ++ )
			putchar( cEntry[itr] );		
    29f0:	60 91 27 23 	lds	r22, 0x2327
    29f4:	70 91 28 23 	lds	r23, 0x2328
    29f8:	f8 01       	movw	r30, r16
    29fa:	81 91       	ld	r24, Z+
    29fc:	8f 01       	movw	r16, r30
    29fe:	90 e0       	ldi	r25, 0x00	; 0
    2a00:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
	// Try reading entries until the end
	while ( FS_ReadEntry ( &iAddress, &sCurEntry ) )
	{
		cEntry = (char*)(&sCurEntry);
		
		for ( itr = 0; itr < ENTRY_TABLE_EL_SIZE; itr ++ )
    2a04:	0e 15       	cp	r16, r14
    2a06:	1f 05       	cpc	r17, r15
    2a08:	99 f7       	brne	.-26     	; 0x29f0 <tm_cmd_get_fs+0x5c>
    2a0a:	00 e5       	ldi	r16, 0x50	; 80
	char *cEntry = NULL;
	uint32_t iAddress = ENTRY_TABLE_ADDR;
	uint8_t	itr = 0;

	// Try reading entries until the end
	while ( FS_ReadEntry ( &iAddress, &sCurEntry ) )
    2a0c:	c5 01       	movw	r24, r10
    2a0e:	b6 01       	movw	r22, r12
    2a10:	0e 94 63 07 	call	0xec6	; 0xec6 <FS_ReadEntry>
    2a14:	88 23       	and	r24, r24
    2a16:	59 f7       	brne	.-42     	; 0x29ee <tm_cmd_get_fs+0x5a>
		
		for ( itr = 0; itr < ENTRY_TABLE_EL_SIZE; itr ++ )
			putchar( cEntry[itr] );		
	}

	if ( itr == 0 )		// nothing was read then FS empty
    2a18:	00 23       	and	r16, r16
    2a1a:	d1 f0       	breq	.+52     	; 0x2a50 <tm_cmd_get_fs+0xbc>
	{
		printf_P(PSTR("EMPTY.EMPTY.EMPTY.\r\n") );
	}
	else
	{
		printf_P(PSTR("FINISHED.FINISHED.FINISHED.\r\n") );
    2a1c:	00 d0       	rcall	.+0      	; 0x2a1e <tm_cmd_get_fs+0x8a>
    2a1e:	8d e7       	ldi	r24, 0x7D	; 125
    2a20:	94 e0       	ldi	r25, 0x04	; 4
    2a22:	ed b7       	in	r30, 0x3d	; 61
    2a24:	fe b7       	in	r31, 0x3e	; 62
    2a26:	81 83       	std	Z+1, r24	; 0x01
    2a28:	92 83       	std	Z+2, r25	; 0x02
    2a2a:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2a2e:	0f 90       	pop	r0
    2a30:	0f 90       	pop	r0
	}
}
    2a32:	cc 5a       	subi	r28, 0xAC	; 172
    2a34:	df 4f       	sbci	r29, 0xFF	; 255
    2a36:	cd bf       	out	0x3d, r28	; 61
    2a38:	de bf       	out	0x3e, r29	; 62
    2a3a:	cf 91       	pop	r28
    2a3c:	df 91       	pop	r29
    2a3e:	1f 91       	pop	r17
    2a40:	0f 91       	pop	r16
    2a42:	ff 90       	pop	r15
    2a44:	ef 90       	pop	r14
    2a46:	df 90       	pop	r13
    2a48:	cf 90       	pop	r12
    2a4a:	bf 90       	pop	r11
    2a4c:	af 90       	pop	r10
    2a4e:	08 95       	ret
			putchar( cEntry[itr] );		
	}

	if ( itr == 0 )		// nothing was read then FS empty
	{
		printf_P(PSTR("EMPTY.EMPTY.EMPTY.\r\n") );
    2a50:	00 d0       	rcall	.+0      	; 0x2a52 <tm_cmd_get_fs+0xbe>
    2a52:	8b e9       	ldi	r24, 0x9B	; 155
    2a54:	94 e0       	ldi	r25, 0x04	; 4
    2a56:	ed b7       	in	r30, 0x3d	; 61
    2a58:	fe b7       	in	r31, 0x3e	; 62
    2a5a:	81 83       	std	Z+1, r24	; 0x01
    2a5c:	92 83       	std	Z+2, r25	; 0x02
    2a5e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2a62:	0f 90       	pop	r0
    2a64:	0f 90       	pop	r0
    2a66:	e5 cf       	rjmp	.-54     	; 0x2a32 <tm_cmd_get_fs+0x9e>

00002a68 <tm_cmd_dir>:
	Show file list in the shell   
*/
/**************************************************************************/
void tm_cmd_dir				(U8 argc, char **argv)
{
	FS_ShowFileInformation ( );
    2a68:	0e 94 25 0b 	call	0x164a	; 0x164a <FS_ShowFileInformation>
}
    2a6c:	08 95       	ret

00002a6e <tm_cmd_flash_status>:
/*!
	Retrieve the flash statuses and print out on the shell   
*/
/**************************************************************************/
void tm_cmd_flash_status	(U8 argc, char **argv)
{
    2a6e:	1f 93       	push	r17
    2a70:	cf 93       	push	r28
    2a72:	df 93       	push	r29
	uint8_t stat_flash = dataflash_read_status ( );
    2a74:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <dataflash_read_status>
    2a78:	18 2f       	mov	r17, r24

	if (stat_flash&FLASH_READY)
    2a7a:	c8 2f       	mov	r28, r24
    2a7c:	d0 e0       	ldi	r29, 0x00	; 0
    2a7e:	ce 01       	movw	r24, r28
    2a80:	80 ff       	sbrs	r24, 0
    2a82:	55 c0       	rjmp	.+170    	; 0x2b2e <tm_cmd_flash_status+0xc0>
		printf_P( PSTR("\r\n#0 NOT ready (1)") );
    2a84:	00 d0       	rcall	.+0      	; 0x2a86 <tm_cmd_flash_status+0x18>
    2a86:	88 e1       	ldi	r24, 0x18	; 24
    2a88:	96 e0       	ldi	r25, 0x06	; 6
    2a8a:	ed b7       	in	r30, 0x3d	; 61
    2a8c:	fe b7       	in	r31, 0x3e	; 62
    2a8e:	81 83       	std	Z+1, r24	; 0x01
    2a90:	92 83       	std	Z+2, r25	; 0x02
    2a92:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2a96:	0f 90       	pop	r0
    2a98:	0f 90       	pop	r0
	else
		printf_P( PSTR("\r\n#0 ready (0)") );

	if (stat_flash&FLASH_WE)
    2a9a:	c1 ff       	sbrs	r28, 1
    2a9c:	55 c0       	rjmp	.+170    	; 0x2b48 <tm_cmd_flash_status+0xda>
		printf_P( PSTR("\r\n#1 write enabled (1)") );
    2a9e:	00 d0       	rcall	.+0      	; 0x2aa0 <tm_cmd_flash_status+0x32>
    2aa0:	82 ef       	ldi	r24, 0xF2	; 242
    2aa2:	95 e0       	ldi	r25, 0x05	; 5
    2aa4:	ed b7       	in	r30, 0x3d	; 61
    2aa6:	fe b7       	in	r31, 0x3e	; 62
    2aa8:	81 83       	std	Z+1, r24	; 0x01
    2aaa:	92 83       	std	Z+2, r25	; 0x02
    2aac:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2ab0:	0f 90       	pop	r0
    2ab2:	0f 90       	pop	r0

	if ((stat_flash&FLASH_SOFTWARE_PROTECT)==0x1100)
		printf_P( PSTR("\r\n#23 write protected (11)") );
	else if ((stat_flash&FLASH_SOFTWARE_PROTECT)==0x0100)
		printf_P( PSTR("\r\n#23 partly write protected (01)") );
	else if ((stat_flash&FLASH_SOFTWARE_PROTECT)==0x0000)
    2ab4:	9e 01       	movw	r18, r28
    2ab6:	2c 70       	andi	r18, 0x0C	; 12
    2ab8:	30 70       	andi	r19, 0x00	; 0
    2aba:	21 15       	cp	r18, r1
    2abc:	31 05       	cpc	r19, r1
    2abe:	09 f0       	breq	.+2      	; 0x2ac2 <tm_cmd_flash_status+0x54>
    2ac0:	55 c0       	rjmp	.+170    	; 0x2b6c <tm_cmd_flash_status+0xfe>
		printf_P( PSTR("\r\n#23 NOT write protected (00)") );
    2ac2:	00 d0       	rcall	.+0      	; 0x2ac4 <tm_cmd_flash_status+0x56>
    2ac4:	88 eb       	ldi	r24, 0xB8	; 184
    2ac6:	95 e0       	ldi	r25, 0x05	; 5
    2ac8:	ed b7       	in	r30, 0x3d	; 61
    2aca:	fe b7       	in	r31, 0x3e	; 62
    2acc:	81 83       	std	Z+1, r24	; 0x01
    2ace:	92 83       	std	Z+2, r25	; 0x02
    2ad0:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2ad4:	0f 90       	pop	r0
    2ad6:	0f 90       	pop	r0
	else
		printf_P( PSTR("\r\n#23 protection unknown (10 reserved)") );

	if (stat_flash&FLASH_WP_PIN)
    2ad8:	c4 ff       	sbrs	r28, 4
    2ada:	55 c0       	rjmp	.+170    	; 0x2b86 <tm_cmd_flash_status+0x118>
		printf_P( PSTR("\r\n#4 NOT write protected (1)") );
    2adc:	00 d0       	rcall	.+0      	; 0x2ade <tm_cmd_flash_status+0x70>
    2ade:	24 e7       	ldi	r18, 0x74	; 116
    2ae0:	35 e0       	ldi	r19, 0x05	; 5
    2ae2:	ed b7       	in	r30, 0x3d	; 61
    2ae4:	fe b7       	in	r31, 0x3e	; 62
    2ae6:	21 83       	std	Z+1, r18	; 0x01
    2ae8:	32 83       	std	Z+2, r19	; 0x02
    2aea:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2aee:	0f 90       	pop	r0
    2af0:	0f 90       	pop	r0
	else
		printf_P( PSTR("\r\n#4 write protected (0)") );

	if (stat_flash&FLASH_ERASE_WRITE_ERR)
    2af2:	c5 ff       	sbrs	r28, 5
    2af4:	55 c0       	rjmp	.+170    	; 0x2ba0 <tm_cmd_flash_status+0x132>
		printf_P( PSTR("\r\n#5 failed program (erase) (1)") );
    2af6:	00 d0       	rcall	.+0      	; 0x2af8 <tm_cmd_flash_status+0x8a>
    2af8:	2b e3       	ldi	r18, 0x3B	; 59
    2afa:	35 e0       	ldi	r19, 0x05	; 5
    2afc:	ed b7       	in	r30, 0x3d	; 61
    2afe:	fe b7       	in	r31, 0x3e	; 62
    2b00:	21 83       	std	Z+1, r18	; 0x01
    2b02:	32 83       	std	Z+2, r19	; 0x02
    2b04:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2b08:	0f 90       	pop	r0
    2b0a:	0f 90       	pop	r0
	else
		printf_P( PSTR("\r\n#5 program (erase) was successfull (0)") );

	if (stat_flash&FLASH_SEC_PROTECT_VEC_LOCK)
    2b0c:	17 fd       	sbrc	r17, 7
    2b0e:	55 c0       	rjmp	.+170    	; 0x2bba <tm_cmd_flash_status+0x14c>
		printf_P( PSTR("\r\n#7 sector protection registers LOCKED (1)\r\n\r\n") );
	else
		printf_P(PSTR("\r\n#7 sector protection registers UNLOCKED (0)\r\n\r\n") );
    2b10:	00 d0       	rcall	.+0      	; 0x2b12 <tm_cmd_flash_status+0xa4>
    2b12:	80 eb       	ldi	r24, 0xB0	; 176
    2b14:	94 e0       	ldi	r25, 0x04	; 4
    2b16:	ed b7       	in	r30, 0x3d	; 61
    2b18:	fe b7       	in	r31, 0x3e	; 62
    2b1a:	81 83       	std	Z+1, r24	; 0x01
    2b1c:	92 83       	std	Z+2, r25	; 0x02
    2b1e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2b22:	0f 90       	pop	r0
    2b24:	0f 90       	pop	r0
}
    2b26:	df 91       	pop	r29
    2b28:	cf 91       	pop	r28
    2b2a:	1f 91       	pop	r17
    2b2c:	08 95       	ret
	uint8_t stat_flash = dataflash_read_status ( );

	if (stat_flash&FLASH_READY)
		printf_P( PSTR("\r\n#0 NOT ready (1)") );
	else
		printf_P( PSTR("\r\n#0 ready (0)") );
    2b2e:	00 d0       	rcall	.+0      	; 0x2b30 <tm_cmd_flash_status+0xc2>
    2b30:	89 e0       	ldi	r24, 0x09	; 9
    2b32:	96 e0       	ldi	r25, 0x06	; 6
    2b34:	ed b7       	in	r30, 0x3d	; 61
    2b36:	fe b7       	in	r31, 0x3e	; 62
    2b38:	81 83       	std	Z+1, r24	; 0x01
    2b3a:	92 83       	std	Z+2, r25	; 0x02
    2b3c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2b40:	0f 90       	pop	r0
    2b42:	0f 90       	pop	r0

	if (stat_flash&FLASH_WE)
    2b44:	c1 fd       	sbrc	r28, 1
    2b46:	ab cf       	rjmp	.-170    	; 0x2a9e <tm_cmd_flash_status+0x30>
		printf_P( PSTR("\r\n#1 write enabled (1)") );
	else
		printf_P( PSTR("\r\n#1 NOT write enabled (0)") );
    2b48:	00 d0       	rcall	.+0      	; 0x2b4a <tm_cmd_flash_status+0xdc>
    2b4a:	87 ed       	ldi	r24, 0xD7	; 215
    2b4c:	95 e0       	ldi	r25, 0x05	; 5
    2b4e:	ed b7       	in	r30, 0x3d	; 61
    2b50:	fe b7       	in	r31, 0x3e	; 62
    2b52:	81 83       	std	Z+1, r24	; 0x01
    2b54:	92 83       	std	Z+2, r25	; 0x02
    2b56:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2b5a:	0f 90       	pop	r0
    2b5c:	0f 90       	pop	r0

	if ((stat_flash&FLASH_SOFTWARE_PROTECT)==0x1100)
		printf_P( PSTR("\r\n#23 write protected (11)") );
	else if ((stat_flash&FLASH_SOFTWARE_PROTECT)==0x0100)
		printf_P( PSTR("\r\n#23 partly write protected (01)") );
	else if ((stat_flash&FLASH_SOFTWARE_PROTECT)==0x0000)
    2b5e:	9e 01       	movw	r18, r28
    2b60:	2c 70       	andi	r18, 0x0C	; 12
    2b62:	30 70       	andi	r19, 0x00	; 0
    2b64:	21 15       	cp	r18, r1
    2b66:	31 05       	cpc	r19, r1
    2b68:	09 f4       	brne	.+2      	; 0x2b6c <tm_cmd_flash_status+0xfe>
    2b6a:	ab cf       	rjmp	.-170    	; 0x2ac2 <tm_cmd_flash_status+0x54>
		printf_P( PSTR("\r\n#23 NOT write protected (00)") );
	else
		printf_P( PSTR("\r\n#23 protection unknown (10 reserved)") );
    2b6c:	00 d0       	rcall	.+0      	; 0x2b6e <tm_cmd_flash_status+0x100>
    2b6e:	21 e9       	ldi	r18, 0x91	; 145
    2b70:	35 e0       	ldi	r19, 0x05	; 5
    2b72:	ed b7       	in	r30, 0x3d	; 61
    2b74:	fe b7       	in	r31, 0x3e	; 62
    2b76:	21 83       	std	Z+1, r18	; 0x01
    2b78:	32 83       	std	Z+2, r19	; 0x02
    2b7a:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2b7e:	0f 90       	pop	r0
    2b80:	0f 90       	pop	r0

	if (stat_flash&FLASH_WP_PIN)
    2b82:	c4 fd       	sbrc	r28, 4
    2b84:	ab cf       	rjmp	.-170    	; 0x2adc <tm_cmd_flash_status+0x6e>
		printf_P( PSTR("\r\n#4 NOT write protected (1)") );
	else
		printf_P( PSTR("\r\n#4 write protected (0)") );
    2b86:	00 d0       	rcall	.+0      	; 0x2b88 <tm_cmd_flash_status+0x11a>
    2b88:	2b e5       	ldi	r18, 0x5B	; 91
    2b8a:	35 e0       	ldi	r19, 0x05	; 5
    2b8c:	ed b7       	in	r30, 0x3d	; 61
    2b8e:	fe b7       	in	r31, 0x3e	; 62
    2b90:	21 83       	std	Z+1, r18	; 0x01
    2b92:	32 83       	std	Z+2, r19	; 0x02
    2b94:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2b98:	0f 90       	pop	r0
    2b9a:	0f 90       	pop	r0

	if (stat_flash&FLASH_ERASE_WRITE_ERR)
    2b9c:	c5 fd       	sbrc	r28, 5
    2b9e:	ab cf       	rjmp	.-170    	; 0x2af6 <tm_cmd_flash_status+0x88>
		printf_P( PSTR("\r\n#5 failed program (erase) (1)") );
	else
		printf_P( PSTR("\r\n#5 program (erase) was successfull (0)") );
    2ba0:	00 d0       	rcall	.+0      	; 0x2ba2 <tm_cmd_flash_status+0x134>
    2ba2:	22 e1       	ldi	r18, 0x12	; 18
    2ba4:	35 e0       	ldi	r19, 0x05	; 5
    2ba6:	ed b7       	in	r30, 0x3d	; 61
    2ba8:	fe b7       	in	r31, 0x3e	; 62
    2baa:	21 83       	std	Z+1, r18	; 0x01
    2bac:	32 83       	std	Z+2, r19	; 0x02
    2bae:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2bb2:	0f 90       	pop	r0
    2bb4:	0f 90       	pop	r0

	if (stat_flash&FLASH_SEC_PROTECT_VEC_LOCK)
    2bb6:	17 ff       	sbrs	r17, 7
    2bb8:	ab cf       	rjmp	.-170    	; 0x2b10 <tm_cmd_flash_status+0xa2>
		printf_P( PSTR("\r\n#7 sector protection registers LOCKED (1)\r\n\r\n") );
    2bba:	00 d0       	rcall	.+0      	; 0x2bbc <tm_cmd_flash_status+0x14e>
    2bbc:	82 ee       	ldi	r24, 0xE2	; 226
    2bbe:	94 e0       	ldi	r25, 0x04	; 4
    2bc0:	ed b7       	in	r30, 0x3d	; 61
    2bc2:	fe b7       	in	r31, 0x3e	; 62
    2bc4:	81 83       	std	Z+1, r24	; 0x01
    2bc6:	92 83       	std	Z+2, r25	; 0x02
    2bc8:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2bcc:	0f 90       	pop	r0
    2bce:	0f 90       	pop	r0
	else
		printf_P(PSTR("\r\n#7 sector protection registers UNLOCKED (0)\r\n\r\n") );
}
    2bd0:	df 91       	pop	r29
    2bd2:	cf 91       	pop	r28
    2bd4:	1f 91       	pop	r17
    2bd6:	08 95       	ret

00002bd8 <tm_cmd_unprotect_flash>:
/*!
	Write-UnProtect the flash memory    
*/
/**************************************************************************/
void tm_cmd_unprotect_flash	(U8 argc, char **argv)
{
    2bd8:	cf 93       	push	r28
    2bda:	df 93       	push	r29
	if ( argc != 2 )
    2bdc:	82 30       	cpi	r24, 0x02	; 2
    2bde:	49 f5       	brne	.+82     	; 0x2c32 <tm_cmd_unprotect_flash+0x5a>
		printf_P( PSTR("usage: unprot_flash [<block number> or <ALL>]\r\n"));
		return;		
	}
	else
	{
		if ( strcmp(argv[1], "ALL") == 0)
    2be0:	fb 01       	movw	r30, r22
    2be2:	c2 81       	ldd	r28, Z+2	; 0x02
    2be4:	d3 81       	ldd	r29, Z+3	; 0x03
    2be6:	ce 01       	movw	r24, r28
    2be8:	65 e2       	ldi	r22, 0x25	; 37
    2bea:	70 e2       	ldi	r23, 0x20	; 32
    2bec:	0e 94 f6 23 	call	0x47ec	; 0x47ec <strcmp>
    2bf0:	00 97       	sbiw	r24, 0x00	; 0
    2bf2:	e1 f0       	breq	.+56     	; 0x2c2c <tm_cmd_unprotect_flash+0x54>
		else
		{
			uint32_t iBlock;
			uint32_t iAddress;

			iBlock = atol (argv[1]);						// This is the data
    2bf4:	ce 01       	movw	r24, r28
    2bf6:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2bfa:	dc 01       	movw	r26, r24
    2bfc:	cb 01       	movw	r24, r22

			// Calculate address
			iAddress = iBlock * (uint32_t)(FLASH_BLOCK4_SIZE);
    2bfe:	6c e0       	ldi	r22, 0x0C	; 12
    2c00:	88 0f       	add	r24, r24
    2c02:	99 1f       	adc	r25, r25
    2c04:	aa 1f       	adc	r26, r26
    2c06:	bb 1f       	adc	r27, r27
    2c08:	6a 95       	dec	r22
    2c0a:	d1 f7       	brne	.-12     	; 0x2c00 <tm_cmd_unprotect_flash+0x28>

			dataflash_unprotect_block4 ( iAddress );
    2c0c:	0e 94 34 1e 	call	0x3c68	; 0x3c68 <dataflash_unprotect_block4>
		}
	}
	printf_P (PSTR("OK\r\n"));
    2c10:	00 d0       	rcall	.+0      	; 0x2c12 <tm_cmd_unprotect_flash+0x3a>
    2c12:	82 e9       	ldi	r24, 0x92	; 146
    2c14:	96 e0       	ldi	r25, 0x06	; 6
    2c16:	ed b7       	in	r30, 0x3d	; 61
    2c18:	fe b7       	in	r31, 0x3e	; 62
    2c1a:	81 83       	std	Z+1, r24	; 0x01
    2c1c:	92 83       	std	Z+2, r25	; 0x02
    2c1e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2c22:	0f 90       	pop	r0
    2c24:	0f 90       	pop	r0
}
    2c26:	df 91       	pop	r29
    2c28:	cf 91       	pop	r28
    2c2a:	08 95       	ret
	}
	else
	{
		if ( strcmp(argv[1], "ALL") == 0)
		{
			dataflash_unprotect_all ( );
    2c2c:	0e 94 9d 1c 	call	0x393a	; 0x393a <dataflash_unprotect_all>
    2c30:	ef cf       	rjmp	.-34     	; 0x2c10 <tm_cmd_unprotect_flash+0x38>
/**************************************************************************/
void tm_cmd_unprotect_flash	(U8 argc, char **argv)
{
	if ( argc != 2 )
	{
		printf_P( PSTR("usage: unprot_flash [<block number> or <ALL>]\r\n"));
    2c32:	00 d0       	rcall	.+0      	; 0x2c34 <tm_cmd_unprotect_flash+0x5c>
    2c34:	87 e9       	ldi	r24, 0x97	; 151
    2c36:	96 e0       	ldi	r25, 0x06	; 6
    2c38:	ed b7       	in	r30, 0x3d	; 61
    2c3a:	fe b7       	in	r31, 0x3e	; 62
    2c3c:	81 83       	std	Z+1, r24	; 0x01
    2c3e:	92 83       	std	Z+2, r25	; 0x02
    2c40:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;		
    2c44:	0f 90       	pop	r0
    2c46:	0f 90       	pop	r0

			dataflash_unprotect_block4 ( iAddress );
		}
	}
	printf_P (PSTR("OK\r\n"));
}
    2c48:	df 91       	pop	r29
    2c4a:	cf 91       	pop	r28
    2c4c:	08 95       	ret

00002c4e <tm_cmd_erase_flash>:
/*!
	Erase the flash chip - per block of ALL   
*/
/**************************************************************************/
void tm_cmd_erase_flash		(U8 argc, char **argv)
{
    2c4e:	ef 92       	push	r14
    2c50:	ff 92       	push	r15
    2c52:	0f 93       	push	r16
    2c54:	1f 93       	push	r17
    2c56:	cf 93       	push	r28
    2c58:	df 93       	push	r29
	if ( argc != 2 )
    2c5a:	82 30       	cpi	r24, 0x02	; 2
    2c5c:	51 f5       	brne	.+84     	; 0x2cb2 <tm_cmd_erase_flash+0x64>
		printf_P( PSTR("usage: erase_flash [<block number> or <ALL>]\r\n"));
		return;		
	}
	else
	{
		if ( strcmp(argv[1], "ALL") == 0)
    2c5e:	fb 01       	movw	r30, r22
    2c60:	c2 81       	ldd	r28, Z+2	; 0x02
    2c62:	d3 81       	ldd	r29, Z+3	; 0x03
    2c64:	ce 01       	movw	r24, r28
    2c66:	65 e2       	ldi	r22, 0x25	; 37
    2c68:	70 e2       	ldi	r23, 0x20	; 32
    2c6a:	0e 94 f6 23 	call	0x47ec	; 0x47ec <strcmp>
    2c6e:	00 97       	sbiw	r24, 0x00	; 0
    2c70:	e9 f0       	breq	.+58     	; 0x2cac <tm_cmd_erase_flash+0x5e>
		}
		else
		{
			uint32_t iBlock;

			iBlock = atol (argv[1]);						// This is the data
    2c72:	ce 01       	movw	r24, r28
    2c74:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2c78:	7b 01       	movw	r14, r22
    2c7a:	8c 01       	movw	r16, r24
			
			dataflash_unprotect_block4 ( (uint16_t)(iBlock) );
    2c7c:	cb 01       	movw	r24, r22
    2c7e:	0e 94 34 1e 	call	0x3c68	; 0x3c68 <dataflash_unprotect_block4>

			dataflash_erase_block4 ( (uint16_t)(iBlock) );
    2c82:	c7 01       	movw	r24, r14
    2c84:	0e 94 e3 1d 	call	0x3bc6	; 0x3bc6 <dataflash_erase_block4>
		}
	}
	printf_P (PSTR("OK\r\n"));
    2c88:	00 d0       	rcall	.+0      	; 0x2c8a <tm_cmd_erase_flash+0x3c>
    2c8a:	8b e2       	ldi	r24, 0x2B	; 43
    2c8c:	96 e0       	ldi	r25, 0x06	; 6
    2c8e:	ed b7       	in	r30, 0x3d	; 61
    2c90:	fe b7       	in	r31, 0x3e	; 62
    2c92:	81 83       	std	Z+1, r24	; 0x01
    2c94:	92 83       	std	Z+2, r25	; 0x02
    2c96:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2c9a:	0f 90       	pop	r0
    2c9c:	0f 90       	pop	r0
}
    2c9e:	df 91       	pop	r29
    2ca0:	cf 91       	pop	r28
    2ca2:	1f 91       	pop	r17
    2ca4:	0f 91       	pop	r16
    2ca6:	ff 90       	pop	r15
    2ca8:	ef 90       	pop	r14
    2caa:	08 95       	ret
	}
	else
	{
		if ( strcmp(argv[1], "ALL") == 0)
		{
			dataflash_erase_all ( );
    2cac:	0e 94 55 1d 	call	0x3aaa	; 0x3aaa <dataflash_erase_all>
    2cb0:	eb cf       	rjmp	.-42     	; 0x2c88 <tm_cmd_erase_flash+0x3a>
/**************************************************************************/
void tm_cmd_erase_flash		(U8 argc, char **argv)
{
	if ( argc != 2 )
	{
		printf_P( PSTR("usage: erase_flash [<block number> or <ALL>]\r\n"));
    2cb2:	00 d0       	rcall	.+0      	; 0x2cb4 <tm_cmd_erase_flash+0x66>
    2cb4:	80 e3       	ldi	r24, 0x30	; 48
    2cb6:	96 e0       	ldi	r25, 0x06	; 6
    2cb8:	ed b7       	in	r30, 0x3d	; 61
    2cba:	fe b7       	in	r31, 0x3e	; 62
    2cbc:	81 83       	std	Z+1, r24	; 0x01
    2cbe:	92 83       	std	Z+2, r25	; 0x02
    2cc0:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;		
    2cc4:	0f 90       	pop	r0
    2cc6:	0f 90       	pop	r0

			dataflash_erase_block4 ( (uint16_t)(iBlock) );
		}
	}
	printf_P (PSTR("OK\r\n"));
}
    2cc8:	df 91       	pop	r29
    2cca:	cf 91       	pop	r28
    2ccc:	1f 91       	pop	r17
    2cce:	0f 91       	pop	r16
    2cd0:	ff 90       	pop	r15
    2cd2:	ef 90       	pop	r14
    2cd4:	08 95       	ret

00002cd6 <tm_cmd_protect_flash>:
/*!
	Write-Protect the flash memory   
*/
/**************************************************************************/
void tm_cmd_protect_flash	(U8 argc, char **argv)
{
    2cd6:	cf 93       	push	r28
    2cd8:	df 93       	push	r29
	if ( argc != 2 )
    2cda:	82 30       	cpi	r24, 0x02	; 2
    2cdc:	49 f5       	brne	.+82     	; 0x2d30 <tm_cmd_protect_flash+0x5a>
		printf_P( PSTR("usage: prot_flash [<block number> or <ALL>]\r\n"));
		return;		
	}
	else
	{
		if ( strcmp(argv[1], "ALL") == 0)
    2cde:	fb 01       	movw	r30, r22
    2ce0:	c2 81       	ldd	r28, Z+2	; 0x02
    2ce2:	d3 81       	ldd	r29, Z+3	; 0x03
    2ce4:	ce 01       	movw	r24, r28
    2ce6:	65 e2       	ldi	r22, 0x25	; 37
    2ce8:	70 e2       	ldi	r23, 0x20	; 32
    2cea:	0e 94 f6 23 	call	0x47ec	; 0x47ec <strcmp>
    2cee:	00 97       	sbiw	r24, 0x00	; 0
    2cf0:	e1 f0       	breq	.+56     	; 0x2d2a <tm_cmd_protect_flash+0x54>
		else
		{
			uint32_t iBlock;
			uint32_t iAddress;

			iBlock = atol (argv[1]);						// This is the data
    2cf2:	ce 01       	movw	r24, r28
    2cf4:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2cf8:	dc 01       	movw	r26, r24
    2cfa:	cb 01       	movw	r24, r22

			// Calculate address
			iAddress = iBlock * (uint32_t)(FLASH_BLOCK4_SIZE);
    2cfc:	7c e0       	ldi	r23, 0x0C	; 12
    2cfe:	88 0f       	add	r24, r24
    2d00:	99 1f       	adc	r25, r25
    2d02:	aa 1f       	adc	r26, r26
    2d04:	bb 1f       	adc	r27, r27
    2d06:	7a 95       	dec	r23
    2d08:	d1 f7       	brne	.-12     	; 0x2cfe <tm_cmd_protect_flash+0x28>

			dataflash_protect_block4 ( iAddress );
    2d0a:	0e 94 85 1e 	call	0x3d0a	; 0x3d0a <dataflash_protect_block4>
		}
	}
	printf_P (PSTR("OK\r\n"));
    2d0e:	00 d0       	rcall	.+0      	; 0x2d10 <tm_cmd_protect_flash+0x3a>
    2d10:	8f e5       	ldi	r24, 0x5F	; 95
    2d12:	96 e0       	ldi	r25, 0x06	; 6
    2d14:	ed b7       	in	r30, 0x3d	; 61
    2d16:	fe b7       	in	r31, 0x3e	; 62
    2d18:	81 83       	std	Z+1, r24	; 0x01
    2d1a:	92 83       	std	Z+2, r25	; 0x02
    2d1c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2d20:	0f 90       	pop	r0
    2d22:	0f 90       	pop	r0
}
    2d24:	df 91       	pop	r29
    2d26:	cf 91       	pop	r28
    2d28:	08 95       	ret
	}
	else
	{
		if ( strcmp(argv[1], "ALL") == 0)
		{
			dataflash_protect_all ( );
    2d2a:	0e 94 f9 1c 	call	0x39f2	; 0x39f2 <dataflash_protect_all>
    2d2e:	ef cf       	rjmp	.-34     	; 0x2d0e <tm_cmd_protect_flash+0x38>
/**************************************************************************/
void tm_cmd_protect_flash	(U8 argc, char **argv)
{
	if ( argc != 2 )
	{
		printf_P( PSTR("usage: prot_flash [<block number> or <ALL>]\r\n"));
    2d30:	00 d0       	rcall	.+0      	; 0x2d32 <tm_cmd_protect_flash+0x5c>
    2d32:	84 e6       	ldi	r24, 0x64	; 100
    2d34:	96 e0       	ldi	r25, 0x06	; 6
    2d36:	ed b7       	in	r30, 0x3d	; 61
    2d38:	fe b7       	in	r31, 0x3e	; 62
    2d3a:	81 83       	std	Z+1, r24	; 0x01
    2d3c:	92 83       	std	Z+2, r25	; 0x02
    2d3e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;		
    2d42:	0f 90       	pop	r0
    2d44:	0f 90       	pop	r0

			dataflash_protect_block4 ( iAddress );
		}
	}
	printf_P (PSTR("OK\r\n"));
}
    2d46:	df 91       	pop	r29
    2d48:	cf 91       	pop	r28
    2d4a:	08 95       	ret

00002d4c <tm_cmd_spi_transfer>:
/*!
	Send an spi commant to the flash memory   
*/
/**************************************************************************/
void tm_cmd_spi_transfer	(U8 argc, char **argv)
{
    2d4c:	df 93       	push	r29
    2d4e:	cf 93       	push	r28
    2d50:	0f 92       	push	r0
    2d52:	cd b7       	in	r28, 0x3d	; 61
    2d54:	de b7       	in	r29, 0x3e	; 62
	if ( argc != 2)
    2d56:	82 30       	cpi	r24, 0x02	; 2
    2d58:	89 f0       	breq	.+34     	; 0x2d7c <tm_cmd_spi_transfer+0x30>
	{
		printf_P( PSTR("usage: spi_trans [byte]\r\n"));
    2d5a:	00 d0       	rcall	.+0      	; 0x2d5c <tm_cmd_spi_transfer+0x10>
    2d5c:	88 ee       	ldi	r24, 0xE8	; 232
    2d5e:	96 e0       	ldi	r25, 0x06	; 6
    2d60:	ad b7       	in	r26, 0x3d	; 61
    2d62:	be b7       	in	r27, 0x3e	; 62
    2d64:	11 96       	adiw	r26, 0x01	; 1
    2d66:	8d 93       	st	X+, r24
    2d68:	9c 93       	st	X, r25
    2d6a:	12 97       	sbiw	r26, 0x02	; 2
    2d6c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;		
    2d70:	0f 90       	pop	r0
    2d72:	0f 90       	pop	r0
		printf_P( PSTR("\r\nSending 0x%x"), byte_sent );
		byte_rec = SPI_MasterTransceiveByte(&spiMasterD, byte_sent);

		printf_P( PSTR("\r\nRecieved 0x%x\r\n"), byte_rec );
	}
}
    2d74:	0f 90       	pop	r0
    2d76:	cf 91       	pop	r28
    2d78:	df 91       	pop	r29
    2d7a:	08 95       	ret
	else
	{
		U8 byte_sent;
		U8 byte_rec;

		byte_sent = atoi (argv[1]);	
    2d7c:	fb 01       	movw	r30, r22
    2d7e:	82 81       	ldd	r24, Z+2	; 0x02
    2d80:	93 81       	ldd	r25, Z+3	; 0x03
    2d82:	0e 94 ac 23 	call	0x4758	; 0x4758 <atoi>

		printf_P( PSTR("\r\nSending 0x%x"), byte_sent );
    2d86:	00 d0       	rcall	.+0      	; 0x2d88 <tm_cmd_spi_transfer+0x3c>
    2d88:	00 d0       	rcall	.+0      	; 0x2d8a <tm_cmd_spi_transfer+0x3e>
    2d8a:	ed b7       	in	r30, 0x3d	; 61
    2d8c:	fe b7       	in	r31, 0x3e	; 62
    2d8e:	31 96       	adiw	r30, 0x01	; 1
    2d90:	29 ed       	ldi	r18, 0xD9	; 217
    2d92:	36 e0       	ldi	r19, 0x06	; 6
    2d94:	ad b7       	in	r26, 0x3d	; 61
    2d96:	be b7       	in	r27, 0x3e	; 62
    2d98:	11 96       	adiw	r26, 0x01	; 1
    2d9a:	2d 93       	st	X+, r18
    2d9c:	3c 93       	st	X, r19
    2d9e:	12 97       	sbiw	r26, 0x02	; 2
    2da0:	82 83       	std	Z+2, r24	; 0x02
    2da2:	13 82       	std	Z+3, r1	; 0x03
    2da4:	89 83       	std	Y+1, r24	; 0x01
    2da6:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		byte_rec = SPI_MasterTransceiveByte(&spiMasterD, byte_sent);
    2daa:	0f 90       	pop	r0
    2dac:	0f 90       	pop	r0
    2dae:	0f 90       	pop	r0
    2db0:	0f 90       	pop	r0
    2db2:	8e e1       	ldi	r24, 0x1E	; 30
    2db4:	93 e2       	ldi	r25, 0x23	; 35
    2db6:	69 81       	ldd	r22, Y+1	; 0x01
    2db8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

		printf_P( PSTR("\r\nRecieved 0x%x\r\n"), byte_rec );
    2dbc:	00 d0       	rcall	.+0      	; 0x2dbe <tm_cmd_spi_transfer+0x72>
    2dbe:	00 d0       	rcall	.+0      	; 0x2dc0 <tm_cmd_spi_transfer+0x74>
    2dc0:	ed b7       	in	r30, 0x3d	; 61
    2dc2:	fe b7       	in	r31, 0x3e	; 62
    2dc4:	31 96       	adiw	r30, 0x01	; 1
    2dc6:	27 ec       	ldi	r18, 0xC7	; 199
    2dc8:	36 e0       	ldi	r19, 0x06	; 6
    2dca:	ad b7       	in	r26, 0x3d	; 61
    2dcc:	be b7       	in	r27, 0x3e	; 62
    2dce:	11 96       	adiw	r26, 0x01	; 1
    2dd0:	2d 93       	st	X+, r18
    2dd2:	3c 93       	st	X, r19
    2dd4:	12 97       	sbiw	r26, 0x02	; 2
    2dd6:	82 83       	std	Z+2, r24	; 0x02
    2dd8:	13 82       	std	Z+3, r1	; 0x03
    2dda:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2dde:	0f 90       	pop	r0
    2de0:	0f 90       	pop	r0
    2de2:	0f 90       	pop	r0
    2de4:	0f 90       	pop	r0
	}
}
    2de6:	0f 90       	pop	r0
    2de8:	cf 91       	pop	r28
    2dea:	df 91       	pop	r29
    2dec:	08 95       	ret

00002dee <tm_cmd_write_block>:
/*!
	write a whole (or part) of a block in the flash   
*/
/**************************************************************************/
void tm_cmd_write_block		(U8 argc, char **argv)
{
    2dee:	2f 92       	push	r2
    2df0:	3f 92       	push	r3
    2df2:	4f 92       	push	r4
    2df4:	5f 92       	push	r5
    2df6:	6f 92       	push	r6
    2df8:	7f 92       	push	r7
    2dfa:	8f 92       	push	r8
    2dfc:	9f 92       	push	r9
    2dfe:	af 92       	push	r10
    2e00:	bf 92       	push	r11
    2e02:	cf 92       	push	r12
    2e04:	df 92       	push	r13
    2e06:	ef 92       	push	r14
    2e08:	ff 92       	push	r15
    2e0a:	0f 93       	push	r16
    2e0c:	1f 93       	push	r17
    2e0e:	df 93       	push	r29
    2e10:	cf 93       	push	r28
    2e12:	cd b7       	in	r28, 0x3d	; 61
    2e14:	de b7       	in	r29, 0x3e	; 62
    2e16:	c8 54       	subi	r28, 0x48	; 72
    2e18:	d0 40       	sbci	r29, 0x00	; 0
    2e1a:	cd bf       	out	0x3d, r28	; 61
    2e1c:	de bf       	out	0x3e, r29	; 62
    2e1e:	7b 01       	movw	r14, r22
	if ( argc != 4 )
    2e20:	84 30       	cpi	r24, 0x04	; 4
    2e22:	21 f1       	breq	.+72     	; 0x2e6c <tm_cmd_write_block+0x7e>
	{
		printf_P( PSTR("usage: write_block [start_block] [quant] [length]\r\n"));
    2e24:	00 d0       	rcall	.+0      	; 0x2e26 <tm_cmd_write_block+0x38>
    2e26:	81 e4       	ldi	r24, 0x41	; 65
    2e28:	97 e0       	ldi	r25, 0x07	; 7
    2e2a:	ad b7       	in	r26, 0x3d	; 61
    2e2c:	be b7       	in	r27, 0x3e	; 62
    2e2e:	11 96       	adiw	r26, 0x01	; 1
    2e30:	8d 93       	st	X+, r24
    2e32:	9c 93       	st	X, r25
    2e34:	12 97       	sbiw	r26, 0x02	; 2
    2e36:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		return;	
    2e3a:	0f 90       	pop	r0
    2e3c:	0f 90       	pop	r0
			{
				printf_P (PSTR("fail\r\n"));
			}
		}
	}
}
    2e3e:	c8 5b       	subi	r28, 0xB8	; 184
    2e40:	df 4f       	sbci	r29, 0xFF	; 255
    2e42:	cd bf       	out	0x3d, r28	; 61
    2e44:	de bf       	out	0x3e, r29	; 62
    2e46:	cf 91       	pop	r28
    2e48:	df 91       	pop	r29
    2e4a:	1f 91       	pop	r17
    2e4c:	0f 91       	pop	r16
    2e4e:	ff 90       	pop	r15
    2e50:	ef 90       	pop	r14
    2e52:	df 90       	pop	r13
    2e54:	cf 90       	pop	r12
    2e56:	bf 90       	pop	r11
    2e58:	af 90       	pop	r10
    2e5a:	9f 90       	pop	r9
    2e5c:	8f 90       	pop	r8
    2e5e:	7f 90       	pop	r7
    2e60:	6f 90       	pop	r6
    2e62:	5f 90       	pop	r5
    2e64:	4f 90       	pop	r4
    2e66:	3f 90       	pop	r3
    2e68:	2f 90       	pop	r2
    2e6a:	08 95       	ret
		uint32_t msgCount;
		uint8_t currQuant;
		uint32_t iPlace;
		uint16_t crc16 = 0xffff;
		
		uint32_t iStartAddress = atol(argv[1])*FLASH_BLOCK4_SIZE;
    2e6c:	fb 01       	movw	r30, r22
    2e6e:	82 81       	ldd	r24, Z+2	; 0x02
    2e70:	93 81       	ldd	r25, Z+3	; 0x03
    2e72:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2e76:	5b 01       	movw	r10, r22
    2e78:	6c 01       	movw	r12, r24
		uint8_t iQuant = atoi(argv[2]);
    2e7a:	d7 01       	movw	r26, r14
    2e7c:	14 96       	adiw	r26, 0x04	; 4
    2e7e:	8d 91       	ld	r24, X+
    2e80:	9c 91       	ld	r25, X
    2e82:	15 97       	sbiw	r26, 0x05	; 5
    2e84:	0e 94 ac 23 	call	0x4758	; 0x4758 <atoi>
    2e88:	98 2e       	mov	r9, r24
		uint32_t iLength = atol(argv[3]);
    2e8a:	f7 01       	movw	r30, r14
    2e8c:	86 81       	ldd	r24, Z+6	; 0x06
    2e8e:	97 81       	ldd	r25, Z+7	; 0x07
    2e90:	0e 94 ca 23 	call	0x4794	; 0x4794 <atol>
    2e94:	2b 01       	movw	r4, r22
    2e96:	3c 01       	movw	r6, r24
		iPlace = iStartAddress;
		
		msgCount = iLength;
		
		// Send the OK that says we are ready to get data chunks
		printf_P (PSTR("OK\r\n"));
    2e98:	00 d0       	rcall	.+0      	; 0x2e9a <tm_cmd_write_block+0xac>
    2e9a:	8c e3       	ldi	r24, 0x3C	; 60
    2e9c:	97 e0       	ldi	r25, 0x07	; 7
    2e9e:	ad b7       	in	r26, 0x3d	; 61
    2ea0:	be b7       	in	r27, 0x3e	; 62
    2ea2:	11 96       	adiw	r26, 0x01	; 1
    2ea4:	8d 93       	st	X+, r24
    2ea6:	9c 93       	st	X, r25
    2ea8:	12 97       	sbiw	r26, 0x02	; 2
    2eaa:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
		
		while (msgCount)
    2eae:	0f 90       	pop	r0
    2eb0:	0f 90       	pop	r0
    2eb2:	41 14       	cp	r4, r1
    2eb4:	51 04       	cpc	r5, r1
    2eb6:	61 04       	cpc	r6, r1
    2eb8:	71 04       	cpc	r7, r1
    2eba:	09 f2       	breq	.-126    	; 0x2e3e <tm_cmd_write_block+0x50>
		uint32_t msgCount;
		uint8_t currQuant;
		uint32_t iPlace;
		uint16_t crc16 = 0xffff;
		
		uint32_t iStartAddress = atol(argv[1])*FLASH_BLOCK4_SIZE;
    2ebc:	29 2d       	mov	r18, r9
    2ebe:	30 e0       	ldi	r19, 0x00	; 0
    2ec0:	40 e0       	ldi	r20, 0x00	; 0
    2ec2:	50 e0       	ldi	r21, 0x00	; 0
    2ec4:	25 96       	adiw	r28, 0x05	; 5
    2ec6:	2c af       	std	Y+60, r18	; 0x3c
    2ec8:	3d af       	std	Y+61, r19	; 0x3d
    2eca:	4e af       	std	Y+62, r20	; 0x3e
    2ecc:	5f af       	std	Y+63, r21	; 0x3f
    2ece:	25 97       	sbiw	r28, 0x05	; 5
		uint8_t iQuant = atoi(argv[2]);
		uint32_t iLength = atol(argv[3]);
		iPlace = iStartAddress;
    2ed0:	d6 01       	movw	r26, r12
    2ed2:	c5 01       	movw	r24, r10
    2ed4:	1c e0       	ldi	r17, 0x0C	; 12
    2ed6:	88 0f       	add	r24, r24
    2ed8:	99 1f       	adc	r25, r25
    2eda:	aa 1f       	adc	r26, r26
    2edc:	bb 1f       	adc	r27, r27
    2ede:	1a 95       	dec	r17
    2ee0:	d1 f7       	brne	.-12     	; 0x2ed6 <tm_cmd_write_block+0xe8>
    2ee2:	29 96       	adiw	r28, 0x09	; 9
    2ee4:	8c af       	std	Y+60, r24	; 0x3c
    2ee6:	9d af       	std	Y+61, r25	; 0x3d
    2ee8:	ae af       	std	Y+62, r26	; 0x3e
    2eea:	bf af       	std	Y+63, r27	; 0x3f
    2eec:	29 97       	sbiw	r28, 0x09	; 9
    2eee:	5e 01       	movw	r10, r28
    2ef0:	08 94       	sec
    2ef2:	a1 1c       	adc	r10, r1
    2ef4:	b1 1c       	adc	r11, r1
/**************************************************************************/
/*!
	write a whole (or part) of a block in the flash   
*/
/**************************************************************************/
void tm_cmd_write_block		(U8 argc, char **argv)
    2ef6:	a2 e0       	ldi	r26, 0x02	; 2
    2ef8:	8a 2e       	mov	r8, r26
    2efa:	8a 0c       	add	r8, r10
    2efc:	f2 e0       	ldi	r31, 0x02	; 2
    2efe:	2f 2e       	mov	r2, r31
    2f00:	31 2c       	mov	r3, r1
    2f02:	2c 0e       	add	r2, r28
    2f04:	3d 1e       	adc	r3, r29
		// Send the OK that says we are ready to get data chunks
		printf_P (PSTR("OK\r\n"));
		
		while (msgCount)
		{
			currQuant = (iQuant>msgCount)?msgCount:iQuant;
    2f06:	94 2c       	mov	r9, r4
    2f08:	25 96       	adiw	r28, 0x05	; 5
    2f0a:	2c ad       	ldd	r18, Y+60	; 0x3c
    2f0c:	3d ad       	ldd	r19, Y+61	; 0x3d
    2f0e:	4e ad       	ldd	r20, Y+62	; 0x3e
    2f10:	5f ad       	ldd	r21, Y+63	; 0x3f
    2f12:	25 97       	sbiw	r28, 0x05	; 5
    2f14:	24 15       	cp	r18, r4
    2f16:	35 05       	cpc	r19, r5
    2f18:	46 05       	cpc	r20, r6
    2f1a:	57 05       	cpc	r21, r7
    2f1c:	08 f4       	brcc	.+2      	; 0x2f20 <tm_cmd_write_block+0x132>
    2f1e:	92 2e       	mov	r9, r18
			count = currQuant + 2;		// added 2 bytes of crc16
			dataIt = rawData;
			
			while (count--) *dataIt++=getchar( );
    2f20:	39 2d       	mov	r19, r9
    2f22:	3e 3f       	cpi	r19, 0xFE	; 254
    2f24:	71 f0       	breq	.+28     	; 0x2f42 <tm_cmd_write_block+0x154>
		
		while (msgCount)
		{
			currQuant = (iQuant>msgCount)?msgCount:iQuant;
			count = currQuant + 2;		// added 2 bytes of crc16
			dataIt = rawData;
    2f26:	75 01       	movw	r14, r10
/**************************************************************************/
/*!
	write a whole (or part) of a block in the flash   
*/
/**************************************************************************/
void tm_cmd_write_block		(U8 argc, char **argv)
    2f28:	c9 2c       	mov	r12, r9
    2f2a:	c8 0c       	add	r12, r8
		{
			currQuant = (iQuant>msgCount)?msgCount:iQuant;
			count = currQuant + 2;		// added 2 bytes of crc16
			dataIt = rawData;
			
			while (count--) *dataIt++=getchar( );
    2f2c:	80 91 25 23 	lds	r24, 0x2325
    2f30:	90 91 26 23 	lds	r25, 0x2326
    2f34:	0e 94 64 24 	call	0x48c8	; 0x48c8 <fgetc>
    2f38:	d7 01       	movw	r26, r14
    2f3a:	8d 93       	st	X+, r24
    2f3c:	7d 01       	movw	r14, r26
    2f3e:	ca 16       	cp	r12, r26
    2f40:	a9 f7       	brne	.-22     	; 0x2f2c <tm_cmd_write_block+0x13e>
			
			// calculate the crc16 of the just received data
			crc16 = 0xffff;
			for (i=0; i<currQuant; i++)
    2f42:	99 20       	and	r9, r9
    2f44:	09 f4       	brne	.+2      	; 0x2f48 <tm_cmd_write_block+0x15a>
    2f46:	8e c0       	rjmp	.+284    	; 0x3064 <__stack+0x65>
    2f48:	f5 01       	movw	r30, r10
/**************************************************************************/
/*!
	write a whole (or part) of a block in the flash   
*/
/**************************************************************************/
void tm_cmd_write_block		(U8 argc, char **argv)
    2f4a:	89 2d       	mov	r24, r9
    2f4c:	81 50       	subi	r24, 0x01	; 1
    2f4e:	91 01       	movw	r18, r2
    2f50:	28 0f       	add	r18, r24
    2f52:	31 1d       	adc	r19, r1
    2f54:	8f ef       	ldi	r24, 0xFF	; 255
    2f56:	9f ef       	ldi	r25, 0xFF	; 255
			while (count--) *dataIt++=getchar( );
			
			// calculate the crc16 of the just received data
			crc16 = 0xffff;
			for (i=0; i<currQuant; i++)
				crc16 = _crc16_update(crc16, rawData[i]);
    2f58:	41 91       	ld	r20, Z+
_crc16_update(uint16_t __crc, uint8_t __data)
{
	uint8_t __tmp;
	uint16_t __ret;

	__asm__ __volatile__ (
    2f5a:	84 27       	eor	r24, r20
    2f5c:	48 2f       	mov	r20, r24
    2f5e:	42 95       	swap	r20
    2f60:	48 27       	eor	r20, r24
    2f62:	04 2e       	mov	r0, r20
    2f64:	46 95       	lsr	r20
    2f66:	46 95       	lsr	r20
    2f68:	40 25       	eor	r20, r0
    2f6a:	04 2e       	mov	r0, r20
    2f6c:	46 95       	lsr	r20
    2f6e:	40 25       	eor	r20, r0
    2f70:	47 70       	andi	r20, 0x07	; 7
    2f72:	08 2e       	mov	r0, r24
    2f74:	89 2f       	mov	r24, r25
    2f76:	46 95       	lsr	r20
    2f78:	07 94       	ror	r0
    2f7a:	47 95       	ror	r20
    2f7c:	90 2d       	mov	r25, r0
    2f7e:	84 27       	eor	r24, r20
    2f80:	06 94       	lsr	r0
    2f82:	47 95       	ror	r20
    2f84:	90 25       	eor	r25, r0
    2f86:	84 27       	eor	r24, r20
			
			while (count--) *dataIt++=getchar( );
			
			// calculate the crc16 of the just received data
			crc16 = 0xffff;
			for (i=0; i<currQuant; i++)
    2f88:	e2 17       	cp	r30, r18
    2f8a:	f3 07       	cpc	r31, r19
    2f8c:	29 f7       	brne	.-54     	; 0x2f58 <tm_cmd_write_block+0x16a>
				crc16 = _crc16_update(crc16, rawData[i]);
			
			// check success	
			if ((crc16&0xff)==rawData[currQuant] && ((crc16>>8)&0xff)==rawData[currQuant+1])
    2f8e:	29 2d       	mov	r18, r9
    2f90:	30 e0       	ldi	r19, 0x00	; 0
    2f92:	bc 01       	movw	r22, r24
    2f94:	70 70       	andi	r23, 0x00	; 0
    2f96:	f5 01       	movw	r30, r10
    2f98:	e2 0f       	add	r30, r18
    2f9a:	f3 1f       	adc	r31, r19
    2f9c:	40 81       	ld	r20, Z
    2f9e:	50 e0       	ldi	r21, 0x00	; 0
    2fa0:	64 17       	cp	r22, r20
    2fa2:	75 07       	cpc	r23, r21
    2fa4:	51 f4       	brne	.+20     	; 0x2fba <tm_cmd_write_block+0x1cc>
    2fa6:	89 2f       	mov	r24, r25
    2fa8:	99 27       	eor	r25, r25
    2faa:	22 0d       	add	r18, r2
    2fac:	33 1d       	adc	r19, r3
    2fae:	f9 01       	movw	r30, r18
    2fb0:	20 81       	ld	r18, Z
    2fb2:	30 e0       	ldi	r19, 0x00	; 0
    2fb4:	82 17       	cp	r24, r18
    2fb6:	93 07       	cpc	r25, r19
    2fb8:	a1 f0       	breq	.+40     	; 0x2fe2 <tm_cmd_write_block+0x1f4>
				msgCount -= iQuant;
				printf_P (PSTR("okok\r\n"));
			}
			else
			{
				printf_P (PSTR("fail\r\n"));
    2fba:	00 d0       	rcall	.+0      	; 0x2fbc <tm_cmd_write_block+0x1ce>
    2fbc:	ee e2       	ldi	r30, 0x2E	; 46
    2fbe:	f7 e0       	ldi	r31, 0x07	; 7
    2fc0:	ad b7       	in	r26, 0x3d	; 61
    2fc2:	be b7       	in	r27, 0x3e	; 62
    2fc4:	11 96       	adiw	r26, 0x01	; 1
    2fc6:	ed 93       	st	X+, r30
    2fc8:	fc 93       	st	X, r31
    2fca:	12 97       	sbiw	r26, 0x02	; 2
    2fcc:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    2fd0:	0f 90       	pop	r0
    2fd2:	0f 90       	pop	r0
		msgCount = iLength;
		
		// Send the OK that says we are ready to get data chunks
		printf_P (PSTR("OK\r\n"));
		
		while (msgCount)
    2fd4:	41 14       	cp	r4, r1
    2fd6:	51 04       	cpc	r5, r1
    2fd8:	61 04       	cpc	r6, r1
    2fda:	71 04       	cpc	r7, r1
    2fdc:	09 f0       	breq	.+2      	; 0x2fe0 <tm_cmd_write_block+0x1f2>
    2fde:	93 cf       	rjmp	.-218    	; 0x2f06 <tm_cmd_write_block+0x118>
    2fe0:	2e cf       	rjmp	.-420    	; 0x2e3e <tm_cmd_write_block+0x50>
			
			// check success	
			if ((crc16&0xff)==rawData[currQuant] && ((crc16>>8)&0xff)==rawData[currQuant+1])
			{
				// write those stuff to the flash memory and post success message
				for (i=0; i<currQuant; i++)	dataflash_write	( iPlace+i, rawData[i] );
    2fe2:	99 20       	and	r9, r9
    2fe4:	b9 f0       	breq	.+46     	; 0x3014 <__stack+0x15>
    2fe6:	29 96       	adiw	r28, 0x09	; 9
    2fe8:	ec ac       	ldd	r14, Y+60	; 0x3c
    2fea:	fd ac       	ldd	r15, Y+61	; 0x3d
    2fec:	0e ad       	ldd	r16, Y+62	; 0x3e
    2fee:	1f ad       	ldd	r17, Y+63	; 0x3f
    2ff0:	29 97       	sbiw	r28, 0x09	; 9
    2ff2:	65 01       	movw	r12, r10
    2ff4:	d6 01       	movw	r26, r12
    2ff6:	4d 91       	ld	r20, X+
    2ff8:	6d 01       	movw	r12, r26
    2ffa:	c8 01       	movw	r24, r16
    2ffc:	b7 01       	movw	r22, r14
    2ffe:	0e 94 12 1c 	call	0x3824	; 0x3824 <dataflash_write>
    3002:	08 94       	sec
    3004:	e1 1c       	adc	r14, r1
    3006:	f1 1c       	adc	r15, r1
    3008:	01 1d       	adc	r16, r1
    300a:	11 1d       	adc	r17, r1
    300c:	8c 2d       	mov	r24, r12
    300e:	8a 19       	sub	r24, r10
    3010:	89 15       	cp	r24, r9
    3012:	80 f3       	brcs	.-32     	; 0x2ff4 <tm_cmd_write_block+0x206>
				iPlace += iQuant;
    3014:	29 96       	adiw	r28, 0x09	; 9
    3016:	2c ad       	ldd	r18, Y+60	; 0x3c
    3018:	3d ad       	ldd	r19, Y+61	; 0x3d
    301a:	4e ad       	ldd	r20, Y+62	; 0x3e
    301c:	5f ad       	ldd	r21, Y+63	; 0x3f
    301e:	29 97       	sbiw	r28, 0x09	; 9
    3020:	25 96       	adiw	r28, 0x05	; 5
    3022:	8c ad       	ldd	r24, Y+60	; 0x3c
    3024:	9d ad       	ldd	r25, Y+61	; 0x3d
    3026:	ae ad       	ldd	r26, Y+62	; 0x3e
    3028:	bf ad       	ldd	r27, Y+63	; 0x3f
    302a:	25 97       	sbiw	r28, 0x05	; 5
    302c:	28 0f       	add	r18, r24
    302e:	39 1f       	adc	r19, r25
    3030:	4a 1f       	adc	r20, r26
    3032:	5b 1f       	adc	r21, r27
    3034:	29 96       	adiw	r28, 0x09	; 9
    3036:	2c af       	std	Y+60, r18	; 0x3c
    3038:	3d af       	std	Y+61, r19	; 0x3d
    303a:	4e af       	std	Y+62, r20	; 0x3e
    303c:	5f af       	std	Y+63, r21	; 0x3f
    303e:	29 97       	sbiw	r28, 0x09	; 9
				msgCount -= iQuant;
    3040:	48 1a       	sub	r4, r24
    3042:	59 0a       	sbc	r5, r25
    3044:	6a 0a       	sbc	r6, r26
    3046:	7b 0a       	sbc	r7, r27
				printf_P (PSTR("okok\r\n"));
    3048:	00 d0       	rcall	.+0      	; 0x304a <__stack+0x4b>
    304a:	e5 e3       	ldi	r30, 0x35	; 53
    304c:	f7 e0       	ldi	r31, 0x07	; 7
    304e:	ad b7       	in	r26, 0x3d	; 61
    3050:	be b7       	in	r27, 0x3e	; 62
    3052:	11 96       	adiw	r26, 0x01	; 1
    3054:	ed 93       	st	X+, r30
    3056:	fc 93       	st	X, r31
    3058:	12 97       	sbiw	r26, 0x02	; 2
    305a:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    305e:	0f 90       	pop	r0
    3060:	0f 90       	pop	r0
    3062:	b8 cf       	rjmp	.-144    	; 0x2fd4 <tm_cmd_write_block+0x1e6>
			
			while (count--) *dataIt++=getchar( );
			
			// calculate the crc16 of the just received data
			crc16 = 0xffff;
			for (i=0; i<currQuant; i++)
    3064:	8f ef       	ldi	r24, 0xFF	; 255
    3066:	9f ef       	ldi	r25, 0xFF	; 255
    3068:	92 cf       	rjmp	.-220    	; 0x2f8e <tm_cmd_write_block+0x1a0>

0000306a <tm_cmd_idn>:
/*!
	Print out an identification information   
*/
/**************************************************************************/
void tm_cmd_idn				(U8 argc, char **argv)
{
    306a:	df 93       	push	r29
    306c:	cf 93       	push	r28
    306e:	00 d0       	rcall	.+0      	; 0x3070 <tm_cmd_idn+0x6>
    3070:	00 d0       	rcall	.+0      	; 0x3072 <tm_cmd_idn+0x8>
    3072:	cd b7       	in	r28, 0x3d	; 61
    3074:	de b7       	in	r29, 0x3e	; 62
	char ManID, DevID1, DevID2, ExData;

	printf_P ( PSTR("ANIBIKE VERSION:%03d.%d;"			// The project
    3076:	8d b7       	in	r24, 0x3d	; 61
    3078:	9e b7       	in	r25, 0x3e	; 62
    307a:	40 97       	sbiw	r24, 0x10	; 16
    307c:	8d bf       	out	0x3d, r24	; 61
    307e:	9e bf       	out	0x3e, r25	; 62
    3080:	ed b7       	in	r30, 0x3d	; 61
    3082:	fe b7       	in	r31, 0x3e	; 62
    3084:	31 96       	adiw	r30, 0x01	; 1
    3086:	8c e9       	ldi	r24, 0x9C	; 156
    3088:	98 e0       	ldi	r25, 0x08	; 8
    308a:	ad b7       	in	r26, 0x3d	; 61
    308c:	be b7       	in	r27, 0x3e	; 62
    308e:	11 96       	adiw	r26, 0x01	; 1
    3090:	8d 93       	st	X+, r24
    3092:	9c 93       	st	X, r25
    3094:	12 97       	sbiw	r26, 0x02	; 2
    3096:	82 e0       	ldi	r24, 0x02	; 2
    3098:	90 e0       	ldi	r25, 0x00	; 0
    309a:	82 83       	std	Z+2, r24	; 0x02
    309c:	93 83       	std	Z+3, r25	; 0x03
    309e:	87 e0       	ldi	r24, 0x07	; 7
    30a0:	90 e0       	ldi	r25, 0x00	; 0
    30a2:	84 83       	std	Z+4, r24	; 0x04
    30a4:	95 83       	std	Z+5, r25	; 0x05
    30a6:	80 e2       	ldi	r24, 0x20	; 32
    30a8:	90 e0       	ldi	r25, 0x00	; 0
    30aa:	86 83       	std	Z+6, r24	; 0x06
    30ac:	97 83       	std	Z+7, r25	; 0x07
    30ae:	80 87       	std	Z+8, r24	; 0x08
    30b0:	91 87       	std	Z+9, r25	; 0x09
    30b2:	82 87       	std	Z+10, r24	; 0x0a
    30b4:	93 87       	std	Z+11, r25	; 0x0b
    30b6:	81 e0       	ldi	r24, 0x01	; 1
    30b8:	90 e0       	ldi	r25, 0x00	; 0
    30ba:	84 87       	std	Z+12, r24	; 0x0c
    30bc:	95 87       	std	Z+13, r25	; 0x0d
    30be:	80 e0       	ldi	r24, 0x00	; 0
    30c0:	90 e1       	ldi	r25, 0x10	; 16
    30c2:	86 87       	std	Z+14, r24	; 0x0e
    30c4:	97 87       	std	Z+15, r25	; 0x0f
    30c6:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
					ANIBIKE_CLOCK_SPEED,
					ANIBIKE_NUM_LEDS,
					ANIBIKE_IS_RGB,
					FLASH_BLOCK4_SIZE );

	printf_P ( PSTR("\r\nFlashInfo:\r\n") );
    30ca:	ed b7       	in	r30, 0x3d	; 61
    30cc:	fe b7       	in	r31, 0x3e	; 62
    30ce:	3e 96       	adiw	r30, 0x0e	; 14
    30d0:	ed bf       	out	0x3d, r30	; 61
    30d2:	fe bf       	out	0x3e, r31	; 62
    30d4:	8d e8       	ldi	r24, 0x8D	; 141
    30d6:	98 e0       	ldi	r25, 0x08	; 8
    30d8:	81 83       	std	Z+1, r24	; 0x01
    30da:	92 83       	std	Z+2, r25	; 0x02
    30dc:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	dataflash_spi_idn ( &ManID, &DevID1, &DevID2, &ExData );
    30e0:	0f 90       	pop	r0
    30e2:	0f 90       	pop	r0
    30e4:	ce 01       	movw	r24, r28
    30e6:	01 96       	adiw	r24, 0x01	; 1
    30e8:	be 01       	movw	r22, r28
    30ea:	6e 5f       	subi	r22, 0xFE	; 254
    30ec:	7f 4f       	sbci	r23, 0xFF	; 255
    30ee:	ae 01       	movw	r20, r28
    30f0:	4d 5f       	subi	r20, 0xFD	; 253
    30f2:	5f 4f       	sbci	r21, 0xFF	; 255
    30f4:	9e 01       	movw	r18, r28
    30f6:	2c 5f       	subi	r18, 0xFC	; 252
    30f8:	3f 4f       	sbci	r19, 0xFF	; 255
    30fa:	0e 94 cd 1b 	call	0x379a	; 0x379a <dataflash_spi_idn>

	printf_P ( PSTR("ManID = 0x%x; DevID1 = 0x%x; DevID2 = 0x%x; ExData = 0x%xeol\r\n"),
    30fe:	8d b7       	in	r24, 0x3d	; 61
    3100:	9e b7       	in	r25, 0x3e	; 62
    3102:	0a 97       	sbiw	r24, 0x0a	; 10
    3104:	8d bf       	out	0x3d, r24	; 61
    3106:	9e bf       	out	0x3e, r25	; 62
    3108:	ed b7       	in	r30, 0x3d	; 61
    310a:	fe b7       	in	r31, 0x3e	; 62
    310c:	31 96       	adiw	r30, 0x01	; 1
    310e:	8e e4       	ldi	r24, 0x4E	; 78
    3110:	98 e0       	ldi	r25, 0x08	; 8
    3112:	ad b7       	in	r26, 0x3d	; 61
    3114:	be b7       	in	r27, 0x3e	; 62
    3116:	11 96       	adiw	r26, 0x01	; 1
    3118:	8d 93       	st	X+, r24
    311a:	9c 93       	st	X, r25
    311c:	12 97       	sbiw	r26, 0x02	; 2
    311e:	89 81       	ldd	r24, Y+1	; 0x01
    3120:	82 83       	std	Z+2, r24	; 0x02
    3122:	13 82       	std	Z+3, r1	; 0x03
    3124:	8a 81       	ldd	r24, Y+2	; 0x02
    3126:	84 83       	std	Z+4, r24	; 0x04
    3128:	15 82       	std	Z+5, r1	; 0x05
    312a:	8b 81       	ldd	r24, Y+3	; 0x03
    312c:	86 83       	std	Z+6, r24	; 0x06
    312e:	17 82       	std	Z+7, r1	; 0x07
    3130:	8c 81       	ldd	r24, Y+4	; 0x04
    3132:	80 87       	std	Z+8, r24	; 0x08
    3134:	11 86       	std	Z+9, r1	; 0x09
    3136:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    313a:	ed b7       	in	r30, 0x3d	; 61
    313c:	fe b7       	in	r31, 0x3e	; 62
    313e:	3a 96       	adiw	r30, 0x0a	; 10
    3140:	ed bf       	out	0x3d, r30	; 61
    3142:	fe bf       	out	0x3e, r31	; 62
					ManID, DevID1, DevID2, ExData );

}
    3144:	24 96       	adiw	r28, 0x04	; 4
    3146:	cd bf       	out	0x3d, r28	; 61
    3148:	de bf       	out	0x3e, r29	; 62
    314a:	cf 91       	pop	r28
    314c:	df 91       	pop	r29
    314e:	08 95       	ret

00003150 <rx_handler>:
	and echoing it back. As the cmd is finished transmitting, it sends it
	to the parser
*/
/**************************************************************************/
void rx_handler ( void )
{
    3150:	2f 92       	push	r2
    3152:	3f 92       	push	r3
    3154:	4f 92       	push	r4
    3156:	5f 92       	push	r5
    3158:	6f 92       	push	r6
    315a:	7f 92       	push	r7
    315c:	8f 92       	push	r8
    315e:	9f 92       	push	r9
    3160:	af 92       	push	r10
    3162:	bf 92       	push	r11
    3164:	cf 92       	push	r12
    3166:	df 92       	push	r13
    3168:	ef 92       	push	r14
    316a:	ff 92       	push	r15
    316c:	0f 93       	push	r16
    316e:	1f 93       	push	r17
    3170:	df 93       	push	r29
    3172:	cf 93       	push	r28
    3174:	cd b7       	in	r28, 0x3d	; 61
    3176:	de b7       	in	r29, 0x3e	; 62
    3178:	ec 97       	sbiw	r28, 0x3c	; 60
    317a:	cd bf       	out	0x3d, r28	; 61
    317c:	de bf       	out	0x3e, r29	; 62
	char c;
	bool bInLoop = true;
	
	printf_P( PSTR("ANIBIKE INC. VER. 2.7 BT.\r\n") );
    317e:	00 d0       	rcall	.+0      	; 0x3180 <rx_handler+0x30>
    3180:	81 e5       	ldi	r24, 0x51	; 81
    3182:	99 e0       	ldi	r25, 0x09	; 9
    3184:	ed b7       	in	r30, 0x3d	; 61
    3186:	fe b7       	in	r31, 0x3e	; 62
    3188:	81 83       	std	Z+1, r24	; 0x01
    318a:	92 83       	std	Z+2, r25	; 0x02
    318c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	This is the command prompt shell line printer command    
*/
/**************************************************************************/
void cmd_menu( void )
{
	if ( !g_leftDataToGet && g_EchoOnOff==1)
    3190:	80 91 26 22 	lds	r24, 0x2226
    3194:	0f 90       	pop	r0
    3196:	0f 90       	pop	r0
    3198:	88 23       	and	r24, r24
    319a:	29 f4       	brne	.+10     	; 0x31a6 <rx_handler+0x56>
    319c:	80 91 30 20 	lds	r24, 0x2030
    31a0:	81 30       	cpi	r24, 0x01	; 1
    31a2:	09 f4       	brne	.+2      	; 0x31a6 <rx_handler+0x56>
    31a4:	38 c1       	rjmp	.+624    	; 0x3416 <rx_handler+0x2c6>
    31a6:	7e e2       	ldi	r23, 0x2E	; 46
    31a8:	c7 2e       	mov	r12, r23
    31aa:	72 e2       	ldi	r23, 0x22	; 34
    31ac:	d7 2e       	mov	r13, r23
    fflush(stdout);

    argv[i] = strtok(cmd, " ");
    do
    {
        argv[++i] = strtok(NULL, " ");
    31ae:	65 e0       	ldi	r22, 0x05	; 5
    31b0:	86 2e       	mov	r8, r22
    31b2:	91 2c       	mov	r9, r1
    31b4:	8c 0e       	add	r8, r28
    31b6:	9d 1e       	adc	r9, r29
    argc = i;
    for (i=0; cmd_tbl[i].cmd != NULL; i++)
    {
        if (!strcmp(argv[0], cmd_tbl[i].cmd))
        {
            cmd_tbl[i].func(argc, argv);
    31b8:	3e 01       	movw	r6, r28
    31ba:	08 94       	sec
    31bc:	61 1c       	adc	r6, r1
    31be:	71 1c       	adc	r7, r1

	        *msg_ptr = '\0';

			if (g_EchoOnOff)
			{
		        printf_P( PSTR("\r\n") );
    31c0:	5e e4       	ldi	r21, 0x4E	; 78
    31c2:	45 2e       	mov	r4, r21
    31c4:	59 e0       	ldi	r21, 0x09	; 9
    31c6:	55 2e       	mov	r5, r21
//	TIMSK1 = 0;	// Compare Interrupt
//	TIMSK2 = 0; // Compare interrupt

//	ROW_PORT = 0x00;

	CS_UP;
    31c8:	40 e6       	ldi	r20, 0x60	; 96
    31ca:	24 2e       	mov	r2, r20
    31cc:	46 e0       	ldi	r20, 0x06	; 6
    31ce:	34 2e       	mov	r3, r20
	printf_P( PSTR("ANIBIKE INC. VER. 2.7 BT.\r\n") );
	cmd_menu ( );
	
	while (bInLoop)
	{
	    c = swUART_ReadChar( );
    31d0:	0e 94 fd 21 	call	0x43fa	; 0x43fa <swUART_ReadChar>
    31d4:	08 2f       	mov	r16, r24

	    switch (c)
    31d6:	8d 30       	cpi	r24, 0x0D	; 13
    31d8:	c1 f0       	breq	.+48     	; 0x320a <rx_handler+0xba>
    31da:	8a 33       	cpi	r24, 0x3A	; 58
    31dc:	b1 f0       	breq	.+44     	; 0x320a <rx_handler+0xba>
    31de:	88 30       	cpi	r24, 0x08	; 8
    31e0:	09 f4       	brne	.+2      	; 0x31e4 <rx_handler+0x94>
    31e2:	4b c0       	rjmp	.+150    	; 0x327a <rx_handler+0x12a>
			}
	        break;
			
           
	    default:
			if (g_EchoOnOff)
    31e4:	80 91 30 20 	lds	r24, 0x2030
    31e8:	88 23       	and	r24, r24
    31ea:	09 f0       	breq	.+2      	; 0x31ee <rx_handler+0x9e>
    31ec:	e4 c0       	rjmp	.+456    	; 0x33b6 <rx_handler+0x266>
				swUART_PutChar ( c );

	        *msg_ptr++ = c;
    31ee:	e0 91 2c 22 	lds	r30, 0x222C
    31f2:	f0 91 2d 22 	lds	r31, 0x222D
    31f6:	01 93       	st	Z+, r16
    31f8:	e0 93 2c 22 	sts	0x222C, r30
    31fc:	f0 93 2d 22 	sts	0x222D, r31
	printf_P( PSTR("ANIBIKE INC. VER. 2.7 BT.\r\n") );
	cmd_menu ( );
	
	while (bInLoop)
	{
	    c = swUART_ReadChar( );
    3200:	0e 94 fd 21 	call	0x43fa	; 0x43fa <swUART_ReadChar>
    3204:	08 2f       	mov	r16, r24

	    switch (c)
    3206:	8d 30       	cpi	r24, 0x0D	; 13
    3208:	41 f7       	brne	.-48     	; 0x31da <rx_handler+0x8a>
	    {
		case ':':
	    case '\r':
	        // terminate the msg and reset the msg ptr. then send
	        // it to the handler for processing.
			if (g_isOperating != 0)
    320a:	80 91 2b 22 	lds	r24, 0x222B
    320e:	88 23       	and	r24, r24
    3210:	09 f0       	breq	.+2      	; 0x3214 <rx_handler+0xc4>
    3212:	c0 c0       	rjmp	.+384    	; 0x3394 <rx_handler+0x244>
			{
				tm_cmd_stop_all(0, NULL);
			}

	        *msg_ptr = '\0';
    3214:	e0 91 2c 22 	lds	r30, 0x222C
    3218:	f0 91 2d 22 	lds	r31, 0x222D
    321c:	10 82       	st	Z, r1

			if (g_EchoOnOff)
    321e:	80 91 30 20 	lds	r24, 0x2030
    3222:	88 23       	and	r24, r24
    3224:	09 f0       	breq	.+2      	; 0x3228 <rx_handler+0xd8>
    3226:	ac c0       	rjmp	.+344    	; 0x3380 <rx_handler+0x230>
			{
		        printf_P( PSTR("\r\n") );
			}				
	               
			if ( strcmp ((char*)msg, "exit") == 0 )
    3228:	8e e2       	ldi	r24, 0x2E	; 46
    322a:	92 e2       	ldi	r25, 0x22	; 34
    322c:	69 e2       	ldi	r22, 0x29	; 41
    322e:	70 e2       	ldi	r23, 0x20	; 32
    3230:	0e 94 f6 23 	call	0x47ec	; 0x47ec <strcmp>
    3234:	00 97       	sbiw	r24, 0x00	; 0
    3236:	d1 f5       	brne	.+116    	; 0x32ac <rx_handler+0x15c>
			{
				bInLoop = false;
				printf_P( PSTR("Goodbye...\r\n"));
    3238:	00 d0       	rcall	.+0      	; 0x323a <rx_handler+0xea>
    323a:	81 e4       	ldi	r24, 0x41	; 65
    323c:	99 e0       	ldi	r25, 0x09	; 9
    323e:	ed b7       	in	r30, 0x3d	; 61
    3240:	fe b7       	in	r31, 0x3e	; 62
    3242:	81 83       	std	Z+1, r24	; 0x01
    3244:	92 83       	std	Z+2, r25	; 0x02
    3246:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>

	        *msg_ptr++ = c;
	        break;
	    }
	}		
}
    324a:	0f 90       	pop	r0
    324c:	0f 90       	pop	r0
    324e:	ec 96       	adiw	r28, 0x3c	; 60
    3250:	cd bf       	out	0x3d, r28	; 61
    3252:	de bf       	out	0x3e, r29	; 62
    3254:	cf 91       	pop	r28
    3256:	df 91       	pop	r29
    3258:	1f 91       	pop	r17
    325a:	0f 91       	pop	r16
    325c:	ff 90       	pop	r15
    325e:	ef 90       	pop	r14
    3260:	df 90       	pop	r13
    3262:	cf 90       	pop	r12
    3264:	bf 90       	pop	r11
    3266:	af 90       	pop	r10
    3268:	9f 90       	pop	r9
    326a:	8f 90       	pop	r8
    326c:	7f 90       	pop	r7
    326e:	6f 90       	pop	r6
    3270:	5f 90       	pop	r5
    3272:	4f 90       	pop	r4
    3274:	3f 90       	pop	r3
    3276:	2f 90       	pop	r2
    3278:	08 95       	ret
			cmd_parse((char *)msg);
	        msg_ptr = msg;
	        break;
            
	    case '\b':
	        if (msg_ptr > msg)
    327a:	80 91 2c 22 	lds	r24, 0x222C
    327e:	90 91 2d 22 	lds	r25, 0x222D
    3282:	e2 e2       	ldi	r30, 0x22	; 34
    3284:	8e 32       	cpi	r24, 0x2E	; 46
    3286:	9e 07       	cpc	r25, r30
    3288:	09 f0       	breq	.+2      	; 0x328c <rx_handler+0x13c>
    328a:	08 f4       	brcc	.+2      	; 0x328e <rx_handler+0x13e>
    328c:	a1 cf       	rjmp	.-190    	; 0x31d0 <rx_handler+0x80>
	        {
	            msg_ptr--;
    328e:	01 97       	sbiw	r24, 0x01	; 1
    3290:	80 93 2c 22 	sts	0x222C, r24
    3294:	90 93 2d 22 	sts	0x222D, r25
				swUART_PutChar ( c );
    3298:	88 e0       	ldi	r24, 0x08	; 8
    329a:	0e 94 e7 21 	call	0x43ce	; 0x43ce <swUART_PutChar>
				swUART_PutChar ( ' ' );
    329e:	80 e2       	ldi	r24, 0x20	; 32
    32a0:	0e 94 e7 21 	call	0x43ce	; 0x43ce <swUART_PutChar>
				swUART_PutChar ( c );
    32a4:	88 e0       	ldi	r24, 0x08	; 8
    32a6:	0e 94 e7 21 	call	0x43ce	; 0x43ce <swUART_PutChar>
    32aa:	92 cf       	rjmp	.-220    	; 0x31d0 <rx_handler+0x80>
				bInLoop = false;
				printf_P( PSTR("Goodbye...\r\n"));
				break;
			}									   
			
			strcpy (last_msg, msg);	    
    32ac:	80 e6       	ldi	r24, 0x60	; 96
    32ae:	92 e2       	ldi	r25, 0x22	; 34
    32b0:	6e e2       	ldi	r22, 0x2E	; 46
    32b2:	72 e2       	ldi	r23, 0x22	; 34
    32b4:	0e 94 ff 23 	call	0x47fe	; 0x47fe <strcpy>
    U8 argc, i = 0;
    char *argv[30];

    fflush(stdout);

    argv[i] = strtok(cmd, " ");
    32b8:	8e e2       	ldi	r24, 0x2E	; 46
    32ba:	92 e2       	ldi	r25, 0x22	; 34
    32bc:	6e e2       	ldi	r22, 0x2E	; 46
    32be:	70 e2       	ldi	r23, 0x20	; 32
    32c0:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <strtok>
    32c4:	89 83       	std	Y+1, r24	; 0x01
    32c6:	9a 83       	std	Y+2, r25	; 0x02
    do
    {
        argv[++i] = strtok(NULL, " ");
    32c8:	80 e0       	ldi	r24, 0x00	; 0
    32ca:	90 e0       	ldi	r25, 0x00	; 0
    32cc:	6e e2       	ldi	r22, 0x2E	; 46
    32ce:	70 e2       	ldi	r23, 0x20	; 32
    32d0:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <strtok>
    32d4:	28 2f       	mov	r18, r24
    32d6:	39 2f       	mov	r19, r25
    32d8:	2b 83       	std	Y+3, r18	; 0x03
    32da:	3c 83       	std	Y+4, r19	; 0x04
    32dc:	84 01       	movw	r16, r8
    32de:	bb 24       	eor	r11, r11
    32e0:	b3 94       	inc	r11
    32e2:	10 c0       	rjmp	.+32     	; 0x3304 <rx_handler+0x1b4>
    32e4:	b3 94       	inc	r11
    32e6:	80 e0       	ldi	r24, 0x00	; 0
    32e8:	90 e0       	ldi	r25, 0x00	; 0
    32ea:	6e e2       	ldi	r22, 0x2E	; 46
    32ec:	70 e2       	ldi	r23, 0x20	; 32
    32ee:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <strtok>
    32f2:	28 2f       	mov	r18, r24
    32f4:	39 2f       	mov	r19, r25
    32f6:	f8 01       	movw	r30, r16
    32f8:	21 93       	st	Z+, r18
    32fa:	31 93       	st	Z+, r19
    32fc:	8f 01       	movw	r16, r30
    } while ((i < 30) && (argv[i] != NULL));
    32fe:	fb 2d       	mov	r31, r11
    3300:	fe 31       	cpi	r31, 0x1E	; 30
    3302:	19 f0       	breq	.+6      	; 0x330a <rx_handler+0x1ba>
    3304:	21 15       	cp	r18, r1
    3306:	31 05       	cpc	r19, r1
    3308:	69 f7       	brne	.-38     	; 0x32e4 <rx_handler+0x194>
    330a:	e9 80       	ldd	r14, Y+1	; 0x01
    330c:	fa 80       	ldd	r15, Y+2	; 0x02
    
    argc = i;
    for (i=0; cmd_tbl[i].cmd != NULL; i++)
    330e:	62 e1       	ldi	r22, 0x12	; 18
    3310:	70 e2       	ldi	r23, 0x20	; 32
    3312:	00 e0       	ldi	r16, 0x00	; 0
    3314:	10 e0       	ldi	r17, 0x00	; 0
    3316:	aa 24       	eor	r10, r10
    3318:	12 c0       	rjmp	.+36     	; 0x333e <rx_handler+0x1ee>
    331a:	a3 94       	inc	r10
    331c:	0a 2d       	mov	r16, r10
    331e:	10 e0       	ldi	r17, 0x00	; 0
    3320:	f8 01       	movw	r30, r16
    3322:	ee 0f       	add	r30, r30
    3324:	ff 1f       	adc	r31, r31
    3326:	e0 0f       	add	r30, r16
    3328:	f1 1f       	adc	r31, r17
    332a:	ee 0f       	add	r30, r30
    332c:	ff 1f       	adc	r31, r31
    332e:	ec 59       	subi	r30, 0x9C	; 156
    3330:	fe 4d       	sbci	r31, 0xDE	; 222
    3332:	60 81       	ld	r22, Z
    3334:	71 81       	ldd	r23, Z+1	; 0x01
    3336:	61 15       	cp	r22, r1
    3338:	71 05       	cpc	r23, r1
    333a:	09 f4       	brne	.+2      	; 0x333e <rx_handler+0x1ee>
    333c:	40 c0       	rjmp	.+128    	; 0x33be <rx_handler+0x26e>
    {
        if (!strcmp(argv[0], cmd_tbl[i].cmd))
    333e:	c7 01       	movw	r24, r14
    3340:	0e 94 f6 23 	call	0x47ec	; 0x47ec <strcmp>
    3344:	00 97       	sbiw	r24, 0x00	; 0
    3346:	49 f7       	brne	.-46     	; 0x331a <rx_handler+0x1ca>
        {
            cmd_tbl[i].func(argc, argv);
    3348:	f8 01       	movw	r30, r16
    334a:	ee 0f       	add	r30, r30
    334c:	ff 1f       	adc	r31, r31
    334e:	e0 0f       	add	r30, r16
    3350:	f1 1f       	adc	r31, r17
    3352:	ee 0f       	add	r30, r30
    3354:	ff 1f       	adc	r31, r31
    3356:	ec 59       	subi	r30, 0x9C	; 156
    3358:	fe 4d       	sbci	r31, 0xDE	; 222
    335a:	02 80       	ldd	r0, Z+2	; 0x02
    335c:	f3 81       	ldd	r31, Z+3	; 0x03
    335e:	e0 2d       	mov	r30, r0
    3360:	8b 2d       	mov	r24, r11
    3362:	b3 01       	movw	r22, r6
    3364:	09 95       	icall
	This is the command prompt shell line printer command    
*/
/**************************************************************************/
void cmd_menu( void )
{
	if ( !g_leftDataToGet && g_EchoOnOff==1)
    3366:	80 91 26 22 	lds	r24, 0x2226
    336a:	88 23       	and	r24, r24
    336c:	21 f4       	brne	.+8      	; 0x3376 <rx_handler+0x226>
    336e:	80 91 30 20 	lds	r24, 0x2030
    3372:	81 30       	cpi	r24, 0x01	; 1
    3374:	e1 f1       	breq	.+120    	; 0x33ee <rx_handler+0x29e>
				break;
			}									   
			
			strcpy (last_msg, msg);	    
			cmd_parse((char *)msg);
	        msg_ptr = msg;
    3376:	c0 92 2c 22 	sts	0x222C, r12
    337a:	d0 92 2d 22 	sts	0x222D, r13
	        break;
    337e:	28 cf       	rjmp	.-432    	; 0x31d0 <rx_handler+0x80>

	        *msg_ptr = '\0';

			if (g_EchoOnOff)
			{
		        printf_P( PSTR("\r\n") );
    3380:	00 d0       	rcall	.+0      	; 0x3382 <rx_handler+0x232>
    3382:	ed b7       	in	r30, 0x3d	; 61
    3384:	fe b7       	in	r31, 0x3e	; 62
    3386:	41 82       	std	Z+1, r4	; 0x01
    3388:	52 82       	std	Z+2, r5	; 0x02
    338a:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    338e:	0f 90       	pop	r0
    3390:	0f 90       	pop	r0
    3392:	4a cf       	rjmp	.-364    	; 0x3228 <rx_handler+0xd8>
	Entered the transfer mode so stop all the other stuff
*/
/**************************************************************************/
void tm_cmd_stop_all(U8 argc, char **argv)
{
	g_isOperating = 0;
    3394:	10 92 2b 22 	sts	0x222B, r1
//	TIMSK1 = 0;	// Compare Interrupt
//	TIMSK2 = 0; // Compare interrupt

//	ROW_PORT = 0x00;

	CS_UP;
    3398:	20 e1       	ldi	r18, 0x10	; 16
    339a:	f1 01       	movw	r30, r2
    339c:	25 83       	std	Z+5, r18	; 0x05

	printf_P (PSTR("OK\r\n"));
    339e:	00 d0       	rcall	.+0      	; 0x33a0 <rx_handler+0x250>
    33a0:	82 e2       	ldi	r24, 0x22	; 34
    33a2:	99 e0       	ldi	r25, 0x09	; 9
    33a4:	ed b7       	in	r30, 0x3d	; 61
    33a6:	fe b7       	in	r31, 0x3e	; 62
    33a8:	81 83       	std	Z+1, r24	; 0x01
    33aa:	92 83       	std	Z+2, r25	; 0x02
    33ac:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    33b0:	0f 90       	pop	r0
    33b2:	0f 90       	pop	r0
    33b4:	2f cf       	rjmp	.-418    	; 0x3214 <rx_handler+0xc4>
	        break;
			
           
	    default:
			if (g_EchoOnOff)
				swUART_PutChar ( c );
    33b6:	80 2f       	mov	r24, r16
    33b8:	0e 94 e7 21 	call	0x43ce	; 0x43ce <swUART_PutChar>
    33bc:	18 cf       	rjmp	.-464    	; 0x31ee <rx_handler+0x9e>
            cmd_tbl[i].func(argc, argv);
            cmd_menu();
            return;
        }
    }
    printf_P( PSTR("%s: Command not recognized.\r\n"), cmd);
    33be:	00 d0       	rcall	.+0      	; 0x33c0 <rx_handler+0x270>
    33c0:	00 d0       	rcall	.+0      	; 0x33c2 <rx_handler+0x272>
    33c2:	8a ef       	ldi	r24, 0xFA	; 250
    33c4:	98 e0       	ldi	r25, 0x08	; 8
    33c6:	ed b7       	in	r30, 0x3d	; 61
    33c8:	fe b7       	in	r31, 0x3e	; 62
    33ca:	81 83       	std	Z+1, r24	; 0x01
    33cc:	92 83       	std	Z+2, r25	; 0x02
    33ce:	c3 82       	std	Z+3, r12	; 0x03
    33d0:	d4 82       	std	Z+4, r13	; 0x04
    33d2:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	This is the command prompt shell line printer command    
*/
/**************************************************************************/
void cmd_menu( void )
{
	if ( !g_leftDataToGet && g_EchoOnOff==1)
    33d6:	80 91 26 22 	lds	r24, 0x2226
    33da:	0f 90       	pop	r0
    33dc:	0f 90       	pop	r0
    33de:	0f 90       	pop	r0
    33e0:	0f 90       	pop	r0
    33e2:	88 23       	and	r24, r24
    33e4:	41 f6       	brne	.-112    	; 0x3376 <rx_handler+0x226>
    33e6:	80 91 30 20 	lds	r24, 0x2030
    33ea:	81 30       	cpi	r24, 0x01	; 1
    33ec:	21 f6       	brne	.-120    	; 0x3376 <rx_handler+0x226>
	{
    	printf_P( PSTR("\r\n"));
    33ee:	00 d0       	rcall	.+0      	; 0x33f0 <rx_handler+0x2a0>
    33f0:	8e e3       	ldi	r24, 0x3E	; 62
    33f2:	99 e0       	ldi	r25, 0x09	; 9
    33f4:	ed b7       	in	r30, 0x3d	; 61
    33f6:	fe b7       	in	r31, 0x3e	; 62
    33f8:	81 83       	std	Z+1, r24	; 0x01
    33fa:	92 83       	std	Z+2, r25	; 0x02
    33fc:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    	printf_P( PSTR(COMMAND_PROMPT));
    3400:	8c e2       	ldi	r24, 0x2C	; 44
    3402:	99 e0       	ldi	r25, 0x09	; 9
    3404:	ed b7       	in	r30, 0x3d	; 61
    3406:	fe b7       	in	r31, 0x3e	; 62
    3408:	81 83       	std	Z+1, r24	; 0x01
    340a:	92 83       	std	Z+2, r25	; 0x02
    340c:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    3410:	0f 90       	pop	r0
    3412:	0f 90       	pop	r0
    3414:	b0 cf       	rjmp	.-160    	; 0x3376 <rx_handler+0x226>
/**************************************************************************/
void cmd_menu( void )
{
	if ( !g_leftDataToGet && g_EchoOnOff==1)
	{
    	printf_P( PSTR("\r\n"));
    3416:	00 d0       	rcall	.+0      	; 0x3418 <rx_handler+0x2c8>
    3418:	8e e3       	ldi	r24, 0x3E	; 62
    341a:	99 e0       	ldi	r25, 0x09	; 9
    341c:	ed b7       	in	r30, 0x3d	; 61
    341e:	fe b7       	in	r31, 0x3e	; 62
    3420:	81 83       	std	Z+1, r24	; 0x01
    3422:	92 83       	std	Z+2, r25	; 0x02
    3424:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    	printf_P( PSTR(COMMAND_PROMPT));
    3428:	8c e2       	ldi	r24, 0x2C	; 44
    342a:	99 e0       	ldi	r25, 0x09	; 9
    342c:	ed b7       	in	r30, 0x3d	; 61
    342e:	fe b7       	in	r31, 0x3e	; 62
    3430:	81 83       	std	Z+1, r24	; 0x01
    3432:	92 83       	std	Z+2, r25	; 0x02
    3434:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    3438:	0f 90       	pop	r0
    343a:	0f 90       	pop	r0
    343c:	b4 ce       	rjmp	.-664    	; 0x31a6 <rx_handler+0x56>

0000343e <cmd_menu>:
	This is the command prompt shell line printer command    
*/
/**************************************************************************/
void cmd_menu( void )
{
	if ( !g_leftDataToGet && g_EchoOnOff==1)
    343e:	80 91 26 22 	lds	r24, 0x2226
    3442:	88 23       	and	r24, r24
    3444:	21 f4       	brne	.+8      	; 0x344e <cmd_menu+0x10>
    3446:	80 91 30 20 	lds	r24, 0x2030
    344a:	81 30       	cpi	r24, 0x01	; 1
    344c:	09 f0       	breq	.+2      	; 0x3450 <cmd_menu+0x12>
    344e:	08 95       	ret
	{
    	printf_P( PSTR("\r\n"));
    3450:	00 d0       	rcall	.+0      	; 0x3452 <cmd_menu+0x14>
    3452:	8e e3       	ldi	r24, 0x3E	; 62
    3454:	99 e0       	ldi	r25, 0x09	; 9
    3456:	ed b7       	in	r30, 0x3d	; 61
    3458:	fe b7       	in	r31, 0x3e	; 62
    345a:	81 83       	std	Z+1, r24	; 0x01
    345c:	92 83       	std	Z+2, r25	; 0x02
    345e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    	printf_P( PSTR(COMMAND_PROMPT));
    3462:	8c e2       	ldi	r24, 0x2C	; 44
    3464:	99 e0       	ldi	r25, 0x09	; 9
    3466:	ed b7       	in	r30, 0x3d	; 61
    3468:	fe b7       	in	r31, 0x3e	; 62
    346a:	81 83       	std	Z+1, r24	; 0x01
    346c:	92 83       	std	Z+2, r25	; 0x02
    346e:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    3472:	0f 90       	pop	r0
    3474:	0f 90       	pop	r0
    3476:	08 95       	ret

00003478 <cmd_parse>:
	to find a suitable command line in the cmd_table. Then invokes the
	appropriate function given in the cmd_table.    
*/
/**************************************************************************/
void cmd_parse(char *cmd)
{
    3478:	af 92       	push	r10
    347a:	bf 92       	push	r11
    347c:	cf 92       	push	r12
    347e:	df 92       	push	r13
    3480:	ef 92       	push	r14
    3482:	ff 92       	push	r15
    3484:	0f 93       	push	r16
    3486:	1f 93       	push	r17
    3488:	df 93       	push	r29
    348a:	cf 93       	push	r28
    348c:	cd b7       	in	r28, 0x3d	; 61
    348e:	de b7       	in	r29, 0x3e	; 62
    3490:	ec 97       	sbiw	r28, 0x3c	; 60
    3492:	cd bf       	out	0x3d, r28	; 61
    3494:	de bf       	out	0x3e, r29	; 62
    3496:	6c 01       	movw	r12, r24
    U8 argc, i = 0;
    char *argv[30];

    fflush(stdout);

    argv[i] = strtok(cmd, " ");
    3498:	6e e2       	ldi	r22, 0x2E	; 46
    349a:	70 e2       	ldi	r23, 0x20	; 32
    349c:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <strtok>
    34a0:	89 83       	std	Y+1, r24	; 0x01
    34a2:	9a 83       	std	Y+2, r25	; 0x02
    do
    {
        argv[++i] = strtok(NULL, " ");
    34a4:	80 e0       	ldi	r24, 0x00	; 0
    34a6:	90 e0       	ldi	r25, 0x00	; 0
    34a8:	6e e2       	ldi	r22, 0x2E	; 46
    34aa:	70 e2       	ldi	r23, 0x20	; 32
    34ac:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <strtok>
    34b0:	28 2f       	mov	r18, r24
    34b2:	39 2f       	mov	r19, r25
    34b4:	2b 83       	std	Y+3, r18	; 0x03
    34b6:	3c 83       	std	Y+4, r19	; 0x04
    34b8:	8e 01       	movw	r16, r28
    34ba:	0b 5f       	subi	r16, 0xFB	; 251
    34bc:	1f 4f       	sbci	r17, 0xFF	; 255
    34be:	bb 24       	eor	r11, r11
    34c0:	b3 94       	inc	r11
    34c2:	10 c0       	rjmp	.+32     	; 0x34e4 <cmd_parse+0x6c>
    34c4:	b3 94       	inc	r11
    34c6:	80 e0       	ldi	r24, 0x00	; 0
    34c8:	90 e0       	ldi	r25, 0x00	; 0
    34ca:	6e e2       	ldi	r22, 0x2E	; 46
    34cc:	70 e2       	ldi	r23, 0x20	; 32
    34ce:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <strtok>
    34d2:	28 2f       	mov	r18, r24
    34d4:	39 2f       	mov	r19, r25
    34d6:	f8 01       	movw	r30, r16
    34d8:	21 93       	st	Z+, r18
    34da:	31 93       	st	Z+, r19
    34dc:	8f 01       	movw	r16, r30
    } while ((i < 30) && (argv[i] != NULL));
    34de:	fb 2d       	mov	r31, r11
    34e0:	fe 31       	cpi	r31, 0x1E	; 30
    34e2:	19 f0       	breq	.+6      	; 0x34ea <cmd_parse+0x72>
    34e4:	21 15       	cp	r18, r1
    34e6:	31 05       	cpc	r19, r1
    34e8:	69 f7       	brne	.-38     	; 0x34c4 <cmd_parse+0x4c>
    34ea:	e9 80       	ldd	r14, Y+1	; 0x01
    34ec:	fa 80       	ldd	r15, Y+2	; 0x02
    
    argc = i;
    for (i=0; cmd_tbl[i].cmd != NULL; i++)
    34ee:	62 e1       	ldi	r22, 0x12	; 18
    34f0:	70 e2       	ldi	r23, 0x20	; 32
    34f2:	00 e0       	ldi	r16, 0x00	; 0
    34f4:	10 e0       	ldi	r17, 0x00	; 0
    34f6:	aa 24       	eor	r10, r10
    34f8:	11 c0       	rjmp	.+34     	; 0x351c <cmd_parse+0xa4>
    34fa:	a3 94       	inc	r10
    34fc:	0a 2d       	mov	r16, r10
    34fe:	10 e0       	ldi	r17, 0x00	; 0
    3500:	f8 01       	movw	r30, r16
    3502:	ee 0f       	add	r30, r30
    3504:	ff 1f       	adc	r31, r31
    3506:	e0 0f       	add	r30, r16
    3508:	f1 1f       	adc	r31, r17
    350a:	ee 0f       	add	r30, r30
    350c:	ff 1f       	adc	r31, r31
    350e:	ec 59       	subi	r30, 0x9C	; 156
    3510:	fe 4d       	sbci	r31, 0xDE	; 222
    3512:	60 81       	ld	r22, Z
    3514:	71 81       	ldd	r23, Z+1	; 0x01
    3516:	61 15       	cp	r22, r1
    3518:	71 05       	cpc	r23, r1
    351a:	61 f1       	breq	.+88     	; 0x3574 <cmd_parse+0xfc>
    {
        if (!strcmp(argv[0], cmd_tbl[i].cmd))
    351c:	c7 01       	movw	r24, r14
    351e:	0e 94 f6 23 	call	0x47ec	; 0x47ec <strcmp>
    3522:	00 97       	sbiw	r24, 0x00	; 0
    3524:	51 f7       	brne	.-44     	; 0x34fa <cmd_parse+0x82>
        {
            cmd_tbl[i].func(argc, argv);
    3526:	f8 01       	movw	r30, r16
    3528:	ee 0f       	add	r30, r30
    352a:	ff 1f       	adc	r31, r31
    352c:	e0 0f       	add	r30, r16
    352e:	f1 1f       	adc	r31, r17
    3530:	ee 0f       	add	r30, r30
    3532:	ff 1f       	adc	r31, r31
    3534:	ec 59       	subi	r30, 0x9C	; 156
    3536:	fe 4d       	sbci	r31, 0xDE	; 222
    3538:	02 80       	ldd	r0, Z+2	; 0x02
    353a:	f3 81       	ldd	r31, Z+3	; 0x03
    353c:	e0 2d       	mov	r30, r0
    353e:	8b 2d       	mov	r24, r11
    3540:	be 01       	movw	r22, r28
    3542:	6f 5f       	subi	r22, 0xFF	; 255
    3544:	7f 4f       	sbci	r23, 0xFF	; 255
    3546:	09 95       	icall
	This is the command prompt shell line printer command    
*/
/**************************************************************************/
void cmd_menu( void )
{
	if ( !g_leftDataToGet && g_EchoOnOff==1)
    3548:	80 91 26 22 	lds	r24, 0x2226
    354c:	88 23       	and	r24, r24
    354e:	21 f4       	brne	.+8      	; 0x3558 <cmd_parse+0xe0>
    3550:	80 91 30 20 	lds	r24, 0x2030
    3554:	81 30       	cpi	r24, 0x01	; 1
    3556:	31 f1       	breq	.+76     	; 0x35a4 <cmd_parse+0x12c>
        }
    }
    printf_P( PSTR("%s: Command not recognized.\r\n"), cmd);

    cmd_menu();
}
    3558:	ec 96       	adiw	r28, 0x3c	; 60
    355a:	cd bf       	out	0x3d, r28	; 61
    355c:	de bf       	out	0x3e, r29	; 62
    355e:	cf 91       	pop	r28
    3560:	df 91       	pop	r29
    3562:	1f 91       	pop	r17
    3564:	0f 91       	pop	r16
    3566:	ff 90       	pop	r15
    3568:	ef 90       	pop	r14
    356a:	df 90       	pop	r13
    356c:	cf 90       	pop	r12
    356e:	bf 90       	pop	r11
    3570:	af 90       	pop	r10
    3572:	08 95       	ret
            cmd_tbl[i].func(argc, argv);
            cmd_menu();
            return;
        }
    }
    printf_P( PSTR("%s: Command not recognized.\r\n"), cmd);
    3574:	00 d0       	rcall	.+0      	; 0x3576 <cmd_parse+0xfe>
    3576:	00 d0       	rcall	.+0      	; 0x3578 <cmd_parse+0x100>
    3578:	8a ef       	ldi	r24, 0xFA	; 250
    357a:	98 e0       	ldi	r25, 0x08	; 8
    357c:	ed b7       	in	r30, 0x3d	; 61
    357e:	fe b7       	in	r31, 0x3e	; 62
    3580:	81 83       	std	Z+1, r24	; 0x01
    3582:	92 83       	std	Z+2, r25	; 0x02
    3584:	c3 82       	std	Z+3, r12	; 0x03
    3586:	d4 82       	std	Z+4, r13	; 0x04
    3588:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
	This is the command prompt shell line printer command    
*/
/**************************************************************************/
void cmd_menu( void )
{
	if ( !g_leftDataToGet && g_EchoOnOff==1)
    358c:	80 91 26 22 	lds	r24, 0x2226
    3590:	0f 90       	pop	r0
    3592:	0f 90       	pop	r0
    3594:	0f 90       	pop	r0
    3596:	0f 90       	pop	r0
    3598:	88 23       	and	r24, r24
    359a:	f1 f6       	brne	.-68     	; 0x3558 <cmd_parse+0xe0>
    359c:	80 91 30 20 	lds	r24, 0x2030
    35a0:	81 30       	cpi	r24, 0x01	; 1
    35a2:	d1 f6       	brne	.-76     	; 0x3558 <cmd_parse+0xe0>
	{
    	printf_P( PSTR("\r\n"));
    35a4:	00 d0       	rcall	.+0      	; 0x35a6 <cmd_parse+0x12e>
    35a6:	8e e3       	ldi	r24, 0x3E	; 62
    35a8:	99 e0       	ldi	r25, 0x09	; 9
    35aa:	ed b7       	in	r30, 0x3d	; 61
    35ac:	fe b7       	in	r31, 0x3e	; 62
    35ae:	81 83       	std	Z+1, r24	; 0x01
    35b0:	92 83       	std	Z+2, r25	; 0x02
    35b2:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    	printf_P( PSTR(COMMAND_PROMPT));
    35b6:	8c e2       	ldi	r24, 0x2C	; 44
    35b8:	99 e0       	ldi	r25, 0x09	; 9
    35ba:	ed b7       	in	r30, 0x3d	; 61
    35bc:	fe b7       	in	r31, 0x3e	; 62
    35be:	81 83       	std	Z+1, r24	; 0x01
    35c0:	92 83       	std	Z+2, r25	; 0x02
    35c2:	0e 94 fe 24 	call	0x49fc	; 0x49fc <printf_P>
    35c6:	0f 90       	pop	r0
    35c8:	0f 90       	pop	r0
    35ca:	c6 cf       	rjmp	.-116    	; 0x3558 <cmd_parse+0xe0>

000035cc <CCPWrite>:
 *
 *  \param address A pointer to the address to write to.
 *  \param value   The value to put in to the register.
 */
void CCPWrite( volatile uint8_t * address, uint8_t value )
{
    35cc:	0f 93       	push	r16
    35ce:	df 93       	push	r29
    35d0:	cf 93       	push	r28
    35d2:	0f 92       	push	r0
    35d4:	cd b7       	in	r28, 0x3d	; 61
    35d6:	de b7       	in	r29, 0x3e	; 62

	// Restore global interrupt setting from scratch register.
        asm("out  0x3F, R1");

#elif defined __GNUC__
	AVR_ENTER_CRITICAL_REGION( );
    35d8:	2f b7       	in	r18, 0x3f	; 63
    35da:	29 83       	std	Y+1, r18	; 0x01
    35dc:	f8 94       	cli
	volatile uint8_t * tmpAddr = address;
#ifdef RAMPZ
	RAMPZ = 0;
    35de:	1b be       	out	0x3b, r1	; 59
#endif
	asm volatile(
    35e0:	fc 01       	movw	r30, r24
    35e2:	08 ed       	ldi	r16, 0xD8	; 216
    35e4:	04 bf       	out	0x34, r16	; 52
    35e6:	60 83       	st	Z, r22
		:
		: "r" (tmpAddr), "r" (value), "M" (CCP_IOREG_gc), "i" (&CCP)
		: "r16", "r30", "r31"
		);

	AVR_LEAVE_CRITICAL_REGION( );
    35e8:	89 81       	ldd	r24, Y+1	; 0x01
    35ea:	8f bf       	out	0x3f, r24	; 63
#endif
}
    35ec:	0f 90       	pop	r0
    35ee:	cf 91       	pop	r28
    35f0:	df 91       	pop	r29
    35f2:	0f 91       	pop	r16
    35f4:	08 95       	ret

000035f6 <CLKSYS_XOSC_Config>:
 */
void CLKSYS_XOSC_Config( OSC_FRQRANGE_t freqRange,
                         bool lowPower32kHz,
                         OSC_XOSCSEL_t xoscModeSelection )
{
	OSC.XOSCCTRL = (uint8_t) freqRange |
    35f6:	66 23       	and	r22, r22
    35f8:	39 f4       	brne	.+14     	; 0x3608 <CLKSYS_XOSC_Config+0x12>
    35fa:	90 e0       	ldi	r25, 0x00	; 0
    35fc:	84 2b       	or	r24, r20
    35fe:	89 2b       	or	r24, r25
    3600:	e0 e5       	ldi	r30, 0x50	; 80
    3602:	f0 e0       	ldi	r31, 0x00	; 0
    3604:	82 83       	std	Z+2, r24	; 0x02
	               ( lowPower32kHz ? OSC_X32KLPM_bm : 0 ) |
	               xoscModeSelection;
}
    3606:	08 95       	ret
 */
void CLKSYS_XOSC_Config( OSC_FRQRANGE_t freqRange,
                         bool lowPower32kHz,
                         OSC_XOSCSEL_t xoscModeSelection )
{
	OSC.XOSCCTRL = (uint8_t) freqRange |
    3608:	90 e2       	ldi	r25, 0x20	; 32
    360a:	84 2b       	or	r24, r20
    360c:	89 2b       	or	r24, r25
    360e:	e0 e5       	ldi	r30, 0x50	; 80
    3610:	f0 e0       	ldi	r31, 0x00	; 0
    3612:	82 83       	std	Z+2, r24	; 0x02
	               ( lowPower32kHz ? OSC_X32KLPM_bm : 0 ) |
	               xoscModeSelection;
}
    3614:	08 95       	ret

00003616 <CLKSYS_PLL_Config>:
 *  \param  factor      PLL multiplication factor, must be
 *                      from 1 to 31, inclusive.
 */
void CLKSYS_PLL_Config( OSC_PLLSRC_t clockSource, uint8_t factor )
{
	factor &= OSC_PLLFAC_gm;
    3616:	6f 71       	andi	r22, 0x1F	; 31
	OSC.PLLCTRL = (uint8_t) clockSource | ( factor << OSC_PLLFAC_gp );
    3618:	68 2b       	or	r22, r24
    361a:	e0 e5       	ldi	r30, 0x50	; 80
    361c:	f0 e0       	ldi	r31, 0x00	; 0
    361e:	65 83       	std	Z+5, r22	; 0x05
}
    3620:	08 95       	ret

00003622 <CLKSYS_Disable>:
 *
 *  \return  Non-zero if oscillator was disabled successfully.
 */
uint8_t CLKSYS_Disable( uint8_t oscSel )
{
	OSC.CTRL &= ~oscSel;
    3622:	e0 e5       	ldi	r30, 0x50	; 80
    3624:	f0 e0       	ldi	r31, 0x00	; 0
    3626:	20 81       	ld	r18, Z
    3628:	98 2f       	mov	r25, r24
    362a:	90 95       	com	r25
    362c:	92 23       	and	r25, r18
    362e:	90 83       	st	Z, r25
	uint8_t clkEnabled = OSC.CTRL & oscSel;
    3630:	90 81       	ld	r25, Z
	return clkEnabled;
}
    3632:	89 23       	and	r24, r25
    3634:	08 95       	ret

00003636 <CLKSYS_Prescalers_Config>:
 *  \param  PSBCfactor  Prescaler B and C division factor, in the combination
 *                      of (1,1), (1,2), (4,1) or (2,2).
 */
void CLKSYS_Prescalers_Config( CLK_PSADIV_t PSAfactor,
                               CLK_PSBCDIV_t PSBCfactor )
{
    3636:	0f 93       	push	r16
    3638:	df 93       	push	r29
    363a:	cf 93       	push	r28
    363c:	0f 92       	push	r0
    363e:	cd b7       	in	r28, 0x3d	; 61
    3640:	de b7       	in	r29, 0x3e	; 62

	// Restore global interrupt setting from scratch register.
        asm("out  0x3F, R1");

#elif defined __GNUC__
	AVR_ENTER_CRITICAL_REGION( );
    3642:	9f b7       	in	r25, 0x3f	; 63
    3644:	99 83       	std	Y+1, r25	; 0x01
    3646:	f8 94       	cli
	volatile uint8_t * tmpAddr = address;
#ifdef RAMPZ
	RAMPZ = 0;
    3648:	1b be       	out	0x3b, r1	; 59
 *                      of (1,1), (1,2), (4,1) or (2,2).
 */
void CLKSYS_Prescalers_Config( CLK_PSADIV_t PSAfactor,
                               CLK_PSBCDIV_t PSBCfactor )
{
	uint8_t PSconfig = (uint8_t) PSAfactor | PSBCfactor;
    364a:	68 2b       	or	r22, r24
	AVR_ENTER_CRITICAL_REGION( );
	volatile uint8_t * tmpAddr = address;
#ifdef RAMPZ
	RAMPZ = 0;
#endif
	asm volatile(
    364c:	81 e4       	ldi	r24, 0x41	; 65
    364e:	90 e0       	ldi	r25, 0x00	; 0
    3650:	fc 01       	movw	r30, r24
    3652:	08 ed       	ldi	r16, 0xD8	; 216
    3654:	04 bf       	out	0x34, r16	; 52
    3656:	60 83       	st	Z, r22
		:
		: "r" (tmpAddr), "r" (value), "M" (CCP_IOREG_gc), "i" (&CCP)
		: "r16", "r30", "r31"
		);

	AVR_LEAVE_CRITICAL_REGION( );
    3658:	89 81       	ldd	r24, Y+1	; 0x01
    365a:	8f bf       	out	0x3f, r24	; 63
void CLKSYS_Prescalers_Config( CLK_PSADIV_t PSAfactor,
                               CLK_PSBCDIV_t PSBCfactor )
{
	uint8_t PSconfig = (uint8_t) PSAfactor | PSBCfactor;
	CCPWrite( &CLK.PSCTRL, PSconfig );
}
    365c:	0f 90       	pop	r0
    365e:	cf 91       	pop	r28
    3660:	df 91       	pop	r29
    3662:	0f 91       	pop	r16
    3664:	08 95       	ret

00003666 <CLKSYS_Main_ClockSource_Select>:
 *                       prescaler block.
 *
 *  \return  Non-zero if change was successful.
 */
uint8_t CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_t clockSource )
{
    3666:	0f 93       	push	r16
    3668:	df 93       	push	r29
    366a:	cf 93       	push	r28
    366c:	0f 92       	push	r0
    366e:	cd b7       	in	r28, 0x3d	; 61
    3670:	de b7       	in	r29, 0x3e	; 62
	uint8_t clkCtrl = ( CLK.CTRL & ~CLK_SCLKSEL_gm ) | clockSource;
    3672:	a0 e4       	ldi	r26, 0x40	; 64
    3674:	b0 e0       	ldi	r27, 0x00	; 0
    3676:	9c 91       	ld	r25, X

	// Restore global interrupt setting from scratch register.
        asm("out  0x3F, R1");

#elif defined __GNUC__
	AVR_ENTER_CRITICAL_REGION( );
    3678:	2f b7       	in	r18, 0x3f	; 63
    367a:	29 83       	std	Y+1, r18	; 0x01
    367c:	f8 94       	cli
	volatile uint8_t * tmpAddr = address;
#ifdef RAMPZ
	RAMPZ = 0;
    367e:	1b be       	out	0x3b, r1	; 59
 *
 *  \return  Non-zero if change was successful.
 */
uint8_t CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_t clockSource )
{
	uint8_t clkCtrl = ( CLK.CTRL & ~CLK_SCLKSEL_gm ) | clockSource;
    3680:	98 7f       	andi	r25, 0xF8	; 248
    3682:	98 2b       	or	r25, r24
	AVR_ENTER_CRITICAL_REGION( );
	volatile uint8_t * tmpAddr = address;
#ifdef RAMPZ
	RAMPZ = 0;
#endif
	asm volatile(
    3684:	20 e4       	ldi	r18, 0x40	; 64
    3686:	30 e0       	ldi	r19, 0x00	; 0
    3688:	f9 01       	movw	r30, r18
    368a:	08 ed       	ldi	r16, 0xD8	; 216
    368c:	04 bf       	out	0x34, r16	; 52
    368e:	90 83       	st	Z, r25
		:
		: "r" (tmpAddr), "r" (value), "M" (CCP_IOREG_gc), "i" (&CCP)
		: "r16", "r30", "r31"
		);

	AVR_LEAVE_CRITICAL_REGION( );
    3690:	99 81       	ldd	r25, Y+1	; 0x01
    3692:	9f bf       	out	0x3f, r25	; 63
 */
uint8_t CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_t clockSource )
{
	uint8_t clkCtrl = ( CLK.CTRL & ~CLK_SCLKSEL_gm ) | clockSource;
	CCPWrite( &CLK.CTRL, clkCtrl );
	clkCtrl = ( CLK.CTRL & clockSource );
    3694:	9c 91       	ld	r25, X
	return clkCtrl;
}
    3696:	89 23       	and	r24, r25
    3698:	0f 90       	pop	r0
    369a:	cf 91       	pop	r28
    369c:	df 91       	pop	r29
    369e:	0f 91       	pop	r16
    36a0:	08 95       	ret

000036a2 <CLKSYS_RTC_ClockSource_Enable>:
 *
 *  \param  clockSource  Clock source to use for the RTC.
 */
void CLKSYS_RTC_ClockSource_Enable( CLK_RTCSRC_t clockSource )
{
	CLK.RTCCTRL = ( CLK.RTCCTRL & ~CLK_RTCSRC_gm ) |
    36a2:	e0 e4       	ldi	r30, 0x40	; 64
    36a4:	f0 e0       	ldi	r31, 0x00	; 0
    36a6:	93 81       	ldd	r25, Z+3	; 0x03
    36a8:	91 7f       	andi	r25, 0xF1	; 241
    36aa:	91 60       	ori	r25, 0x01	; 1
    36ac:	98 2b       	or	r25, r24
    36ae:	93 83       	std	Z+3, r25	; 0x03
	              clockSource |
	              CLK_RTCEN_bm;
}
    36b0:	08 95       	ret

000036b2 <CLKSYS_AutoCalibration_Enable>:
 *                       OSC_RC32MCREF_bm.
 *  \param  extReference True if external crystal should be used as reference.
 */
void CLKSYS_AutoCalibration_Enable( uint8_t clkSource, bool extReference )
{
	OSC.DFLLCTRL = ( OSC.DFLLCTRL & ~clkSource ) |
    36b2:	30 91 56 00 	lds	r19, 0x0056
    36b6:	28 2f       	mov	r18, r24
    36b8:	98 2f       	mov	r25, r24
    36ba:	90 95       	com	r25
    36bc:	93 23       	and	r25, r19
    36be:	66 23       	and	r22, r22
    36c0:	09 f4       	brne	.+2      	; 0x36c4 <CLKSYS_AutoCalibration_Enable+0x12>
    36c2:	20 e0       	ldi	r18, 0x00	; 0
    36c4:	92 2b       	or	r25, r18
    36c6:	e0 e5       	ldi	r30, 0x50	; 80
    36c8:	f0 e0       	ldi	r31, 0x00	; 0
    36ca:	96 83       	std	Z+6, r25	; 0x06
	               ( extReference ? clkSource : 0 );
	if (clkSource == OSC_RC2MCREF_bm) {
    36cc:	81 30       	cpi	r24, 0x01	; 1
    36ce:	49 f0       	breq	.+18     	; 0x36e2 <CLKSYS_AutoCalibration_Enable+0x30>
		DFLLRC2M.CTRL |= DFLL_ENABLE_bm;
	} else if (clkSource == OSC_RC32MCREF_bm) {
    36d0:	82 30       	cpi	r24, 0x02	; 2
    36d2:	09 f0       	breq	.+2      	; 0x36d6 <CLKSYS_AutoCalibration_Enable+0x24>
    36d4:	08 95       	ret
		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    36d6:	80 91 60 00 	lds	r24, 0x0060
    36da:	81 60       	ori	r24, 0x01	; 1
    36dc:	80 93 60 00 	sts	0x0060, r24
    36e0:	08 95       	ret
void CLKSYS_AutoCalibration_Enable( uint8_t clkSource, bool extReference )
{
	OSC.DFLLCTRL = ( OSC.DFLLCTRL & ~clkSource ) |
	               ( extReference ? clkSource : 0 );
	if (clkSource == OSC_RC2MCREF_bm) {
		DFLLRC2M.CTRL |= DFLL_ENABLE_bm;
    36e2:	80 91 68 00 	lds	r24, 0x0068
    36e6:	81 60       	ori	r24, 0x01	; 1
    36e8:	80 93 68 00 	sts	0x0068, r24
    36ec:	08 95       	ret

000036ee <CLKSYS_XOSC_FailureDetection_Enable>:
 *  XOSCFD _will_ issue the XOSCF Non-maskable Interrupt (NMI) regardless of
 *  any interrupt priorities and settings. Therefore, make sure that a handler
 *  is implemented for the XOSCF NMI when you enable it.
 */
void CLKSYS_XOSC_FailureDetection_Enable( void )
{
    36ee:	0f 93       	push	r16
    36f0:	df 93       	push	r29
    36f2:	cf 93       	push	r28
    36f4:	0f 92       	push	r0
    36f6:	cd b7       	in	r28, 0x3d	; 61
    36f8:	de b7       	in	r29, 0x3e	; 62

	// Restore global interrupt setting from scratch register.
        asm("out  0x3F, R1");

#elif defined __GNUC__
	AVR_ENTER_CRITICAL_REGION( );
    36fa:	8f b7       	in	r24, 0x3f	; 63
    36fc:	89 83       	std	Y+1, r24	; 0x01
    36fe:	f8 94       	cli
	volatile uint8_t * tmpAddr = address;
#ifdef RAMPZ
	RAMPZ = 0;
    3700:	1b be       	out	0x3b, r1	; 59
#endif
	asm volatile(
    3702:	23 e0       	ldi	r18, 0x03	; 3
    3704:	83 e5       	ldi	r24, 0x53	; 83
    3706:	90 e0       	ldi	r25, 0x00	; 0
    3708:	fc 01       	movw	r30, r24
    370a:	08 ed       	ldi	r16, 0xD8	; 216
    370c:	04 bf       	out	0x34, r16	; 52
    370e:	20 83       	st	Z, r18
		:
		: "r" (tmpAddr), "r" (value), "M" (CCP_IOREG_gc), "i" (&CCP)
		: "r16", "r30", "r31"
		);

	AVR_LEAVE_CRITICAL_REGION( );
    3710:	89 81       	ldd	r24, Y+1	; 0x01
    3712:	8f bf       	out	0x3f, r24	; 63
 *  is implemented for the XOSCF NMI when you enable it.
 */
void CLKSYS_XOSC_FailureDetection_Enable( void )
{
	CCPWrite( &OSC.XOSCFAIL, ( OSC_XOSCFDIF_bm | OSC_XOSCFDEN_bm ) );
}
    3714:	0f 90       	pop	r0
    3716:	cf 91       	pop	r28
    3718:	df 91       	pop	r29
    371a:	0f 91       	pop	r16
    371c:	08 95       	ret

0000371e <CLKSYS_Configuration_Lock>:
 *  This will lock the configuration until the next reset, or until the
 *  External Oscillator Failure Detections (XOSCFD) feature detects a failure
 *  and switches to internal 2MHz RC oscillator.
 */
void CLKSYS_Configuration_Lock( void )
{
    371e:	0f 93       	push	r16
    3720:	df 93       	push	r29
    3722:	cf 93       	push	r28
    3724:	0f 92       	push	r0
    3726:	cd b7       	in	r28, 0x3d	; 61
    3728:	de b7       	in	r29, 0x3e	; 62

	// Restore global interrupt setting from scratch register.
        asm("out  0x3F, R1");

#elif defined __GNUC__
	AVR_ENTER_CRITICAL_REGION( );
    372a:	8f b7       	in	r24, 0x3f	; 63
    372c:	89 83       	std	Y+1, r24	; 0x01
    372e:	f8 94       	cli
	volatile uint8_t * tmpAddr = address;
#ifdef RAMPZ
	RAMPZ = 0;
    3730:	1b be       	out	0x3b, r1	; 59
#endif
	asm volatile(
    3732:	21 e0       	ldi	r18, 0x01	; 1
    3734:	82 e4       	ldi	r24, 0x42	; 66
    3736:	90 e0       	ldi	r25, 0x00	; 0
    3738:	fc 01       	movw	r30, r24
    373a:	08 ed       	ldi	r16, 0xD8	; 216
    373c:	04 bf       	out	0x34, r16	; 52
    373e:	20 83       	st	Z, r18
		:
		: "r" (tmpAddr), "r" (value), "M" (CCP_IOREG_gc), "i" (&CCP)
		: "r16", "r30", "r31"
		);

	AVR_LEAVE_CRITICAL_REGION( );
    3740:	89 81       	ldd	r24, Y+1	; 0x01
    3742:	8f bf       	out	0x3f, r24	; 63
 *  and switches to internal 2MHz RC oscillator.
 */
void CLKSYS_Configuration_Lock( void )
{
	CCPWrite( &CLK.LOCK, CLK_LOCK_bm );
}
    3744:	0f 90       	pop	r0
    3746:	cf 91       	pop	r28
    3748:	df 91       	pop	r29
    374a:	0f 91       	pop	r16
    374c:	08 95       	ret

0000374e <dataflash_spi_init>:

SPI_Master_t spiMasterD;

//__________________________________________________________________________________________________
void dataflash_spi_init(void)
{
    374e:	8f 92       	push	r8
    3750:	af 92       	push	r10
    3752:	cf 92       	push	r12
    3754:	ef 92       	push	r14
    3756:	0f 93       	push	r16
    3758:	1f 93       	push	r17
    375a:	cf 93       	push	r28
    375c:	df 93       	push	r29
	/* Init SS pin as output with wired AND and pull-up. */
	PORTD.DIRSET = PIN4_bm;
    375e:	c0 e6       	ldi	r28, 0x60	; 96
    3760:	d6 e0       	ldi	r29, 0x06	; 6
    3762:	10 e1       	ldi	r17, 0x10	; 16
    3764:	19 83       	std	Y+1, r17	; 0x01

	/* Set SS output to high. (No slave addressed). */
	//PORTD.OUTSET = PIN4_bm;
	
	/* Initialize SPI master on port DATAFLASH_PORT. */
	SPI_MasterInit(&spiMasterD,
    3766:	8e e1       	ldi	r24, 0x1E	; 30
    3768:	93 e2       	ldi	r25, 0x23	; 35
    376a:	60 ec       	ldi	r22, 0xC0	; 192
    376c:	79 e0       	ldi	r23, 0x09	; 9
    376e:	40 e6       	ldi	r20, 0x60	; 96
    3770:	56 e0       	ldi	r21, 0x06	; 6
    3772:	20 e0       	ldi	r18, 0x00	; 0
    3774:	00 e0       	ldi	r16, 0x00	; 0
    3776:	ee 24       	eor	r14, r14
    3778:	cc 24       	eor	r12, r12
    377a:	c3 94       	inc	r12
    377c:	aa 24       	eor	r10, r10
    377e:	88 24       	eor	r8, r8
    3780:	83 94       	inc	r8
    3782:	0e 94 7a 20 	call	0x40f4	; 0x40f4 <SPI_MasterInit>
	               SPI_INTLVL_OFF_gc,
	               true,
	               SPI_PRESCALER_DIV4_gc, 1);
				   
	// Set CS
	CS_UP;
    3786:	1d 83       	std	Y+5, r17	; 0x05
}
    3788:	df 91       	pop	r29
    378a:	cf 91       	pop	r28
    378c:	1f 91       	pop	r17
    378e:	0f 91       	pop	r16
    3790:	ef 90       	pop	r14
    3792:	cf 90       	pop	r12
    3794:	af 90       	pop	r10
    3796:	8f 90       	pop	r8
    3798:	08 95       	ret

0000379a <dataflash_spi_idn>:



//__________________________________________________________________________________________________
void dataflash_spi_idn ( char *ManID, char* DevID1, char* DevID2, char* ExData )
{
    379a:	7f 92       	push	r7
    379c:	8f 92       	push	r8
    379e:	9f 92       	push	r9
    37a0:	af 92       	push	r10
    37a2:	bf 92       	push	r11
    37a4:	cf 92       	push	r12
    37a6:	df 92       	push	r13
    37a8:	ef 92       	push	r14
    37aa:	ff 92       	push	r15
    37ac:	0f 93       	push	r16
    37ae:	1f 93       	push	r17
    37b0:	cf 93       	push	r28
    37b2:	df 93       	push	r29
    37b4:	4c 01       	movw	r8, r24
    37b6:	5b 01       	movw	r10, r22
    37b8:	6a 01       	movw	r12, r20
    37ba:	79 01       	movw	r14, r18
	CS_DOWN;
    37bc:	00 e6       	ldi	r16, 0x60	; 96
    37be:	16 e0       	ldi	r17, 0x06	; 6
    37c0:	80 e1       	ldi	r24, 0x10	; 16
    37c2:	78 2e       	mov	r7, r24
    37c4:	f8 01       	movw	r30, r16
    37c6:	76 82       	std	Z+6, r7	; 0x06
	
	SPI_MasterTransceiveByte(&spiMasterD, IDN);			// Write IDN? command
    37c8:	ce e1       	ldi	r28, 0x1E	; 30
    37ca:	d3 e2       	ldi	r29, 0x23	; 35
    37cc:	ce 01       	movw	r24, r28
    37ce:	6f e9       	ldi	r22, 0x9F	; 159
    37d0:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	*ManID = SPI_MasterTransceiveByte(&spiMasterD, 0);
    37d4:	ce 01       	movw	r24, r28
    37d6:	60 e0       	ldi	r22, 0x00	; 0
    37d8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    37dc:	f4 01       	movw	r30, r8
    37de:	80 83       	st	Z, r24
	*DevID1 = SPI_MasterTransceiveByte(&spiMasterD, 0);
    37e0:	ce 01       	movw	r24, r28
    37e2:	60 e0       	ldi	r22, 0x00	; 0
    37e4:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    37e8:	f5 01       	movw	r30, r10
    37ea:	80 83       	st	Z, r24
	*DevID2 = SPI_MasterTransceiveByte(&spiMasterD, 0);
    37ec:	ce 01       	movw	r24, r28
    37ee:	60 e0       	ldi	r22, 0x00	; 0
    37f0:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    37f4:	f6 01       	movw	r30, r12
    37f6:	80 83       	st	Z, r24
	*ExData = SPI_MasterTransceiveByte(&spiMasterD, 0);
    37f8:	ce 01       	movw	r24, r28
    37fa:	60 e0       	ldi	r22, 0x00	; 0
    37fc:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
    3800:	f7 01       	movw	r30, r14
    3802:	80 83       	st	Z, r24

	CS_UP;
    3804:	f8 01       	movw	r30, r16
    3806:	75 82       	std	Z+5, r7	; 0x05
}
    3808:	df 91       	pop	r29
    380a:	cf 91       	pop	r28
    380c:	1f 91       	pop	r17
    380e:	0f 91       	pop	r16
    3810:	ff 90       	pop	r15
    3812:	ef 90       	pop	r14
    3814:	df 90       	pop	r13
    3816:	cf 90       	pop	r12
    3818:	bf 90       	pop	r11
    381a:	af 90       	pop	r10
    381c:	9f 90       	pop	r9
    381e:	8f 90       	pop	r8
    3820:	7f 90       	pop	r7
    3822:	08 95       	ret

00003824 <dataflash_write>:

//__________________________________________________________________________________________________
void dataflash_write( uint32_t addr,char Wrdat)
{
    3824:	cf 92       	push	r12
    3826:	df 92       	push	r13
    3828:	ef 92       	push	r14
    382a:	ff 92       	push	r15
    382c:	0f 93       	push	r16
    382e:	1f 93       	push	r17
    3830:	cf 93       	push	r28
    3832:	df 93       	push	r29
    3834:	6b 01       	movw	r12, r22
    3836:	7c 01       	movw	r14, r24
    3838:	04 2f       	mov	r16, r20
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	adrByte1 = (addr>>16)&0xff;
	adrByte2 = (addr>>8)&0xff;
	adrByte3 = addr&0xff;     
	      
	CS_DOWN;
    383a:	c0 e6       	ldi	r28, 0x60	; 96
    383c:	d6 e0       	ldi	r29, 0x06	; 6
    383e:	10 e1       	ldi	r17, 0x10	; 16
    3840:	1e 83       	std	Y+6, r17	; 0x06

	SPI_MasterTransceiveByte(&spiMasterD, WRITE_ENABLE);				// Write enable command
    3842:	8e e1       	ldi	r24, 0x1E	; 30
    3844:	93 e2       	ldi	r25, 0x23	; 35
    3846:	66 e0       	ldi	r22, 0x06	; 6
    3848:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
    384c:	1d 83       	std	Y+5, r17	; 0x05
	
	CS_DOWN;
    384e:	1e 83       	std	Y+6, r17	; 0x06

	SPI_MasterTransceiveByte(&spiMasterD, WRITE_BYTE_PAGE);	// Write command   
    3850:	8e e1       	ldi	r24, 0x1E	; 30
    3852:	93 e2       	ldi	r25, 0x23	; 35
    3854:	62 e0       	ldi	r22, 0x02	; 2
    3856:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

//__________________________________________________________________________________________________
void dataflash_write( uint32_t addr,char Wrdat)
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	adrByte1 = (addr>>16)&0xff;
    385a:	97 01       	movw	r18, r14
    385c:	44 27       	eor	r20, r20
    385e:	55 27       	eor	r21, r21
	
	CS_DOWN;

	SPI_MasterTransceiveByte(&spiMasterD, WRITE_BYTE_PAGE);	// Write command   

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
    3860:	8e e1       	ldi	r24, 0x1E	; 30
    3862:	93 e2       	ldi	r25, 0x23	; 35
    3864:	62 2f       	mov	r22, r18
    3866:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
//__________________________________________________________________________________________________
void dataflash_write( uint32_t addr,char Wrdat)
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	adrByte1 = (addr>>16)&0xff;
	adrByte2 = (addr>>8)&0xff;
    386a:	55 27       	eor	r21, r21
    386c:	4f 2d       	mov	r20, r15
    386e:	3e 2d       	mov	r19, r14
    3870:	2d 2d       	mov	r18, r13
	CS_DOWN;

	SPI_MasterTransceiveByte(&spiMasterD, WRITE_BYTE_PAGE);	// Write command   

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);		// starting from MSB
    3872:	8e e1       	ldi	r24, 0x1E	; 30
    3874:	93 e2       	ldi	r25, 0x23	; 35
    3876:	62 2f       	mov	r22, r18
    3878:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);
    387c:	8e e1       	ldi	r24, 0x1E	; 30
    387e:	93 e2       	ldi	r25, 0x23	; 35
    3880:	6c 2d       	mov	r22, r12
    3882:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, Wrdat);			// Send data byte
    3886:	8e e1       	ldi	r24, 0x1E	; 30
    3888:	93 e2       	ldi	r25, 0x23	; 35
    388a:	60 2f       	mov	r22, r16
    388c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;      
    3890:	1d 83       	std	Y+5, r17	; 0x05
//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
	uint8_t data;

	CS_DOWN;
    3892:	00 e1       	ldi	r16, 0x10	; 16
    3894:	1e 83       	std	Y+6, r17	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    3896:	8e e1       	ldi	r24, 0x1E	; 30
    3898:	93 e2       	ldi	r25, 0x23	; 35
    389a:	65 e0       	ldi	r22, 0x05	; 5
    389c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    38a0:	8e e1       	ldi	r24, 0x1E	; 30
    38a2:	93 e2       	ldi	r25, 0x23	; 35
    38a4:	60 e0       	ldi	r22, 0x00	; 0
    38a6:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    38aa:	0d 83       	std	Y+5, r16	; 0x05
	SPI_MasterTransceiveByte(&spiMasterD, Wrdat);			// Send data byte

	CS_UP;      

	// Wait until finished 
	while (dataflash_read_status()&FLASH_READY)
    38ac:	80 fd       	sbrc	r24, 0
    38ae:	f2 cf       	rjmp	.-28     	; 0x3894 <dataflash_write+0x70>
	{
		//_delay_us(10);
	}
}
    38b0:	df 91       	pop	r29
    38b2:	cf 91       	pop	r28
    38b4:	1f 91       	pop	r17
    38b6:	0f 91       	pop	r16
    38b8:	ff 90       	pop	r15
    38ba:	ef 90       	pop	r14
    38bc:	df 90       	pop	r13
    38be:	cf 90       	pop	r12
    38c0:	08 95       	ret

000038c2 <dataflash_read>:

//__________________________________________________________________________________________________
char dataflash_read(uint32_t addr)
{
    38c2:	bf 92       	push	r11
    38c4:	cf 92       	push	r12
    38c6:	df 92       	push	r13
    38c8:	ef 92       	push	r14
    38ca:	ff 92       	push	r15
    38cc:	0f 93       	push	r16
    38ce:	1f 93       	push	r17
    38d0:	cf 93       	push	r28
    38d2:	df 93       	push	r29
    38d4:	7b 01       	movw	r14, r22
    38d6:	8c 01       	movw	r16, r24

	adrByte1 = (addr>>16)&0xff;
	adrByte2 = (addr>>8)&0xff;
	adrByte3 = addr&0xff;     
   
	CS_DOWN;
    38d8:	60 e6       	ldi	r22, 0x60	; 96
    38da:	c6 2e       	mov	r12, r22
    38dc:	66 e0       	ldi	r22, 0x06	; 6
    38de:	d6 2e       	mov	r13, r22
    38e0:	50 e1       	ldi	r21, 0x10	; 16
    38e2:	b5 2e       	mov	r11, r21
    38e4:	f6 01       	movw	r30, r12
    38e6:	b6 82       	std	Z+6, r11	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);		// Read command     
    38e8:	ce e1       	ldi	r28, 0x1E	; 30
    38ea:	d3 e2       	ldi	r29, 0x23	; 35
    38ec:	ce 01       	movw	r24, r28
    38ee:	63 e0       	ldi	r22, 0x03	; 3
    38f0:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
char dataflash_read(uint32_t addr)
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	char data;	

	adrByte1 = (addr>>16)&0xff;
    38f4:	98 01       	movw	r18, r16
    38f6:	44 27       	eor	r20, r20
    38f8:	55 27       	eor	r21, r21
	adrByte3 = addr&0xff;     
   
	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);		// Read command     

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
    38fa:	ce 01       	movw	r24, r28
    38fc:	62 2f       	mov	r22, r18
    38fe:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	char data;	

	adrByte1 = (addr>>16)&0xff;
	adrByte2 = (addr>>8)&0xff;
    3902:	55 27       	eor	r21, r21
    3904:	41 2f       	mov	r20, r17
    3906:	30 2f       	mov	r19, r16
    3908:	2f 2d       	mov	r18, r15
   
	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, READ_ARRAY);		// Read command     

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);		// starting from MSB
    390a:	ce 01       	movw	r24, r28
    390c:	62 2f       	mov	r22, r18
    390e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);
    3912:	ce 01       	movw	r24, r28
    3914:	6e 2d       	mov	r22, r14
    3916:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte( &spiMasterD, 0 );	
    391a:	ce 01       	movw	r24, r28
    391c:	60 e0       	ldi	r22, 0x00	; 0
    391e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    3922:	f6 01       	movw	r30, r12
    3924:	b5 82       	std	Z+5, r11	; 0x05

	return data;
}
    3926:	df 91       	pop	r29
    3928:	cf 91       	pop	r28
    392a:	1f 91       	pop	r17
    392c:	0f 91       	pop	r16
    392e:	ff 90       	pop	r15
    3930:	ef 90       	pop	r14
    3932:	df 90       	pop	r13
    3934:	cf 90       	pop	r12
    3936:	bf 90       	pop	r11
    3938:	08 95       	ret

0000393a <dataflash_unprotect_all>:


//__________________________________________________________________________________________________
void dataflash_unprotect_all (void)
{
    393a:	cf 92       	push	r12
    393c:	df 92       	push	r13
    393e:	ef 92       	push	r14
    3940:	ff 92       	push	r15
    3942:	0f 93       	push	r16
    3944:	1f 93       	push	r17
    3946:	cf 93       	push	r28
    3948:	df 93       	push	r29
    394a:	cc 24       	eor	r12, r12
    394c:	dd 24       	eor	r13, r13
    394e:	76 01       	movw	r14, r12
void		dataflash_unprotect_block4	( uint16_t BlockNum )
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t iAddress = (uint32_t)(FLASH_BLOCK4_SIZE) * BlockNum;

	CS_DOWN;
    3950:	c0 e6       	ldi	r28, 0x60	; 96
    3952:	d6 e0       	ldi	r29, 0x06	; 6
    3954:	10 e1       	ldi	r17, 0x10	; 16
    3956:	00 e1       	ldi	r16, 0x10	; 16
    3958:	0e 83       	std	Y+6, r16	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, WRITE_ENABLE);				// Write enable command
    395a:	8e e1       	ldi	r24, 0x1E	; 30
    395c:	93 e2       	ldi	r25, 0x23	; 35
    395e:	66 e0       	ldi	r22, 0x06	; 6
    3960:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;
    3964:	1d 83       	std	Y+5, r17	; 0x05

	CS_DOWN;
    3966:	1e 83       	std	Y+6, r17	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, UNPROTECT_SECTOR);     		// Write opcode
    3968:	8e e1       	ldi	r24, 0x1E	; 30
    396a:	93 e2       	ldi	r25, 0x23	; 35
    396c:	69 e3       	ldi	r22, 0x39	; 57
    396e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	adrByte1 = (iAddress>>16)&0xff;
    3972:	97 01       	movw	r18, r14
    3974:	44 27       	eor	r20, r20
    3976:	55 27       	eor	r21, r21
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
    3978:	8e e1       	ldi	r24, 0x1E	; 30
    397a:	93 e2       	ldi	r25, 0x23	; 35
    397c:	62 2f       	mov	r22, r18
    397e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, UNPROTECT_SECTOR);     		// Write opcode

	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
    3982:	55 27       	eor	r21, r21
    3984:	4f 2d       	mov	r20, r15
    3986:	3e 2d       	mov	r19, r14
    3988:	2d 2d       	mov	r18, r13
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);		// starting from MSB
    398a:	8e e1       	ldi	r24, 0x1E	; 30
    398c:	93 e2       	ldi	r25, 0x23	; 35
    398e:	62 2f       	mov	r22, r18
    3990:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);
    3994:	8e e1       	ldi	r24, 0x1E	; 30
    3996:	93 e2       	ldi	r25, 0x23	; 35
    3998:	60 e0       	ldi	r22, 0x00	; 0
    399a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
    399e:	1d 83       	std	Y+5, r17	; 0x05
//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
	uint8_t data;

	CS_DOWN;
    39a0:	0e 83       	std	Y+6, r16	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    39a2:	8e e1       	ldi	r24, 0x1E	; 30
    39a4:	93 e2       	ldi	r25, 0x23	; 35
    39a6:	65 e0       	ldi	r22, 0x05	; 5
    39a8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    39ac:	8e e1       	ldi	r24, 0x1E	; 30
    39ae:	93 e2       	ldi	r25, 0x23	; 35
    39b0:	60 e0       	ldi	r22, 0x00	; 0
    39b2:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    39b6:	1d 83       	std	Y+5, r17	; 0x05
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);

	CS_UP;

	// Wait until finished 
	while (dataflash_read_status()&FLASH_READY)
    39b8:	80 fd       	sbrc	r24, 0
    39ba:	f2 cf       	rjmp	.-28     	; 0x39a0 <dataflash_unprotect_all+0x66>
    39bc:	80 e0       	ldi	r24, 0x00	; 0
    39be:	90 e1       	ldi	r25, 0x10	; 16
    39c0:	a0 e0       	ldi	r26, 0x00	; 0
    39c2:	b0 e0       	ldi	r27, 0x00	; 0
    39c4:	c8 0e       	add	r12, r24
    39c6:	d9 1e       	adc	r13, r25
    39c8:	ea 1e       	adc	r14, r26
    39ca:	fb 1e       	adc	r15, r27
//__________________________________________________________________________________________________
void dataflash_unprotect_all (void)
{
	uint16_t i;

	for ( i=0; i<1024; i++ )
    39cc:	90 e0       	ldi	r25, 0x00	; 0
    39ce:	c9 16       	cp	r12, r25
    39d0:	90 e0       	ldi	r25, 0x00	; 0
    39d2:	d9 06       	cpc	r13, r25
    39d4:	90 e4       	ldi	r25, 0x40	; 64
    39d6:	e9 06       	cpc	r14, r25
    39d8:	90 e0       	ldi	r25, 0x00	; 0
    39da:	f9 06       	cpc	r15, r25
    39dc:	09 f0       	breq	.+2      	; 0x39e0 <dataflash_unprotect_all+0xa6>
    39de:	bc cf       	rjmp	.-136    	; 0x3958 <dataflash_unprotect_all+0x1e>
	{
		dataflash_unprotect_block4 (i);
	}
}
    39e0:	df 91       	pop	r29
    39e2:	cf 91       	pop	r28
    39e4:	1f 91       	pop	r17
    39e6:	0f 91       	pop	r16
    39e8:	ff 90       	pop	r15
    39ea:	ef 90       	pop	r14
    39ec:	df 90       	pop	r13
    39ee:	cf 90       	pop	r12
    39f0:	08 95       	ret

000039f2 <dataflash_protect_all>:

//__________________________________________________________________________________________________
void dataflash_protect_all ( void )
{
    39f2:	cf 92       	push	r12
    39f4:	df 92       	push	r13
    39f6:	ef 92       	push	r14
    39f8:	ff 92       	push	r15
    39fa:	0f 93       	push	r16
    39fc:	1f 93       	push	r17
    39fe:	cf 93       	push	r28
    3a00:	df 93       	push	r29
    3a02:	cc 24       	eor	r12, r12
    3a04:	dd 24       	eor	r13, r13
    3a06:	76 01       	movw	r14, r12
void		dataflash_protect_block4	( uint16_t BlockNum )
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t iAddress = (uint32_t)(FLASH_BLOCK4_SIZE) * BlockNum;

	CS_DOWN;
    3a08:	c0 e6       	ldi	r28, 0x60	; 96
    3a0a:	d6 e0       	ldi	r29, 0x06	; 6
    3a0c:	10 e1       	ldi	r17, 0x10	; 16
    3a0e:	00 e1       	ldi	r16, 0x10	; 16
    3a10:	0e 83       	std	Y+6, r16	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, WRITE_ENABLE);			// Write enable command
    3a12:	8e e1       	ldi	r24, 0x1E	; 30
    3a14:	93 e2       	ldi	r25, 0x23	; 35
    3a16:	66 e0       	ldi	r22, 0x06	; 6
    3a18:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;
    3a1c:	1d 83       	std	Y+5, r17	; 0x05

	CS_DOWN;
    3a1e:	1e 83       	std	Y+6, r17	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, PROTECT_SECTOR);    		// Write erase64 opcode
    3a20:	8e e1       	ldi	r24, 0x1E	; 30
    3a22:	93 e2       	ldi	r25, 0x23	; 35
    3a24:	66 e3       	ldi	r22, 0x36	; 54
    3a26:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	adrByte1 = (iAddress>>16)&0xff;
    3a2a:	97 01       	movw	r18, r14
    3a2c:	44 27       	eor	r20, r20
    3a2e:	55 27       	eor	r21, r21
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
    3a30:	8e e1       	ldi	r24, 0x1E	; 30
    3a32:	93 e2       	ldi	r25, 0x23	; 35
    3a34:	62 2f       	mov	r22, r18
    3a36:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, PROTECT_SECTOR);    		// Write erase64 opcode

	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
    3a3a:	55 27       	eor	r21, r21
    3a3c:	4f 2d       	mov	r20, r15
    3a3e:	3e 2d       	mov	r19, r14
    3a40:	2d 2d       	mov	r18, r13
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);		// starting from MSB
    3a42:	8e e1       	ldi	r24, 0x1E	; 30
    3a44:	93 e2       	ldi	r25, 0x23	; 35
    3a46:	62 2f       	mov	r22, r18
    3a48:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);
    3a4c:	8e e1       	ldi	r24, 0x1E	; 30
    3a4e:	93 e2       	ldi	r25, 0x23	; 35
    3a50:	60 e0       	ldi	r22, 0x00	; 0
    3a52:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
    3a56:	1d 83       	std	Y+5, r17	; 0x05
//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
	uint8_t data;

	CS_DOWN;
    3a58:	0e 83       	std	Y+6, r16	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    3a5a:	8e e1       	ldi	r24, 0x1E	; 30
    3a5c:	93 e2       	ldi	r25, 0x23	; 35
    3a5e:	65 e0       	ldi	r22, 0x05	; 5
    3a60:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    3a64:	8e e1       	ldi	r24, 0x1E	; 30
    3a66:	93 e2       	ldi	r25, 0x23	; 35
    3a68:	60 e0       	ldi	r22, 0x00	; 0
    3a6a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    3a6e:	1d 83       	std	Y+5, r17	; 0x05
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);

	CS_UP;

	// Wait until finished 
	while (dataflash_read_status()&FLASH_READY)
    3a70:	80 fd       	sbrc	r24, 0
    3a72:	f2 cf       	rjmp	.-28     	; 0x3a58 <dataflash_protect_all+0x66>
    3a74:	80 e0       	ldi	r24, 0x00	; 0
    3a76:	90 e1       	ldi	r25, 0x10	; 16
    3a78:	a0 e0       	ldi	r26, 0x00	; 0
    3a7a:	b0 e0       	ldi	r27, 0x00	; 0
    3a7c:	c8 0e       	add	r12, r24
    3a7e:	d9 1e       	adc	r13, r25
    3a80:	ea 1e       	adc	r14, r26
    3a82:	fb 1e       	adc	r15, r27
//__________________________________________________________________________________________________
void dataflash_protect_all ( void )
{
	uint16_t i;

	for ( i=0; i<1024; i++ )
    3a84:	90 e0       	ldi	r25, 0x00	; 0
    3a86:	c9 16       	cp	r12, r25
    3a88:	90 e0       	ldi	r25, 0x00	; 0
    3a8a:	d9 06       	cpc	r13, r25
    3a8c:	90 e4       	ldi	r25, 0x40	; 64
    3a8e:	e9 06       	cpc	r14, r25
    3a90:	90 e0       	ldi	r25, 0x00	; 0
    3a92:	f9 06       	cpc	r15, r25
    3a94:	09 f0       	breq	.+2      	; 0x3a98 <dataflash_protect_all+0xa6>
    3a96:	bc cf       	rjmp	.-136    	; 0x3a10 <dataflash_protect_all+0x1e>
	{
		dataflash_protect_block4 (i);
	}
}
    3a98:	df 91       	pop	r29
    3a9a:	cf 91       	pop	r28
    3a9c:	1f 91       	pop	r17
    3a9e:	0f 91       	pop	r16
    3aa0:	ff 90       	pop	r15
    3aa2:	ef 90       	pop	r14
    3aa4:	df 90       	pop	r13
    3aa6:	cf 90       	pop	r12
    3aa8:	08 95       	ret

00003aaa <dataflash_erase_all>:

//__________________________________________________________________________________________________
void dataflash_erase_all ( void )
{
    3aaa:	9f 92       	push	r9
    3aac:	af 92       	push	r10
    3aae:	bf 92       	push	r11
    3ab0:	cf 92       	push	r12
    3ab2:	df 92       	push	r13
    3ab4:	ef 92       	push	r14
    3ab6:	ff 92       	push	r15
    3ab8:	0f 93       	push	r16
    3aba:	1f 93       	push	r17
    3abc:	cf 93       	push	r28
    3abe:	df 93       	push	r29
    3ac0:	aa 24       	eor	r10, r10
    3ac2:	bb 24       	eor	r11, r11
    3ac4:	65 01       	movw	r12, r10
void		dataflash_unprotect_block4	( uint16_t BlockNum )
{
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t iAddress = (uint32_t)(FLASH_BLOCK4_SIZE) * BlockNum;

	CS_DOWN;
    3ac6:	c0 e6       	ldi	r28, 0x60	; 96
    3ac8:	d6 e0       	ldi	r29, 0x06	; 6
    3aca:	40 e1       	ldi	r20, 0x10	; 16
    3acc:	f4 2e       	mov	r15, r20
    3ace:	30 e1       	ldi	r19, 0x10	; 16
    3ad0:	e3 2e       	mov	r14, r19
    3ad2:	ee 82       	std	Y+6, r14	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, WRITE_ENABLE);				// Write enable command
    3ad4:	8e e1       	ldi	r24, 0x1E	; 30
    3ad6:	93 e2       	ldi	r25, 0x23	; 35
    3ad8:	66 e0       	ldi	r22, 0x06	; 6
    3ada:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;
    3ade:	fd 82       	std	Y+5, r15	; 0x05

	CS_DOWN;
    3ae0:	fe 82       	std	Y+6, r15	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, UNPROTECT_SECTOR);     		// Write opcode
    3ae2:	8e e1       	ldi	r24, 0x1E	; 30
    3ae4:	93 e2       	ldi	r25, 0x23	; 35
    3ae6:	69 e3       	ldi	r22, 0x39	; 57
    3ae8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	adrByte1 = (iAddress>>16)&0xff;
    3aec:	96 01       	movw	r18, r12
    3aee:	44 27       	eor	r20, r20
    3af0:	55 27       	eor	r21, r21
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
    3af2:	8e e1       	ldi	r24, 0x1E	; 30
    3af4:	93 e2       	ldi	r25, 0x23	; 35
    3af6:	62 2f       	mov	r22, r18
    3af8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, UNPROTECT_SECTOR);     		// Write opcode

	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
    3afc:	55 27       	eor	r21, r21
    3afe:	4d 2d       	mov	r20, r13
    3b00:	3c 2d       	mov	r19, r12
    3b02:	2b 2d       	mov	r18, r11
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);		// starting from MSB
    3b04:	8e e1       	ldi	r24, 0x1E	; 30
    3b06:	93 e2       	ldi	r25, 0x23	; 35
    3b08:	62 2f       	mov	r22, r18
    3b0a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);
    3b0e:	8e e1       	ldi	r24, 0x1E	; 30
    3b10:	93 e2       	ldi	r25, 0x23	; 35
    3b12:	60 e0       	ldi	r22, 0x00	; 0
    3b14:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
    3b18:	fd 82       	std	Y+5, r15	; 0x05
//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
	uint8_t data;

	CS_DOWN;
    3b1a:	00 e6       	ldi	r16, 0x60	; 96
    3b1c:	16 e0       	ldi	r17, 0x06	; 6
    3b1e:	80 e1       	ldi	r24, 0x10	; 16
    3b20:	98 2e       	mov	r9, r24
    3b22:	ee 82       	std	Y+6, r14	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    3b24:	8e e1       	ldi	r24, 0x1E	; 30
    3b26:	93 e2       	ldi	r25, 0x23	; 35
    3b28:	65 e0       	ldi	r22, 0x05	; 5
    3b2a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    3b2e:	8e e1       	ldi	r24, 0x1E	; 30
    3b30:	93 e2       	ldi	r25, 0x23	; 35
    3b32:	60 e0       	ldi	r22, 0x00	; 0
    3b34:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    3b38:	fd 82       	std	Y+5, r15	; 0x05
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);

	CS_UP;

	// Wait until finished 
	while (dataflash_read_status()&FLASH_READY)
    3b3a:	80 fd       	sbrc	r24, 0
    3b3c:	ee cf       	rjmp	.-36     	; 0x3b1a <dataflash_erase_all+0x70>
    3b3e:	80 e0       	ldi	r24, 0x00	; 0
    3b40:	90 e1       	ldi	r25, 0x10	; 16
    3b42:	a0 e0       	ldi	r26, 0x00	; 0
    3b44:	b0 e0       	ldi	r27, 0x00	; 0
    3b46:	a8 0e       	add	r10, r24
    3b48:	b9 1e       	adc	r11, r25
    3b4a:	ca 1e       	adc	r12, r26
    3b4c:	db 1e       	adc	r13, r27
//__________________________________________________________________________________________________
void dataflash_unprotect_all (void)
{
	uint16_t i;

	for ( i=0; i<1024; i++ )
    3b4e:	90 e0       	ldi	r25, 0x00	; 0
    3b50:	a9 16       	cp	r10, r25
    3b52:	90 e0       	ldi	r25, 0x00	; 0
    3b54:	b9 06       	cpc	r11, r25
    3b56:	90 e4       	ldi	r25, 0x40	; 64
    3b58:	c9 06       	cpc	r12, r25
    3b5a:	90 e0       	ldi	r25, 0x00	; 0
    3b5c:	d9 06       	cpc	r13, r25
    3b5e:	09 f0       	breq	.+2      	; 0x3b62 <dataflash_erase_all+0xb8>
    3b60:	b8 cf       	rjmp	.-144    	; 0x3ad2 <dataflash_erase_all+0x28>
//__________________________________________________________________________________________________
void dataflash_erase_all ( void )
{
	dataflash_unprotect_all ();

	CS_DOWN;
    3b62:	d8 01       	movw	r26, r16
    3b64:	16 96       	adiw	r26, 0x06	; 6
    3b66:	9c 92       	st	X, r9
	SPI_MasterTransceiveByte(&spiMasterD, WRITE_ENABLE);	// Write enable command
    3b68:	8e e1       	ldi	r24, 0x1E	; 30
    3b6a:	93 e2       	ldi	r25, 0x23	; 35
    3b6c:	66 e0       	ldi	r22, 0x06	; 6
    3b6e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;
    3b72:	f8 01       	movw	r30, r16
    3b74:	95 82       	std	Z+5, r9	; 0x05

	CS_DOWN;
    3b76:	96 82       	std	Z+6, r9	; 0x06

	SPI_MasterTransceiveByte(&spiMasterD, CHIP_ERASE);     		// Write erase4 opcode
    3b78:	8e e1       	ldi	r24, 0x1E	; 30
    3b7a:	93 e2       	ldi	r25, 0x23	; 35
    3b7c:	60 e6       	ldi	r22, 0x60	; 96
    3b7e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
    3b82:	d8 01       	movw	r26, r16
    3b84:	15 96       	adiw	r26, 0x05	; 5
    3b86:	9c 92       	st	X, r9
//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
	uint8_t data;

	CS_DOWN;
    3b88:	c0 e6       	ldi	r28, 0x60	; 96
    3b8a:	d6 e0       	ldi	r29, 0x06	; 6
    3b8c:	b0 e1       	ldi	r27, 0x10	; 16
    3b8e:	fb 2e       	mov	r15, r27
    3b90:	00 e1       	ldi	r16, 0x10	; 16
    3b92:	0e 83       	std	Y+6, r16	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    3b94:	8e e1       	ldi	r24, 0x1E	; 30
    3b96:	93 e2       	ldi	r25, 0x23	; 35
    3b98:	65 e0       	ldi	r22, 0x05	; 5
    3b9a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    3b9e:	8e e1       	ldi	r24, 0x1E	; 30
    3ba0:	93 e2       	ldi	r25, 0x23	; 35
    3ba2:	60 e0       	ldi	r22, 0x00	; 0
    3ba4:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    3ba8:	fd 82       	std	Y+5, r15	; 0x05
	SPI_MasterTransceiveByte(&spiMasterD, CHIP_ERASE);     		// Write erase4 opcode

	CS_UP;

	// Wait until finished 
	while (dataflash_read_status()&FLASH_READY)
    3baa:	80 fd       	sbrc	r24, 0
    3bac:	f2 cf       	rjmp	.-28     	; 0x3b92 <dataflash_erase_all+0xe8>
	{
		//_delay_ms(5);
	}
}
    3bae:	df 91       	pop	r29
    3bb0:	cf 91       	pop	r28
    3bb2:	1f 91       	pop	r17
    3bb4:	0f 91       	pop	r16
    3bb6:	ff 90       	pop	r15
    3bb8:	ef 90       	pop	r14
    3bba:	df 90       	pop	r13
    3bbc:	cf 90       	pop	r12
    3bbe:	bf 90       	pop	r11
    3bc0:	af 90       	pop	r10
    3bc2:	9f 90       	pop	r9
    3bc4:	08 95       	ret

00003bc6 <dataflash_erase_block4>:

//__________________________________________________________________________________________________
void		dataflash_erase_block4		( uint16_t BlockNum )
{
    3bc6:	df 92       	push	r13
    3bc8:	ef 92       	push	r14
    3bca:	ff 92       	push	r15
    3bcc:	0f 93       	push	r16
    3bce:	1f 93       	push	r17
    3bd0:	cf 93       	push	r28
    3bd2:	df 93       	push	r29
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t iAddress = (uint32_t)(FLASH_BLOCK4_SIZE) * BlockNum;
    3bd4:	7c 01       	movw	r14, r24
    3bd6:	00 e0       	ldi	r16, 0x00	; 0
    3bd8:	10 e0       	ldi	r17, 0x00	; 0
    3bda:	ec e0       	ldi	r30, 0x0C	; 12
    3bdc:	ee 0c       	add	r14, r14
    3bde:	ff 1c       	adc	r15, r15
    3be0:	00 1f       	adc	r16, r16
    3be2:	11 1f       	adc	r17, r17
    3be4:	ea 95       	dec	r30
    3be6:	d1 f7       	brne	.-12     	; 0x3bdc <dataflash_erase_block4+0x16>

	CS_DOWN;
    3be8:	c0 e6       	ldi	r28, 0x60	; 96
    3bea:	d6 e0       	ldi	r29, 0x06	; 6
    3bec:	70 e1       	ldi	r23, 0x10	; 16
    3bee:	d7 2e       	mov	r13, r23
    3bf0:	de 82       	std	Y+6, r13	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, WRITE_ENABLE);			// Write enable command
    3bf2:	8e e1       	ldi	r24, 0x1E	; 30
    3bf4:	93 e2       	ldi	r25, 0x23	; 35
    3bf6:	66 e0       	ldi	r22, 0x06	; 6
    3bf8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;
    3bfc:	dd 82       	std	Y+5, r13	; 0x05

	CS_DOWN;
    3bfe:	de 82       	std	Y+6, r13	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, BLOCK_ERASE_4K);			// Write erase4 opcode
    3c00:	8e e1       	ldi	r24, 0x1E	; 30
    3c02:	93 e2       	ldi	r25, 0x23	; 35
    3c04:	60 e2       	ldi	r22, 0x20	; 32
    3c06:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	adrByte1 = (iAddress>>16)&0xff;
    3c0a:	98 01       	movw	r18, r16
    3c0c:	44 27       	eor	r20, r20
    3c0e:	55 27       	eor	r21, r21
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
    3c10:	8e e1       	ldi	r24, 0x1E	; 30
    3c12:	93 e2       	ldi	r25, 0x23	; 35
    3c14:	62 2f       	mov	r22, r18
    3c16:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, BLOCK_ERASE_4K);			// Write erase4 opcode

	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
    3c1a:	ef 2c       	mov	r14, r15
    3c1c:	f0 2e       	mov	r15, r16
    3c1e:	01 2f       	mov	r16, r17
    3c20:	11 27       	eor	r17, r17
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);		// starting from MSB
    3c22:	8e e1       	ldi	r24, 0x1E	; 30
    3c24:	93 e2       	ldi	r25, 0x23	; 35
    3c26:	6e 2d       	mov	r22, r14
    3c28:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);
    3c2c:	8e e1       	ldi	r24, 0x1E	; 30
    3c2e:	93 e2       	ldi	r25, 0x23	; 35
    3c30:	60 e0       	ldi	r22, 0x00	; 0
    3c32:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
    3c36:	dd 82       	std	Y+5, r13	; 0x05
//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
	uint8_t data;

	CS_DOWN;
    3c38:	00 e1       	ldi	r16, 0x10	; 16
    3c3a:	10 e1       	ldi	r17, 0x10	; 16
    3c3c:	1e 83       	std	Y+6, r17	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    3c3e:	8e e1       	ldi	r24, 0x1E	; 30
    3c40:	93 e2       	ldi	r25, 0x23	; 35
    3c42:	65 e0       	ldi	r22, 0x05	; 5
    3c44:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    3c48:	8e e1       	ldi	r24, 0x1E	; 30
    3c4a:	93 e2       	ldi	r25, 0x23	; 35
    3c4c:	60 e0       	ldi	r22, 0x00	; 0
    3c4e:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    3c52:	0d 83       	std	Y+5, r16	; 0x05
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);

	CS_UP;

	// Wait until finished 
	while (dataflash_read_status()&FLASH_READY)
    3c54:	80 fd       	sbrc	r24, 0
    3c56:	f2 cf       	rjmp	.-28     	; 0x3c3c <dataflash_erase_block4+0x76>
	{
		//_delay_ms(5);
	}
}
    3c58:	df 91       	pop	r29
    3c5a:	cf 91       	pop	r28
    3c5c:	1f 91       	pop	r17
    3c5e:	0f 91       	pop	r16
    3c60:	ff 90       	pop	r15
    3c62:	ef 90       	pop	r14
    3c64:	df 90       	pop	r13
    3c66:	08 95       	ret

00003c68 <dataflash_unprotect_block4>:

//__________________________________________________________________________________________________
void		dataflash_unprotect_block4	( uint16_t BlockNum )
{
    3c68:	df 92       	push	r13
    3c6a:	ef 92       	push	r14
    3c6c:	ff 92       	push	r15
    3c6e:	0f 93       	push	r16
    3c70:	1f 93       	push	r17
    3c72:	cf 93       	push	r28
    3c74:	df 93       	push	r29
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t iAddress = (uint32_t)(FLASH_BLOCK4_SIZE) * BlockNum;
    3c76:	7c 01       	movw	r14, r24
    3c78:	00 e0       	ldi	r16, 0x00	; 0
    3c7a:	10 e0       	ldi	r17, 0x00	; 0
    3c7c:	8c e0       	ldi	r24, 0x0C	; 12
    3c7e:	ee 0c       	add	r14, r14
    3c80:	ff 1c       	adc	r15, r15
    3c82:	00 1f       	adc	r16, r16
    3c84:	11 1f       	adc	r17, r17
    3c86:	8a 95       	dec	r24
    3c88:	d1 f7       	brne	.-12     	; 0x3c7e <dataflash_unprotect_block4+0x16>

	CS_DOWN;
    3c8a:	c0 e6       	ldi	r28, 0x60	; 96
    3c8c:	d6 e0       	ldi	r29, 0x06	; 6
    3c8e:	b0 e1       	ldi	r27, 0x10	; 16
    3c90:	db 2e       	mov	r13, r27
    3c92:	de 82       	std	Y+6, r13	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, WRITE_ENABLE);				// Write enable command
    3c94:	8e e1       	ldi	r24, 0x1E	; 30
    3c96:	93 e2       	ldi	r25, 0x23	; 35
    3c98:	66 e0       	ldi	r22, 0x06	; 6
    3c9a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;
    3c9e:	dd 82       	std	Y+5, r13	; 0x05

	CS_DOWN;
    3ca0:	de 82       	std	Y+6, r13	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, UNPROTECT_SECTOR);     		// Write opcode
    3ca2:	8e e1       	ldi	r24, 0x1E	; 30
    3ca4:	93 e2       	ldi	r25, 0x23	; 35
    3ca6:	69 e3       	ldi	r22, 0x39	; 57
    3ca8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	adrByte1 = (iAddress>>16)&0xff;
    3cac:	98 01       	movw	r18, r16
    3cae:	44 27       	eor	r20, r20
    3cb0:	55 27       	eor	r21, r21
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
    3cb2:	8e e1       	ldi	r24, 0x1E	; 30
    3cb4:	93 e2       	ldi	r25, 0x23	; 35
    3cb6:	62 2f       	mov	r22, r18
    3cb8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, UNPROTECT_SECTOR);     		// Write opcode

	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
    3cbc:	ef 2c       	mov	r14, r15
    3cbe:	f0 2e       	mov	r15, r16
    3cc0:	01 2f       	mov	r16, r17
    3cc2:	11 27       	eor	r17, r17
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);		// starting from MSB
    3cc4:	8e e1       	ldi	r24, 0x1E	; 30
    3cc6:	93 e2       	ldi	r25, 0x23	; 35
    3cc8:	6e 2d       	mov	r22, r14
    3cca:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);
    3cce:	8e e1       	ldi	r24, 0x1E	; 30
    3cd0:	93 e2       	ldi	r25, 0x23	; 35
    3cd2:	60 e0       	ldi	r22, 0x00	; 0
    3cd4:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
    3cd8:	dd 82       	std	Y+5, r13	; 0x05
//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
	uint8_t data;

	CS_DOWN;
    3cda:	00 e1       	ldi	r16, 0x10	; 16
    3cdc:	10 e1       	ldi	r17, 0x10	; 16
    3cde:	1e 83       	std	Y+6, r17	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    3ce0:	8e e1       	ldi	r24, 0x1E	; 30
    3ce2:	93 e2       	ldi	r25, 0x23	; 35
    3ce4:	65 e0       	ldi	r22, 0x05	; 5
    3ce6:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    3cea:	8e e1       	ldi	r24, 0x1E	; 30
    3cec:	93 e2       	ldi	r25, 0x23	; 35
    3cee:	60 e0       	ldi	r22, 0x00	; 0
    3cf0:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    3cf4:	0d 83       	std	Y+5, r16	; 0x05
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);

	CS_UP;

	// Wait until finished 
	while (dataflash_read_status()&FLASH_READY)
    3cf6:	80 fd       	sbrc	r24, 0
    3cf8:	f2 cf       	rjmp	.-28     	; 0x3cde <dataflash_unprotect_block4+0x76>
	{
		//_delay_ms(5);
	}
}
    3cfa:	df 91       	pop	r29
    3cfc:	cf 91       	pop	r28
    3cfe:	1f 91       	pop	r17
    3d00:	0f 91       	pop	r16
    3d02:	ff 90       	pop	r15
    3d04:	ef 90       	pop	r14
    3d06:	df 90       	pop	r13
    3d08:	08 95       	ret

00003d0a <dataflash_protect_block4>:

//__________________________________________________________________________________________________
void		dataflash_protect_block4	( uint16_t BlockNum )
{
    3d0a:	df 92       	push	r13
    3d0c:	ef 92       	push	r14
    3d0e:	ff 92       	push	r15
    3d10:	0f 93       	push	r16
    3d12:	1f 93       	push	r17
    3d14:	cf 93       	push	r28
    3d16:	df 93       	push	r29
	unsigned char adrByte1, adrByte2, adrByte3;		// adrByte1 = MSB
	uint32_t iAddress = (uint32_t)(FLASH_BLOCK4_SIZE) * BlockNum;
    3d18:	7c 01       	movw	r14, r24
    3d1a:	00 e0       	ldi	r16, 0x00	; 0
    3d1c:	10 e0       	ldi	r17, 0x00	; 0
    3d1e:	4c e0       	ldi	r20, 0x0C	; 12
    3d20:	ee 0c       	add	r14, r14
    3d22:	ff 1c       	adc	r15, r15
    3d24:	00 1f       	adc	r16, r16
    3d26:	11 1f       	adc	r17, r17
    3d28:	4a 95       	dec	r20
    3d2a:	d1 f7       	brne	.-12     	; 0x3d20 <dataflash_protect_block4+0x16>

	CS_DOWN;
    3d2c:	c0 e6       	ldi	r28, 0x60	; 96
    3d2e:	d6 e0       	ldi	r29, 0x06	; 6
    3d30:	30 e1       	ldi	r19, 0x10	; 16
    3d32:	d3 2e       	mov	r13, r19
    3d34:	de 82       	std	Y+6, r13	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, WRITE_ENABLE);			// Write enable command
    3d36:	8e e1       	ldi	r24, 0x1E	; 30
    3d38:	93 e2       	ldi	r25, 0x23	; 35
    3d3a:	66 e0       	ldi	r22, 0x06	; 6
    3d3c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;
    3d40:	dd 82       	std	Y+5, r13	; 0x05

	CS_DOWN;
    3d42:	de 82       	std	Y+6, r13	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, PROTECT_SECTOR);    		// Write erase64 opcode
    3d44:	8e e1       	ldi	r24, 0x1E	; 30
    3d46:	93 e2       	ldi	r25, 0x23	; 35
    3d48:	66 e3       	ldi	r22, 0x36	; 54
    3d4a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	adrByte1 = (iAddress>>16)&0xff;
    3d4e:	98 01       	movw	r18, r16
    3d50:	44 27       	eor	r20, r20
    3d52:	55 27       	eor	r21, r21
	adrByte2 = (iAddress>>8)&0xff;
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
    3d54:	8e e1       	ldi	r24, 0x1E	; 30
    3d56:	93 e2       	ldi	r25, 0x23	; 35
    3d58:	62 2f       	mov	r22, r18
    3d5a:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_DOWN;
	SPI_MasterTransceiveByte(&spiMasterD, PROTECT_SECTOR);    		// Write erase64 opcode

	adrByte1 = (iAddress>>16)&0xff;
	adrByte2 = (iAddress>>8)&0xff;
    3d5e:	ef 2c       	mov	r14, r15
    3d60:	f0 2e       	mov	r15, r16
    3d62:	01 2f       	mov	r16, r17
    3d64:	11 27       	eor	r17, r17
	adrByte3 = iAddress&0xff;

	SPI_MasterTransceiveByte(&spiMasterD, adrByte1);		// Send address - 24 bits
	SPI_MasterTransceiveByte(&spiMasterD, adrByte2);		// starting from MSB
    3d66:	8e e1       	ldi	r24, 0x1E	; 30
    3d68:	93 e2       	ldi	r25, 0x23	; 35
    3d6a:	6e 2d       	mov	r22, r14
    3d6c:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);
    3d70:	8e e1       	ldi	r24, 0x1E	; 30
    3d72:	93 e2       	ldi	r25, 0x23	; 35
    3d74:	60 e0       	ldi	r22, 0x00	; 0
    3d76:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	CS_UP;
    3d7a:	dd 82       	std	Y+5, r13	; 0x05
//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
	uint8_t data;

	CS_DOWN;
    3d7c:	00 e1       	ldi	r16, 0x10	; 16
    3d7e:	10 e1       	ldi	r17, 0x10	; 16
    3d80:	1e 83       	std	Y+6, r17	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    3d82:	8e e1       	ldi	r24, 0x1E	; 30
    3d84:	93 e2       	ldi	r25, 0x23	; 35
    3d86:	65 e0       	ldi	r22, 0x05	; 5
    3d88:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    3d8c:	8e e1       	ldi	r24, 0x1E	; 30
    3d8e:	93 e2       	ldi	r25, 0x23	; 35
    3d90:	60 e0       	ldi	r22, 0x00	; 0
    3d92:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    3d96:	0d 83       	std	Y+5, r16	; 0x05
	SPI_MasterTransceiveByte(&spiMasterD, adrByte3);

	CS_UP;

	// Wait until finished 
	while (dataflash_read_status()&FLASH_READY)
    3d98:	80 fd       	sbrc	r24, 0
    3d9a:	f2 cf       	rjmp	.-28     	; 0x3d80 <dataflash_protect_block4+0x76>
	{
		//_delay_ms(5);
	}

}
    3d9c:	df 91       	pop	r29
    3d9e:	cf 91       	pop	r28
    3da0:	1f 91       	pop	r17
    3da2:	0f 91       	pop	r16
    3da4:	ff 90       	pop	r15
    3da6:	ef 90       	pop	r14
    3da8:	df 90       	pop	r13
    3daa:	08 95       	ret

00003dac <dataflash_read_status>:

//__________________________________________________________________________________________________
uint8_t dataflash_read_status ( void )
{
    3dac:	ff 92       	push	r15
    3dae:	0f 93       	push	r16
    3db0:	1f 93       	push	r17
    3db2:	cf 93       	push	r28
    3db4:	df 93       	push	r29
	uint8_t data;

	CS_DOWN;
    3db6:	c0 e6       	ldi	r28, 0x60	; 96
    3db8:	d6 e0       	ldi	r29, 0x06	; 6
    3dba:	50 e1       	ldi	r21, 0x10	; 16
    3dbc:	f5 2e       	mov	r15, r21
    3dbe:	fe 82       	std	Y+6, r15	; 0x06
	SPI_MasterTransceiveByte(&spiMasterD, READ_STATUS_REG);    		// Read status   
    3dc0:	0e e1       	ldi	r16, 0x1E	; 30
    3dc2:	13 e2       	ldi	r17, 0x23	; 35
    3dc4:	c8 01       	movw	r24, r16
    3dc6:	65 e0       	ldi	r22, 0x05	; 5
    3dc8:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>

	data = SPI_MasterTransceiveByte(&spiMasterD, 0);				// Send data byte
    3dcc:	c8 01       	movw	r24, r16
    3dce:	60 e0       	ldi	r22, 0x00	; 0
    3dd0:	0e 94 82 21 	call	0x4304	; 0x4304 <SPI_MasterTransceiveByte>
	CS_UP;      
    3dd4:	fd 82       	std	Y+5, r15	; 0x05

	return data;
}
    3dd6:	df 91       	pop	r29
    3dd8:	cf 91       	pop	r28
    3dda:	1f 91       	pop	r17
    3ddc:	0f 91       	pop	r16
    3dde:	ff 90       	pop	r15
    3de0:	08 95       	ret

00003de2 <EEPROM_WriteByte>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3de2:	90 91 cf 01 	lds	r25, 0x01CF
    3de6:	97 fd       	sbrc	r25, 7
    3de8:	fc cf       	rjmp	.-8      	; 0x3de2 <EEPROM_WriteByte>
{
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();

	/* Flush EEPROM page buffer if necessary. */
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
    3dea:	90 91 cf 01 	lds	r25, 0x01CF
    3dee:	91 ff       	sbrs	r25, 1
    3df0:	12 c0       	rjmp	.+36     	; 0x3e16 <EEPROM_WriteByte+0x34>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
    3df2:	96 e3       	ldi	r25, 0x36	; 54
    3df4:	e0 ec       	ldi	r30, 0xC0	; 192
    3df6:	f1 e0       	ldi	r31, 0x01	; 1
    3df8:	92 87       	std	Z+10, r25	; 0x0a
		NVM_EXEC();
    3dfa:	ef 93       	push	r30
    3dfc:	ff 93       	push	r31
    3dfe:	0f 93       	push	r16
    3e00:	2f 93       	push	r18
    3e02:	eb ec       	ldi	r30, 0xCB	; 203
    3e04:	f1 e0       	ldi	r31, 0x01	; 1
    3e06:	08 ed       	ldi	r16, 0xD8	; 216
    3e08:	21 e0       	ldi	r18, 0x01	; 1
    3e0a:	04 bf       	out	0x34, r16	; 52
    3e0c:	20 83       	st	Z, r18
    3e0e:	2f 91       	pop	r18
    3e10:	0f 91       	pop	r16
    3e12:	ff 91       	pop	r31
    3e14:	ef 91       	pop	r30
{
	/*  Flush buffer to make sure no unintetional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	EEPROM_FlushBuffer();
	NVM.CMD = NVM_CMD_LOAD_EEPROM_BUFFER_gc;
    3e16:	e0 ec       	ldi	r30, 0xC0	; 192
    3e18:	f1 e0       	ldi	r31, 0x01	; 1
    3e1a:	93 e3       	ldi	r25, 0x33	; 51
    3e1c:	92 87       	std	Z+10, r25	; 0x0a

	/* Calculate address */
	uint16_t address = (uint16_t)(pageAddr*EEPROM_PAGESIZE)
	                            |(byteAddr & (EEPROM_PAGESIZE-1));
    3e1e:	70 e0       	ldi	r23, 0x00	; 0
    3e20:	6f 71       	andi	r22, 0x1F	; 31
    3e22:	70 70       	andi	r23, 0x00	; 0
	 */
	EEPROM_FlushBuffer();
	NVM.CMD = NVM_CMD_LOAD_EEPROM_BUFFER_gc;

	/* Calculate address */
	uint16_t address = (uint16_t)(pageAddr*EEPROM_PAGESIZE)
    3e24:	90 e0       	ldi	r25, 0x00	; 0
    3e26:	88 0f       	add	r24, r24
    3e28:	99 1f       	adc	r25, r25
    3e2a:	82 95       	swap	r24
    3e2c:	92 95       	swap	r25
    3e2e:	90 7f       	andi	r25, 0xF0	; 240
    3e30:	98 27       	eor	r25, r24
    3e32:	80 7f       	andi	r24, 0xF0	; 240
    3e34:	98 27       	eor	r25, r24
    3e36:	68 2b       	or	r22, r24
    3e38:	79 2b       	or	r23, r25
	                            |(byteAddr & (EEPROM_PAGESIZE-1));

	/* Set address to write to. */
	NVM.ADDR0 = address & 0xFF;
    3e3a:	60 93 c0 01 	sts	0x01C0, r22
	NVM.ADDR1 = (address >> 8) & 0x1F;
    3e3e:	87 2f       	mov	r24, r23
    3e40:	8f 71       	andi	r24, 0x1F	; 31
    3e42:	81 83       	std	Z+1, r24	; 0x01
	NVM.ADDR2 = 0x00;
    3e44:	12 82       	std	Z+2, r1	; 0x02

	/* Load data to write, which triggers the loading of EEPROM page buffer. */
	NVM.DATA0 = value;
    3e46:	44 83       	std	Z+4, r20	; 0x04

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
    3e48:	85 e3       	ldi	r24, 0x35	; 53
    3e4a:	82 87       	std	Z+10, r24	; 0x0a
	NVM_EXEC();
    3e4c:	ef 93       	push	r30
    3e4e:	ff 93       	push	r31
    3e50:	0f 93       	push	r16
    3e52:	2f 93       	push	r18
    3e54:	eb ec       	ldi	r30, 0xCB	; 203
    3e56:	f1 e0       	ldi	r31, 0x01	; 1
    3e58:	08 ed       	ldi	r16, 0xD8	; 216
    3e5a:	21 e0       	ldi	r18, 0x01	; 1
    3e5c:	04 bf       	out	0x34, r16	; 52
    3e5e:	20 83       	st	Z, r18
    3e60:	2f 91       	pop	r18
    3e62:	0f 91       	pop	r16
    3e64:	ff 91       	pop	r31
    3e66:	ef 91       	pop	r30
}
    3e68:	08 95       	ret

00003e6a <EEPROM_ReadByte>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3e6a:	e0 ec       	ldi	r30, 0xC0	; 192
    3e6c:	f1 e0       	ldi	r31, 0x01	; 1
    3e6e:	90 91 cf 01 	lds	r25, 0x01CF
    3e72:	97 fd       	sbrc	r25, 7
    3e74:	fa cf       	rjmp	.-12     	; 0x3e6a <EEPROM_ReadByte>
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();

	/* Calculate address */
	uint16_t address = (uint16_t)(pageAddr*EEPROM_PAGESIZE)
	                            |(byteAddr & (EEPROM_PAGESIZE-1));
    3e76:	70 e0       	ldi	r23, 0x00	; 0
    3e78:	6f 71       	andi	r22, 0x1F	; 31
    3e7a:	70 70       	andi	r23, 0x00	; 0
{
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();

	/* Calculate address */
	uint16_t address = (uint16_t)(pageAddr*EEPROM_PAGESIZE)
    3e7c:	90 e0       	ldi	r25, 0x00	; 0
    3e7e:	88 0f       	add	r24, r24
    3e80:	99 1f       	adc	r25, r25
    3e82:	82 95       	swap	r24
    3e84:	92 95       	swap	r25
    3e86:	90 7f       	andi	r25, 0xF0	; 240
    3e88:	98 27       	eor	r25, r24
    3e8a:	80 7f       	andi	r24, 0xF0	; 240
    3e8c:	98 27       	eor	r25, r24
    3e8e:	68 2b       	or	r22, r24
    3e90:	79 2b       	or	r23, r25
	                            |(byteAddr & (EEPROM_PAGESIZE-1));

	/* Set address to read from. */
	NVM.ADDR0 = address & 0xFF;
    3e92:	60 93 c0 01 	sts	0x01C0, r22
	NVM.ADDR1 = (address >> 8) & 0x1F;
    3e96:	87 2f       	mov	r24, r23
    3e98:	8f 71       	andi	r24, 0x1F	; 31
    3e9a:	81 83       	std	Z+1, r24	; 0x01
	NVM.ADDR2 = 0x00;
    3e9c:	12 82       	std	Z+2, r1	; 0x02

	/* Issue EEPROM Read command. */
	NVM.CMD = NVM_CMD_READ_EEPROM_gc;
    3e9e:	86 e0       	ldi	r24, 0x06	; 6
    3ea0:	82 87       	std	Z+10, r24	; 0x0a
	NVM_EXEC();
    3ea2:	ef 93       	push	r30
    3ea4:	ff 93       	push	r31
    3ea6:	0f 93       	push	r16
    3ea8:	2f 93       	push	r18
    3eaa:	eb ec       	ldi	r30, 0xCB	; 203
    3eac:	f1 e0       	ldi	r31, 0x01	; 1
    3eae:	08 ed       	ldi	r16, 0xD8	; 216
    3eb0:	21 e0       	ldi	r18, 0x01	; 1
    3eb2:	04 bf       	out	0x34, r16	; 52
    3eb4:	20 83       	st	Z, r18
    3eb6:	2f 91       	pop	r18
    3eb8:	0f 91       	pop	r16
    3eba:	ff 91       	pop	r31
    3ebc:	ef 91       	pop	r30

	return NVM.DATA0;
    3ebe:	80 91 c4 01 	lds	r24, 0x01C4
}
    3ec2:	08 95       	ret

00003ec4 <EEPROM_WaitForNVM>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3ec4:	80 91 cf 01 	lds	r24, 0x01CF
    3ec8:	87 fd       	sbrc	r24, 7
    3eca:	fc cf       	rjmp	.-8      	; 0x3ec4 <EEPROM_WaitForNVM>
}
    3ecc:	08 95       	ret

00003ece <EEPROM_FlushBuffer>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3ece:	80 91 cf 01 	lds	r24, 0x01CF
    3ed2:	87 fd       	sbrc	r24, 7
    3ed4:	fc cf       	rjmp	.-8      	; 0x3ece <EEPROM_FlushBuffer>
{
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();

	/* Flush EEPROM page buffer if necessary. */
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
    3ed6:	80 91 cf 01 	lds	r24, 0x01CF
    3eda:	81 ff       	sbrs	r24, 1
    3edc:	12 c0       	rjmp	.+36     	; 0x3f02 <EEPROM_FlushBuffer+0x34>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
    3ede:	86 e3       	ldi	r24, 0x36	; 54
    3ee0:	e0 ec       	ldi	r30, 0xC0	; 192
    3ee2:	f1 e0       	ldi	r31, 0x01	; 1
    3ee4:	82 87       	std	Z+10, r24	; 0x0a
		NVM_EXEC();
    3ee6:	ef 93       	push	r30
    3ee8:	ff 93       	push	r31
    3eea:	0f 93       	push	r16
    3eec:	2f 93       	push	r18
    3eee:	eb ec       	ldi	r30, 0xCB	; 203
    3ef0:	f1 e0       	ldi	r31, 0x01	; 1
    3ef2:	08 ed       	ldi	r16, 0xD8	; 216
    3ef4:	21 e0       	ldi	r18, 0x01	; 1
    3ef6:	04 bf       	out	0x34, r16	; 52
    3ef8:	20 83       	st	Z, r18
    3efa:	2f 91       	pop	r18
    3efc:	0f 91       	pop	r16
    3efe:	ff 91       	pop	r31
    3f00:	ef 91       	pop	r30
    3f02:	08 95       	ret

00003f04 <EEPROM_LoadByte>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3f04:	e0 ec       	ldi	r30, 0xC0	; 192
    3f06:	f1 e0       	ldi	r31, 0x01	; 1
    3f08:	90 91 cf 01 	lds	r25, 0x01CF
    3f0c:	97 fd       	sbrc	r25, 7
    3f0e:	fa cf       	rjmp	.-12     	; 0x3f04 <EEPROM_LoadByte>
 */
void EEPROM_LoadByte( uint8_t byteAddr, uint8_t value )
{
	/* Wait until NVM is not busy and prepare NVM command.*/
	EEPROM_WaitForNVM();
	NVM.CMD = NVM_CMD_LOAD_EEPROM_BUFFER_gc;
    3f10:	93 e3       	ldi	r25, 0x33	; 51
    3f12:	92 87       	std	Z+10, r25	; 0x0a

	/* Set address. */
	NVM.ADDR0 = byteAddr & 0xFF;
    3f14:	80 93 c0 01 	sts	0x01C0, r24
	NVM.ADDR1 = 0x00;
    3f18:	11 82       	std	Z+1, r1	; 0x01
	NVM.ADDR2 = 0x00;
    3f1a:	12 82       	std	Z+2, r1	; 0x02

	/* Set data, which triggers loading of EEPROM page buffer. */
	NVM.DATA0 = value;
    3f1c:	64 83       	std	Z+4, r22	; 0x04
}
    3f1e:	08 95       	ret

00003f20 <EEPROM_LoadPage>:
 *        EEPROM write page operation.
 *
 *  \param  values   Pointer to SRAM buffer containing an entire page.
 */
void EEPROM_LoadPage( const uint8_t * values )
{
    3f20:	fc 01       	movw	r30, r24
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3f22:	a0 ec       	ldi	r26, 0xC0	; 192
    3f24:	b1 e0       	ldi	r27, 0x01	; 1
    3f26:	80 91 cf 01 	lds	r24, 0x01CF
    3f2a:	87 fd       	sbrc	r24, 7
    3f2c:	fa cf       	rjmp	.-12     	; 0x3f22 <EEPROM_LoadPage+0x2>
 */
void EEPROM_LoadPage( const uint8_t * values )
{
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();
	NVM.CMD = NVM_CMD_LOAD_EEPROM_BUFFER_gc;
    3f2e:	83 e3       	ldi	r24, 0x33	; 51
    3f30:	1a 96       	adiw	r26, 0x0a	; 10
    3f32:	8c 93       	st	X, r24
    3f34:	1a 97       	sbiw	r26, 0x0a	; 10

	/*  Set address to zero, as only the lower bits matters. ADDR0 is
	 *  maintained inside the loop below.
	 */
	NVM.ADDR1 = 0x00;
    3f36:	11 96       	adiw	r26, 0x01	; 1
    3f38:	1c 92       	st	X, r1
    3f3a:	11 97       	sbiw	r26, 0x01	; 1
	NVM.ADDR2 = 0x00;
    3f3c:	12 96       	adiw	r26, 0x02	; 2
    3f3e:	1c 92       	st	X, r1
    3f40:	12 97       	sbiw	r26, 0x02	; 2

	/* Load multible bytes into page buffer. */
	for (uint8_t i = 0; i < EEPROM_PAGESIZE; ++i) {
    3f42:	80 e0       	ldi	r24, 0x00	; 0
		NVM.ADDR0 = i;
    3f44:	80 93 c0 01 	sts	0x01C0, r24
		NVM.DATA0 = *values;
    3f48:	91 91       	ld	r25, Z+
    3f4a:	14 96       	adiw	r26, 0x04	; 4
    3f4c:	9c 93       	st	X, r25
    3f4e:	14 97       	sbiw	r26, 0x04	; 4
	 */
	NVM.ADDR1 = 0x00;
	NVM.ADDR2 = 0x00;

	/* Load multible bytes into page buffer. */
	for (uint8_t i = 0; i < EEPROM_PAGESIZE; ++i) {
    3f50:	8f 5f       	subi	r24, 0xFF	; 255
    3f52:	80 32       	cpi	r24, 0x20	; 32
    3f54:	b9 f7       	brne	.-18     	; 0x3f44 <EEPROM_LoadPage+0x24>
		NVM.ADDR0 = i;
		NVM.DATA0 = *values;
		++values;
	}
}
    3f56:	08 95       	ret

00003f58 <EEPROM_AtomicWritePage>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3f58:	e0 ec       	ldi	r30, 0xC0	; 192
    3f5a:	f1 e0       	ldi	r31, 0x01	; 1
    3f5c:	90 91 cf 01 	lds	r25, 0x01CF
    3f60:	97 fd       	sbrc	r25, 7
    3f62:	fa cf       	rjmp	.-12     	; 0x3f58 <EEPROM_AtomicWritePage>
{
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();

	/* Calculate page address */
	uint16_t address = (uint16_t)(pageAddr*EEPROM_PAGESIZE);
    3f64:	90 e0       	ldi	r25, 0x00	; 0
    3f66:	88 0f       	add	r24, r24
    3f68:	99 1f       	adc	r25, r25
    3f6a:	82 95       	swap	r24
    3f6c:	92 95       	swap	r25
    3f6e:	90 7f       	andi	r25, 0xF0	; 240
    3f70:	98 27       	eor	r25, r24
    3f72:	80 7f       	andi	r24, 0xF0	; 240
    3f74:	98 27       	eor	r25, r24

	/* Set address. */
	NVM.ADDR0 = address & 0xFF;
    3f76:	80 93 c0 01 	sts	0x01C0, r24
	NVM.ADDR1 = (address >> 8) & 0x1F;
    3f7a:	89 2f       	mov	r24, r25
    3f7c:	8f 71       	andi	r24, 0x1F	; 31
    3f7e:	81 83       	std	Z+1, r24	; 0x01
	NVM.ADDR2 = 0x00;
    3f80:	12 82       	std	Z+2, r1	; 0x02

	/* Issue EEPROM Atomic Write (Erase&Write) command. */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
    3f82:	85 e3       	ldi	r24, 0x35	; 53
    3f84:	82 87       	std	Z+10, r24	; 0x0a
	NVM_EXEC();
    3f86:	ef 93       	push	r30
    3f88:	ff 93       	push	r31
    3f8a:	0f 93       	push	r16
    3f8c:	2f 93       	push	r18
    3f8e:	eb ec       	ldi	r30, 0xCB	; 203
    3f90:	f1 e0       	ldi	r31, 0x01	; 1
    3f92:	08 ed       	ldi	r16, 0xD8	; 216
    3f94:	21 e0       	ldi	r18, 0x01	; 1
    3f96:	04 bf       	out	0x34, r16	; 52
    3f98:	20 83       	st	Z, r18
    3f9a:	2f 91       	pop	r18
    3f9c:	0f 91       	pop	r16
    3f9e:	ff 91       	pop	r31
    3fa0:	ef 91       	pop	r30
}
    3fa2:	08 95       	ret

00003fa4 <EEPROM_ErasePage>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3fa4:	e0 ec       	ldi	r30, 0xC0	; 192
    3fa6:	f1 e0       	ldi	r31, 0x01	; 1
    3fa8:	90 91 cf 01 	lds	r25, 0x01CF
    3fac:	97 fd       	sbrc	r25, 7
    3fae:	fa cf       	rjmp	.-12     	; 0x3fa4 <EEPROM_ErasePage>
{
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();

	/* Calculate page address */
	uint16_t address = (uint16_t)(pageAddr*EEPROM_PAGESIZE);
    3fb0:	90 e0       	ldi	r25, 0x00	; 0
    3fb2:	88 0f       	add	r24, r24
    3fb4:	99 1f       	adc	r25, r25
    3fb6:	82 95       	swap	r24
    3fb8:	92 95       	swap	r25
    3fba:	90 7f       	andi	r25, 0xF0	; 240
    3fbc:	98 27       	eor	r25, r24
    3fbe:	80 7f       	andi	r24, 0xF0	; 240
    3fc0:	98 27       	eor	r25, r24

	/* Set address. */
	NVM.ADDR0 = address & 0xFF;
    3fc2:	80 93 c0 01 	sts	0x01C0, r24
	NVM.ADDR1 = (address >> 8) & 0x1F;
    3fc6:	89 2f       	mov	r24, r25
    3fc8:	8f 71       	andi	r24, 0x1F	; 31
    3fca:	81 83       	std	Z+1, r24	; 0x01
	NVM.ADDR2 = 0x00;
    3fcc:	12 82       	std	Z+2, r1	; 0x02

	/* Issue EEPROM Erase command. */
	NVM.CMD = NVM_CMD_ERASE_EEPROM_PAGE_gc;
    3fce:	82 e3       	ldi	r24, 0x32	; 50
    3fd0:	82 87       	std	Z+10, r24	; 0x0a
	NVM_EXEC();
    3fd2:	ef 93       	push	r30
    3fd4:	ff 93       	push	r31
    3fd6:	0f 93       	push	r16
    3fd8:	2f 93       	push	r18
    3fda:	eb ec       	ldi	r30, 0xCB	; 203
    3fdc:	f1 e0       	ldi	r31, 0x01	; 1
    3fde:	08 ed       	ldi	r16, 0xD8	; 216
    3fe0:	21 e0       	ldi	r18, 0x01	; 1
    3fe2:	04 bf       	out	0x34, r16	; 52
    3fe4:	20 83       	st	Z, r18
    3fe6:	2f 91       	pop	r18
    3fe8:	0f 91       	pop	r16
    3fea:	ff 91       	pop	r31
    3fec:	ef 91       	pop	r30
}
    3fee:	08 95       	ret

00003ff0 <EEPROM_SplitWritePage>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3ff0:	e0 ec       	ldi	r30, 0xC0	; 192
    3ff2:	f1 e0       	ldi	r31, 0x01	; 1
    3ff4:	90 91 cf 01 	lds	r25, 0x01CF
    3ff8:	97 fd       	sbrc	r25, 7
    3ffa:	fa cf       	rjmp	.-12     	; 0x3ff0 <EEPROM_SplitWritePage>
{
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();

	/* Calculate page address */
	uint16_t address = (uint16_t)(pageAddr*EEPROM_PAGESIZE);
    3ffc:	90 e0       	ldi	r25, 0x00	; 0
    3ffe:	88 0f       	add	r24, r24
    4000:	99 1f       	adc	r25, r25
    4002:	82 95       	swap	r24
    4004:	92 95       	swap	r25
    4006:	90 7f       	andi	r25, 0xF0	; 240
    4008:	98 27       	eor	r25, r24
    400a:	80 7f       	andi	r24, 0xF0	; 240
    400c:	98 27       	eor	r25, r24

	/* Set address. */
	NVM.ADDR0 = address & 0xFF;
    400e:	80 93 c0 01 	sts	0x01C0, r24
	NVM.ADDR1 = (address >> 8) & 0x1F;
    4012:	89 2f       	mov	r24, r25
    4014:	8f 71       	andi	r24, 0x1F	; 31
    4016:	81 83       	std	Z+1, r24	; 0x01
	NVM.ADDR2 = 0x00;
    4018:	12 82       	std	Z+2, r1	; 0x02

	/* Issue EEPROM Split Write command. */
	NVM.CMD = NVM_CMD_WRITE_EEPROM_PAGE_gc;
    401a:	84 e3       	ldi	r24, 0x34	; 52
    401c:	82 87       	std	Z+10, r24	; 0x0a
	NVM_EXEC();
    401e:	ef 93       	push	r30
    4020:	ff 93       	push	r31
    4022:	0f 93       	push	r16
    4024:	2f 93       	push	r18
    4026:	eb ec       	ldi	r30, 0xCB	; 203
    4028:	f1 e0       	ldi	r31, 0x01	; 1
    402a:	08 ed       	ldi	r16, 0xD8	; 216
    402c:	21 e0       	ldi	r18, 0x01	; 1
    402e:	04 bf       	out	0x34, r16	; 52
    4030:	20 83       	st	Z, r18
    4032:	2f 91       	pop	r18
    4034:	0f 91       	pop	r16
    4036:	ff 91       	pop	r31
    4038:	ef 91       	pop	r30
}
    403a:	08 95       	ret

0000403c <EEPROM_EraseAll>:
 */
void EEPROM_WaitForNVM( void )
{
	do {
		/* Block execution while waiting for the NVM to be ready. */
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    403c:	80 91 cf 01 	lds	r24, 0x01CF
    4040:	87 fd       	sbrc	r24, 7
    4042:	fc cf       	rjmp	.-8      	; 0x403c <EEPROM_EraseAll>
{
	/* Wait until NVM is not busy. */
	EEPROM_WaitForNVM();

	/* Issue EEPROM Erase All command. */
	NVM.CMD = NVM_CMD_ERASE_EEPROM_gc;
    4044:	80 e3       	ldi	r24, 0x30	; 48
    4046:	e0 ec       	ldi	r30, 0xC0	; 192
    4048:	f1 e0       	ldi	r31, 0x01	; 1
    404a:	82 87       	std	Z+10, r24	; 0x0a
	NVM_EXEC();
    404c:	ef 93       	push	r30
    404e:	ff 93       	push	r31
    4050:	0f 93       	push	r16
    4052:	2f 93       	push	r18
    4054:	eb ec       	ldi	r30, 0xCB	; 203
    4056:	f1 e0       	ldi	r31, 0x01	; 1
    4058:	08 ed       	ldi	r16, 0xD8	; 216
    405a:	21 e0       	ldi	r18, 0x01	; 1
    405c:	04 bf       	out	0x34, r16	; 52
    405e:	20 83       	st	Z, r18
    4060:	2f 91       	pop	r18
    4062:	0f 91       	pop	r16
    4064:	ff 91       	pop	r31
    4066:	ef 91       	pop	r30
}
    4068:	08 95       	ret

0000406a <PORT_ConfigureInterrupt0>:
 *  \param pinMask    A mask that selects the pins to associate with port interrupt 0.
 */
void PORT_ConfigureInterrupt0( PORT_t * port,
                               PORT_INT0LVL_t intLevel,
                               uint8_t pinMask )
{
    406a:	fc 01       	movw	r30, r24
	port->INTCTRL = ( port->INTCTRL & ~PORT_INT0LVL_gm ) | intLevel;
    406c:	81 85       	ldd	r24, Z+9	; 0x09
    406e:	8c 7f       	andi	r24, 0xFC	; 252
    4070:	68 2b       	or	r22, r24
    4072:	61 87       	std	Z+9, r22	; 0x09
	port->INT0MASK = pinMask;
    4074:	42 87       	std	Z+10, r20	; 0x0a
}
    4076:	08 95       	ret

00004078 <PORT_ConfigureInterrupt1>:
 *  \param pinMask    A mask that selects the pins to associate with port interrupt 1.
 */
void PORT_ConfigureInterrupt1( PORT_t * port,
                               PORT_INT1LVL_t intLevel,
                               uint8_t pinMask )
{
    4078:	fc 01       	movw	r30, r24
	port->INTCTRL = ( port->INTCTRL & ~PORT_INT1LVL_gm ) | intLevel;
    407a:	81 85       	ldd	r24, Z+9	; 0x09
    407c:	83 7f       	andi	r24, 0xF3	; 243
    407e:	68 2b       	or	r22, r24
    4080:	61 87       	std	Z+9, r22	; 0x09
	port->INT1MASK = pinMask;
    4082:	43 87       	std	Z+11, r20	; 0x0b
}
    4084:	08 95       	ret

00004086 <PORT_ConfigurePins>:
                         uint8_t pinMask,
                         uint8_t slewRateEnable,
                         uint8_t invertEnable,
                         PORT_OPC_t opc,
                         PORT_ISC_t isc)
{
    4086:	ef 92       	push	r14
    4088:	0f 93       	push	r16
	/* Build pin control register value. */
	uint8_t temp = (uint8_t) opc |
    408a:	e0 2a       	or	r14, r16
    408c:	44 23       	and	r20, r20
    408e:	81 f0       	breq	.+32     	; 0x40b0 <PORT_ConfigurePins+0x2a>
    4090:	30 e8       	ldi	r19, 0x80	; 128
    4092:	e3 2a       	or	r14, r19
    4094:	22 23       	and	r18, r18
    4096:	81 f4       	brne	.+32     	; 0x40b8 <PORT_ConfigurePins+0x32>
    4098:	20 e0       	ldi	r18, 0x00	; 0
    409a:	e2 2a       	or	r14, r18
	               (invertEnable ? PORT_INVEN_bm : 0);

	/* Configure the pins in one atomic operation. */

	/* Save status register. */
	uint8_t sreg = SREG;
    409c:	2f b7       	in	r18, 0x3f	; 63

	cli();
    409e:	f8 94       	cli
	PORTCFG.MPCMASK = pinMask;
    40a0:	60 93 b0 00 	sts	0x00B0, r22
	port->PIN0CTRL = temp;
    40a4:	fc 01       	movw	r30, r24
    40a6:	e0 8a       	std	Z+16, r14	; 0x10

	/* Restore status register. */
	SREG = sreg;
    40a8:	2f bf       	out	0x3f, r18	; 63
}
    40aa:	0f 91       	pop	r16
    40ac:	ef 90       	pop	r14
    40ae:	08 95       	ret
                         uint8_t invertEnable,
                         PORT_OPC_t opc,
                         PORT_ISC_t isc)
{
	/* Build pin control register value. */
	uint8_t temp = (uint8_t) opc |
    40b0:	30 e0       	ldi	r19, 0x00	; 0
    40b2:	e3 2a       	or	r14, r19
    40b4:	22 23       	and	r18, r18
    40b6:	81 f3       	breq	.-32     	; 0x4098 <PORT_ConfigurePins+0x12>
    40b8:	20 e4       	ldi	r18, 0x40	; 64
    40ba:	ef cf       	rjmp	.-34     	; 0x409a <PORT_ConfigurePins+0x14>

000040bc <PORT_MapVirtualPort0>:
 *
 *  \param realPort Selects the real port to map to virtual port 0.
 */
void PORT_MapVirtualPort0(PORTCFG_VP0MAP_t realPort)
{
	PORTCFG.VPCTRLA = ( PORTCFG.VPCTRLA & ~PORTCFG_VP0MAP_gm ) | realPort;
    40bc:	e0 eb       	ldi	r30, 0xB0	; 176
    40be:	f0 e0       	ldi	r31, 0x00	; 0
    40c0:	92 81       	ldd	r25, Z+2	; 0x02
    40c2:	90 7f       	andi	r25, 0xF0	; 240
    40c4:	98 2b       	or	r25, r24
    40c6:	92 83       	std	Z+2, r25	; 0x02
}
    40c8:	08 95       	ret

000040ca <PORT_MapVirtualPort1>:
 *
 *  \param realPort Selects the real port to map to virtual port 1.
 */
void PORT_MapVirtualPort1(PORTCFG_VP1MAP_t realPort)
{
	PORTCFG.VPCTRLA = ( PORTCFG.VPCTRLA & ~PORTCFG_VP1MAP_gm ) | realPort;
    40ca:	e0 eb       	ldi	r30, 0xB0	; 176
    40cc:	f0 e0       	ldi	r31, 0x00	; 0
    40ce:	92 81       	ldd	r25, Z+2	; 0x02
    40d0:	9f 70       	andi	r25, 0x0F	; 15
    40d2:	98 2b       	or	r25, r24
    40d4:	92 83       	std	Z+2, r25	; 0x02
}
    40d6:	08 95       	ret

000040d8 <PORT_MapVirtualPort2>:
 *
 *  \param realPort Selects the real port to map to virtual port 2.
 */
void PORT_MapVirtualPort2(PORTCFG_VP2MAP_t realPort)
{
	PORTCFG.VPCTRLB = ( PORTCFG.VPCTRLB & ~PORTCFG_VP2MAP_gm ) | realPort;
    40d8:	e0 eb       	ldi	r30, 0xB0	; 176
    40da:	f0 e0       	ldi	r31, 0x00	; 0
    40dc:	93 81       	ldd	r25, Z+3	; 0x03
    40de:	90 7f       	andi	r25, 0xF0	; 240
    40e0:	98 2b       	or	r25, r24
    40e2:	93 83       	std	Z+3, r25	; 0x03
}
    40e4:	08 95       	ret

000040e6 <PORT_MapVirtualPort3>:
 *
 *  \param realPort Selects the real port to map to virtual port 3.
 */
void PORT_MapVirtualPort3(PORTCFG_VP3MAP_t realPort)
{
	PORTCFG.VPCTRLB = ( PORTCFG.VPCTRLB & ~PORTCFG_VP3MAP_gm ) | realPort;
    40e6:	e0 eb       	ldi	r30, 0xB0	; 176
    40e8:	f0 e0       	ldi	r31, 0x00	; 0
    40ea:	93 81       	ldd	r25, Z+3	; 0x03
    40ec:	9f 70       	andi	r25, 0x0F	; 15
    40ee:	98 2b       	or	r25, r24
    40f0:	93 83       	std	Z+3, r25	; 0x03
}
    40f2:	08 95       	ret

000040f4 <SPI_MasterInit>:
                    SPI_MODE_t mode,
                    SPI_INTLVL_t intLevel,
                    bool clk2x,
                    SPI_PRESCALER_t clockDivision,
					bool enable)
{
    40f4:	8f 92       	push	r8
    40f6:	af 92       	push	r10
    40f8:	cf 92       	push	r12
    40fa:	ef 92       	push	r14
    40fc:	0f 93       	push	r16
    40fe:	df 93       	push	r29
    4100:	cf 93       	push	r28
    4102:	cd b7       	in	r28, 0x3d	; 61
    4104:	de b7       	in	r29, 0x3e	; 62
    4106:	fc 01       	movw	r30, r24
	spi->module         = module;
    4108:	60 83       	st	Z, r22
    410a:	71 83       	std	Z+1, r23	; 0x01
	spi->port           = port;
    410c:	42 83       	std	Z+2, r20	; 0x02
    410e:	53 83       	std	Z+3, r21	; 0x03
	spi->interrupted    = false;
    4110:	14 82       	std	Z+4, r1	; 0x04

	spi->module->CTRL   = clockDivision |                  /* SPI prescaler. */
    4112:	cc 20       	and	r12, r12
    4114:	39 f1       	breq	.+78     	; 0x4164 <SPI_MasterInit+0x70>
    4116:	30 e8       	ldi	r19, 0x80	; 128
    4118:	88 20       	and	r8, r8
    411a:	39 f1       	breq	.+78     	; 0x416a <SPI_MasterInit+0x76>
    411c:	90 e4       	ldi	r25, 0x40	; 64
    411e:	22 23       	and	r18, r18
    4120:	39 f5       	brne	.+78     	; 0x4170 <SPI_MasterInit+0x7c>
    4122:	80 e0       	ldi	r24, 0x00	; 0
    4124:	00 61       	ori	r16, 0x10	; 16
    4126:	0a 29       	or	r16, r10
    4128:	03 2b       	or	r16, r19
    412a:	09 2b       	or	r16, r25
    412c:	08 2b       	or	r16, r24
    412e:	db 01       	movw	r26, r22
    4130:	0c 93       	st	X, r16
	                      (lsbFirst ? SPI_DORD_bm  : 0) |  /* Data order. */
	                      SPI_MASTER_bm |                  /* SPI master. */
	                      mode;                            /* SPI mode. */

	/* Interrupt level. */
	spi->module->INTCTRL = intLevel;
    4132:	a0 81       	ld	r26, Z
    4134:	b1 81       	ldd	r27, Z+1	; 0x01
    4136:	11 96       	adiw	r26, 0x01	; 1
    4138:	ec 92       	st	X, r14
	spi->module->STATUS = SPI_IF_bm;
    413a:	a0 81       	ld	r26, Z
    413c:	b1 81       	ldd	r27, Z+1	; 0x01
    413e:	80 e8       	ldi	r24, 0x80	; 128
    4140:	12 96       	adiw	r26, 0x02	; 2
    4142:	8c 93       	st	X, r24
    4144:	12 97       	sbiw	r26, 0x02	; 2

	/* No assigned data packet. */
	spi->dataPacket = NULL;
    4146:	15 82       	std	Z+5, r1	; 0x05
    4148:	16 82       	std	Z+6, r1	; 0x06

 	/* MOSI and SCK as output. */
	spi->port->DIRSET  = SPI_MOSI_bm | SPI_SCK_bm;
    414a:	02 80       	ldd	r0, Z+2	; 0x02
    414c:	f3 81       	ldd	r31, Z+3	; 0x03
    414e:	e0 2d       	mov	r30, r0
    4150:	80 ea       	ldi	r24, 0xA0	; 160
    4152:	81 83       	std	Z+1, r24	; 0x01
}
    4154:	cf 91       	pop	r28
    4156:	df 91       	pop	r29
    4158:	0f 91       	pop	r16
    415a:	ef 90       	pop	r14
    415c:	cf 90       	pop	r12
    415e:	af 90       	pop	r10
    4160:	8f 90       	pop	r8
    4162:	08 95       	ret
{
	spi->module         = module;
	spi->port           = port;
	spi->interrupted    = false;

	spi->module->CTRL   = clockDivision |                  /* SPI prescaler. */
    4164:	30 e0       	ldi	r19, 0x00	; 0
    4166:	88 20       	and	r8, r8
    4168:	c9 f6       	brne	.-78     	; 0x411c <SPI_MasterInit+0x28>
    416a:	90 e0       	ldi	r25, 0x00	; 0
    416c:	22 23       	and	r18, r18
    416e:	c9 f2       	breq	.-78     	; 0x4122 <SPI_MasterInit+0x2e>
    4170:	80 e2       	ldi	r24, 0x20	; 32
    4172:	d8 cf       	rjmp	.-80     	; 0x4124 <SPI_MasterInit+0x30>

00004174 <SPI_MasterEnable>:
	spi->port->DIRSET  = SPI_MOSI_bm | SPI_SCK_bm;
}

void SPI_MasterEnable(SPI_Master_t *spi, uint8_t bEnable)
{
	if (bEnable)
    4174:	66 23       	and	r22, r22
    4176:	41 f4       	brne	.+16     	; 0x4188 <SPI_MasterEnable+0x14>
		spi->module->CTRL |= SPI_ENABLE_bm;
	else
		spi->module->CTRL &= ~(SPI_ENABLE_bm);
    4178:	dc 01       	movw	r26, r24
    417a:	ed 91       	ld	r30, X+
    417c:	fc 91       	ld	r31, X
    417e:	11 97       	sbiw	r26, 0x01	; 1
    4180:	80 81       	ld	r24, Z
    4182:	8f 7b       	andi	r24, 0xBF	; 191
    4184:	80 83       	st	Z, r24
    4186:	08 95       	ret
}

void SPI_MasterEnable(SPI_Master_t *spi, uint8_t bEnable)
{
	if (bEnable)
		spi->module->CTRL |= SPI_ENABLE_bm;
    4188:	dc 01       	movw	r26, r24
    418a:	ed 91       	ld	r30, X+
    418c:	fc 91       	ld	r31, X
    418e:	11 97       	sbiw	r26, 0x01	; 1
    4190:	80 81       	ld	r24, Z
    4192:	80 64       	ori	r24, 0x40	; 64
    4194:	80 83       	st	Z, r24
    4196:	08 95       	ret

00004198 <SPI_SlaveInit>:
                   SPI_t *module,
                   PORT_t *port,
                   bool lsbFirst,
                   SPI_MODE_t mode,
                   SPI_INTLVL_t intLevel)
{
    4198:	ef 92       	push	r14
    419a:	0f 93       	push	r16
    419c:	fc 01       	movw	r30, r24
	/* SPI module. */
	spi->module       = module;
    419e:	60 83       	st	Z, r22
    41a0:	71 83       	std	Z+1, r23	; 0x01
	spi->port         = port;
    41a2:	42 83       	std	Z+2, r20	; 0x02
    41a4:	53 83       	std	Z+3, r21	; 0x03

	spi->module->CTRL = SPI_ENABLE_bm |                /* Enable SPI module. */
    41a6:	22 23       	and	r18, r18
    41a8:	89 f4       	brne	.+34     	; 0x41cc <SPI_SlaveInit+0x34>
    41aa:	80 e4       	ldi	r24, 0x40	; 64
    41ac:	08 2b       	or	r16, r24
    41ae:	db 01       	movw	r26, r22
    41b0:	0c 93       	st	X, r16
	                    (lsbFirst ? SPI_DORD_bm : 0) | /* Data order. */
	                    mode;                          /* SPI mode. */

	/* Interrupt level. */
	spi->module->INTCTRL = intLevel;
    41b2:	a0 81       	ld	r26, Z
    41b4:	b1 81       	ldd	r27, Z+1	; 0x01
    41b6:	11 96       	adiw	r26, 0x01	; 1
    41b8:	ec 92       	st	X, r14
    41ba:	11 97       	sbiw	r26, 0x01	; 1

	/* MISO as output. */
	spi->port->DIRSET = SPI_MISO_bm;
    41bc:	02 80       	ldd	r0, Z+2	; 0x02
    41be:	f3 81       	ldd	r31, Z+3	; 0x03
    41c0:	e0 2d       	mov	r30, r0
    41c2:	80 e4       	ldi	r24, 0x40	; 64
    41c4:	81 83       	std	Z+1, r24	; 0x01
}
    41c6:	0f 91       	pop	r16
    41c8:	ef 90       	pop	r14
    41ca:	08 95       	ret
{
	/* SPI module. */
	spi->module       = module;
	spi->port         = port;

	spi->module->CTRL = SPI_ENABLE_bm |                /* Enable SPI module. */
    41cc:	80 e6       	ldi	r24, 0x60	; 96
    41ce:	ee cf       	rjmp	.-36     	; 0x41ac <SPI_SlaveInit+0x14>

000041d0 <SPI_MasterCreateDataPacket>:
                                const uint8_t *transmitData,
                                uint8_t *receiveData,
                                uint8_t bytesToTransceive,
                                PORT_t *ssPort,
                                uint8_t ssPinMask)
{
    41d0:	ef 92       	push	r14
    41d2:	0f 93       	push	r16
    41d4:	1f 93       	push	r17
    41d6:	fc 01       	movw	r30, r24
	dataPacket->ssPort            = ssPort;
    41d8:	00 83       	st	Z, r16
    41da:	11 83       	std	Z+1, r17	; 0x01
	dataPacket->ssPinMask         = ssPinMask;
    41dc:	e2 82       	std	Z+2, r14	; 0x02
	dataPacket->transmitData      = transmitData;
    41de:	63 83       	std	Z+3, r22	; 0x03
    41e0:	74 83       	std	Z+4, r23	; 0x04
	dataPacket->receiveData       = receiveData;
    41e2:	45 83       	std	Z+5, r20	; 0x05
    41e4:	56 83       	std	Z+6, r21	; 0x06
	dataPacket->bytesToTransceive  = bytesToTransceive;
    41e6:	27 83       	std	Z+7, r18	; 0x07
	dataPacket->bytesTransceived   = 0;
    41e8:	10 86       	std	Z+8, r1	; 0x08
	dataPacket->complete          = false;
    41ea:	11 86       	std	Z+9, r1	; 0x09
}
    41ec:	1f 91       	pop	r17
    41ee:	0f 91       	pop	r16
    41f0:	ef 90       	pop	r14
    41f2:	08 95       	ret

000041f4 <SPI_MasterInterruptHandler>:
 *  a pointer to the related SPI_Master_t struct as argument.
 *
 *  \param spi        Pointer to the modules own SPI_Master_t struct.
 */
void SPI_MasterInterruptHandler(SPI_Master_t *spi)
{
    41f4:	cf 93       	push	r28
    41f6:	df 93       	push	r29
    41f8:	fc 01       	movw	r30, r24
	uint8_t data;
	uint8_t bytesTransceived = spi->dataPacket->bytesTransceived;
    41fa:	a5 81       	ldd	r26, Z+5	; 0x05
    41fc:	b6 81       	ldd	r27, Z+6	; 0x06
    41fe:	18 96       	adiw	r26, 0x08	; 8
    4200:	8c 91       	ld	r24, X
    4202:	18 97       	sbiw	r26, 0x08	; 8

	/* If SS pin interrupt (SS used and pulled low).
	*  No data received at this point. */
	if ( !(spi->module->CTRL & SPI_MASTER_bm) ) {
    4204:	c0 81       	ld	r28, Z
    4206:	d1 81       	ldd	r29, Z+1	; 0x01
    4208:	98 81       	ld	r25, Y
    420a:	94 ff       	sbrs	r25, 4
    420c:	37 c0       	rjmp	.+110    	; 0x427c <SPI_MasterInterruptHandler+0x88>
	}

	else {  /* Data interrupt. */

		/* Store received data. */
		data = spi->module->DATA;
    420e:	9b 81       	ldd	r25, Y+3	; 0x03
		spi->dataPacket->receiveData[bytesTransceived] = data;
    4210:	15 96       	adiw	r26, 0x05	; 5
    4212:	0d 90       	ld	r0, X+
    4214:	bc 91       	ld	r27, X
    4216:	a0 2d       	mov	r26, r0
    4218:	a8 0f       	add	r26, r24
    421a:	b1 1d       	adc	r27, r1
    421c:	9c 93       	st	X, r25

		/* Next byte. */
		bytesTransceived++;
    421e:	8f 5f       	subi	r24, 0xFF	; 255

		/* If more data. */
		if (bytesTransceived < spi->dataPacket->bytesToTransceive) {
    4220:	a5 81       	ldd	r26, Z+5	; 0x05
    4222:	b6 81       	ldd	r27, Z+6	; 0x06
    4224:	17 96       	adiw	r26, 0x07	; 7
    4226:	9c 91       	ld	r25, X
    4228:	17 97       	sbiw	r26, 0x07	; 7
    422a:	89 17       	cp	r24, r25
    422c:	a0 f0       	brcs	.+40     	; 0x4256 <SPI_MasterInterruptHandler+0x62>

		/* Transmission complete. */
		else {

			/* Release SS to slave(s). */
			uint8_t ssPinMask = spi->dataPacket->ssPinMask;
    422e:	12 96       	adiw	r26, 0x02	; 2
    4230:	9c 91       	ld	r25, X
    4232:	12 97       	sbiw	r26, 0x02	; 2
			SPI_MasterSSHigh(spi->dataPacket->ssPort, ssPinMask);
    4234:	0d 90       	ld	r0, X+
    4236:	bc 91       	ld	r27, X
    4238:	a0 2d       	mov	r26, r0
    423a:	15 96       	adiw	r26, 0x05	; 5
    423c:	9c 93       	st	X, r25

			spi->dataPacket->complete = true;
    423e:	a5 81       	ldd	r26, Z+5	; 0x05
    4240:	b6 81       	ldd	r27, Z+6	; 0x06
    4242:	91 e0       	ldi	r25, 0x01	; 1
    4244:	19 96       	adiw	r26, 0x09	; 9
    4246:	9c 93       	st	X, r25
    4248:	19 97       	sbiw	r26, 0x09	; 9
		}
	}
	/* Write back bytesTransceived to data packet. */
	spi->dataPacket->bytesTransceived = bytesTransceived;
    424a:	18 96       	adiw	r26, 0x08	; 8
    424c:	8c 93       	st	X, r24
    424e:	18 97       	sbiw	r26, 0x08	; 8
}
    4250:	df 91       	pop	r29
    4252:	cf 91       	pop	r28
    4254:	08 95       	ret
		bytesTransceived++;

		/* If more data. */
		if (bytesTransceived < spi->dataPacket->bytesToTransceive) {
			/* Put data byte in transmit data register. */
			data = spi->dataPacket->transmitData[bytesTransceived];
    4256:	13 96       	adiw	r26, 0x03	; 3
    4258:	0d 90       	ld	r0, X+
    425a:	bc 91       	ld	r27, X
    425c:	a0 2d       	mov	r26, r0
    425e:	a8 0f       	add	r26, r24
    4260:	b1 1d       	adc	r27, r1
    4262:	9c 91       	ld	r25, X
			spi->module->DATA = data;
    4264:	a0 81       	ld	r26, Z
    4266:	b1 81       	ldd	r27, Z+1	; 0x01
    4268:	13 96       	adiw	r26, 0x03	; 3
    426a:	9c 93       	st	X, r25
    426c:	a5 81       	ldd	r26, Z+5	; 0x05
    426e:	b6 81       	ldd	r27, Z+6	; 0x06

			spi->dataPacket->complete = true;
		}
	}
	/* Write back bytesTransceived to data packet. */
	spi->dataPacket->bytesTransceived = bytesTransceived;
    4270:	18 96       	adiw	r26, 0x08	; 8
    4272:	8c 93       	st	X, r24
    4274:	18 97       	sbiw	r26, 0x08	; 8
}
    4276:	df 91       	pop	r29
    4278:	cf 91       	pop	r28
    427a:	08 95       	ret
	uint8_t bytesTransceived = spi->dataPacket->bytesTransceived;

	/* If SS pin interrupt (SS used and pulled low).
	*  No data received at this point. */
	if ( !(spi->module->CTRL & SPI_MASTER_bm) ) {
		spi->interrupted = true;
    427c:	91 e0       	ldi	r25, 0x01	; 1
    427e:	94 83       	std	Z+4, r25	; 0x04

			spi->dataPacket->complete = true;
		}
	}
	/* Write back bytesTransceived to data packet. */
	spi->dataPacket->bytesTransceived = bytesTransceived;
    4280:	18 96       	adiw	r26, 0x08	; 8
    4282:	8c 93       	st	X, r24
    4284:	18 97       	sbiw	r26, 0x08	; 8
}
    4286:	df 91       	pop	r29
    4288:	cf 91       	pop	r28
    428a:	08 95       	ret

0000428c <SPI_MasterInterruptTransceivePacket>:
 *  \retval SPI_BUSY          The SPI module is busy.
 *  \retval SPI_INTERRUPTED   The transmission was interrupted by another master.
 */
uint8_t SPI_MasterInterruptTransceivePacket(SPI_Master_t *spi,
                                            SPI_DataPacket_t *dataPacket)
{
    428c:	cf 93       	push	r28
    428e:	df 93       	push	r29
    4290:	fc 01       	movw	r30, r24
    4292:	db 01       	movw	r26, r22
	uint8_t data;
	bool interrupted = spi->interrupted;
    4294:	94 81       	ldd	r25, Z+4	; 0x04

	/* If no packets sent so far. */
	if (spi->dataPacket == NULL) {
    4296:	c5 81       	ldd	r28, Z+5	; 0x05
    4298:	d6 81       	ldd	r29, Z+6	; 0x06
    429a:	20 97       	sbiw	r28, 0x00	; 0
    429c:	29 f0       	breq	.+10     	; 0x42a8 <SPI_MasterInterruptTransceivePacket+0x1c>
		spi->dataPacket = dataPacket;
	}

	/* If ongoing transmission. */
	else if (spi->dataPacket->complete == false) {
    429e:	89 85       	ldd	r24, Y+9	; 0x09
    42a0:	88 23       	and	r24, r24
    42a2:	61 f1       	breq	.+88     	; 0x42fc <SPI_MasterInterruptTransceivePacket+0x70>
		return (SPI_BUSY);
	}

	/* If interrupted by other master. */
	else if (interrupted) {
    42a4:	99 23       	and	r25, r25
    42a6:	09 f5       	brne	.+66     	; 0x42ea <SPI_MasterInterruptTransceivePacket+0x5e>
		}
	}

	/* NOT interrupted by other master.
	* Start transmission. */
	spi->dataPacket = dataPacket;
    42a8:	a5 83       	std	Z+5, r26	; 0x05
    42aa:	b6 83       	std	Z+6, r27	; 0x06
	spi->dataPacket->complete = false;
    42ac:	19 96       	adiw	r26, 0x09	; 9
    42ae:	1c 92       	st	X, r1
    42b0:	19 97       	sbiw	r26, 0x09	; 9
	spi->interrupted = false;
    42b2:	14 82       	std	Z+4, r1	; 0x04

	/* SS to slave(s) low.*/
	uint8_t ssPinMask = spi->dataPacket->ssPinMask;
    42b4:	12 96       	adiw	r26, 0x02	; 2
    42b6:	8c 91       	ld	r24, X
    42b8:	12 97       	sbiw	r26, 0x02	; 2
	SPI_MasterSSLow(spi->dataPacket->ssPort, ssPinMask);
    42ba:	0d 90       	ld	r0, X+
    42bc:	bc 91       	ld	r27, X
    42be:	a0 2d       	mov	r26, r0
    42c0:	16 96       	adiw	r26, 0x06	; 6
    42c2:	8c 93       	st	X, r24

	spi->dataPacket->bytesTransceived = 0;
    42c4:	a5 81       	ldd	r26, Z+5	; 0x05
    42c6:	b6 81       	ldd	r27, Z+6	; 0x06
    42c8:	18 96       	adiw	r26, 0x08	; 8
    42ca:	1c 92       	st	X, r1

	/* Start sending data. */
	data = spi->dataPacket->transmitData[0];
    42cc:	a5 81       	ldd	r26, Z+5	; 0x05
    42ce:	b6 81       	ldd	r27, Z+6	; 0x06
    42d0:	13 96       	adiw	r26, 0x03	; 3
    42d2:	0d 90       	ld	r0, X+
    42d4:	bc 91       	ld	r27, X
    42d6:	a0 2d       	mov	r26, r0
    42d8:	8c 91       	ld	r24, X
	spi->module->DATA = data;
    42da:	01 90       	ld	r0, Z+
    42dc:	f0 81       	ld	r31, Z
    42de:	e0 2d       	mov	r30, r0
    42e0:	83 83       	std	Z+3, r24	; 0x03

	/* Successs */
	return (SPI_OK);
    42e2:	80 e0       	ldi	r24, 0x00	; 0
}
    42e4:	df 91       	pop	r29
    42e6:	cf 91       	pop	r28
    42e8:	08 95       	ret
	}

	/* If interrupted by other master. */
	else if (interrupted) {
		/* If SS released. */
		if (spi->port->OUT & SPI_SS_bm) {
    42ea:	c2 81       	ldd	r28, Z+2	; 0x02
    42ec:	d3 81       	ldd	r29, Z+3	; 0x03
    42ee:	8c 81       	ldd	r24, Y+4	; 0x04
    42f0:	84 fd       	sbrc	r24, 4
    42f2:	da cf       	rjmp	.-76     	; 0x42a8 <SPI_MasterInterruptTransceivePacket+0x1c>
			/* No longer interrupted. */
			interrupted = false;
		}
		else {
			return (SPI_INTERRUPTED);
    42f4:	81 e0       	ldi	r24, 0x01	; 1
	data = spi->dataPacket->transmitData[0];
	spi->module->DATA = data;

	/* Successs */
	return (SPI_OK);
}
    42f6:	df 91       	pop	r29
    42f8:	cf 91       	pop	r28
    42fa:	08 95       	ret
		spi->dataPacket = dataPacket;
	}

	/* If ongoing transmission. */
	else if (spi->dataPacket->complete == false) {
		return (SPI_BUSY);
    42fc:	82 e0       	ldi	r24, 0x02	; 2
	data = spi->dataPacket->transmitData[0];
	spi->module->DATA = data;

	/* Successs */
	return (SPI_OK);
}
    42fe:	df 91       	pop	r29
    4300:	cf 91       	pop	r28
    4302:	08 95       	ret

00004304 <SPI_MasterTransceiveByte>:
 *  \param TXdata     Data to transmit to slave.
 *
 *  \return           Data received from slave.
 */
uint8_t SPI_MasterTransceiveByte(SPI_Master_t *spi, uint8_t TXdata)
{
    4304:	fc 01       	movw	r30, r24
	/* Send pattern. */
	spi->module->DATA = TXdata;
    4306:	a0 81       	ld	r26, Z
    4308:	b1 81       	ldd	r27, Z+1	; 0x01
    430a:	13 96       	adiw	r26, 0x03	; 3
    430c:	6c 93       	st	X, r22
    430e:	13 97       	sbiw	r26, 0x03	; 3
    4310:	01 90       	ld	r0, Z+
    4312:	f0 81       	ld	r31, Z
    4314:	e0 2d       	mov	r30, r0

	/* Wait for transmission complete. */
	while(!(spi->module->STATUS & SPI_IF_bm)) {
    4316:	82 81       	ldd	r24, Z+2	; 0x02
    4318:	87 ff       	sbrs	r24, 7
    431a:	fd cf       	rjmp	.-6      	; 0x4316 <SPI_MasterTransceiveByte+0x12>

	}
	/* Read received data. */
	uint8_t result = spi->module->DATA;
    431c:	83 81       	ldd	r24, Z+3	; 0x03

	return(result);
}
    431e:	08 95       	ret

00004320 <SPI_MasterTransceivePacket>:
 *  \retval true	   Success
 *  \retval false	   Failure
 */
bool SPI_MasterTransceivePacket(SPI_Master_t *spi,
                                SPI_DataPacket_t *dataPacket)
{
    4320:	cf 93       	push	r28
    4322:	df 93       	push	r29
    4324:	fc 01       	movw	r30, r24
    4326:	eb 01       	movw	r28, r22
	/* Check if data packet has been created. */
	if(dataPacket == NULL) {
    4328:	20 97       	sbiw	r28, 0x00	; 0
    432a:	09 f4       	brne	.+2      	; 0x432e <SPI_MasterTransceivePacket+0xe>
    432c:	4c c0       	rjmp	.+152    	; 0x43c6 <SPI_MasterTransceivePacket+0xa6>
		return false;
	}

	/* Assign datapacket to SPI module. */
	spi->dataPacket = dataPacket;
    432e:	65 83       	std	Z+5, r22	; 0x05
    4330:	76 83       	std	Z+6, r23	; 0x06

	uint8_t ssPinMask = spi->dataPacket->ssPinMask;
    4332:	3a 81       	ldd	r19, Y+2	; 0x02

	/* If SS signal to slave(s). */
	if (spi->dataPacket->ssPort != NULL) {
    4334:	a8 81       	ld	r26, Y
    4336:	b9 81       	ldd	r27, Y+1	; 0x01
    4338:	10 97       	sbiw	r26, 0x00	; 0
    433a:	09 f4       	brne	.+2      	; 0x433e <SPI_MasterTransceivePacket+0x1e>
    433c:	42 c0       	rjmp	.+132    	; 0x43c2 <SPI_MasterTransceivePacket+0xa2>
		/* SS to slave(s) low. */
		SPI_MasterSSLow(spi->dataPacket->ssPort, ssPinMask);
    433e:	16 96       	adiw	r26, 0x06	; 6
    4340:	3c 93       	st	X, r19
    4342:	a5 81       	ldd	r26, Z+5	; 0x05
    4344:	b6 81       	ldd	r27, Z+6	; 0x06
	}

	/* Transceive bytes. */
	uint8_t bytesTransceived = 0;
	uint8_t bytesToTransceive = dataPacket->bytesToTransceive;
    4346:	4f 81       	ldd	r20, Y+7	; 0x07
	while (bytesTransceived < bytesToTransceive) {
    4348:	44 23       	and	r20, r20
    434a:	29 f1       	breq	.+74     	; 0x4396 <SPI_MasterTransceivePacket+0x76>
    434c:	80 e0       	ldi	r24, 0x00	; 0
    434e:	90 e0       	ldi	r25, 0x00	; 0

		/* Send pattern. */
		uint8_t data = spi->dataPacket->transmitData[bytesTransceived];
    4350:	13 96       	adiw	r26, 0x03	; 3
    4352:	0d 90       	ld	r0, X+
    4354:	bc 91       	ld	r27, X
    4356:	a0 2d       	mov	r26, r0
    4358:	a8 0f       	add	r26, r24
    435a:	b9 1f       	adc	r27, r25
    435c:	2c 91       	ld	r18, X
		spi->module->DATA = data;
    435e:	a0 81       	ld	r26, Z
    4360:	b1 81       	ldd	r27, Z+1	; 0x01
    4362:	13 96       	adiw	r26, 0x03	; 3
    4364:	2c 93       	st	X, r18
    4366:	a0 81       	ld	r26, Z
    4368:	b1 81       	ldd	r27, Z+1	; 0x01

		/* Wait for transmission complete. */
		while(!(spi->module->STATUS & SPI_IF_bm)) {
    436a:	12 96       	adiw	r26, 0x02	; 2
    436c:	2c 91       	ld	r18, X
    436e:	12 97       	sbiw	r26, 0x02	; 2
    4370:	27 ff       	sbrs	r18, 7
    4372:	fb cf       	rjmp	.-10     	; 0x436a <SPI_MasterTransceivePacket+0x4a>

		}
		/* Read received data. */
		data = spi->module->DATA;
    4374:	13 96       	adiw	r26, 0x03	; 3
    4376:	2c 91       	ld	r18, X
		spi->dataPacket->receiveData[bytesTransceived] = data;
    4378:	a5 81       	ldd	r26, Z+5	; 0x05
    437a:	b6 81       	ldd	r27, Z+6	; 0x06
    437c:	15 96       	adiw	r26, 0x05	; 5
    437e:	0d 90       	ld	r0, X+
    4380:	bc 91       	ld	r27, X
    4382:	a0 2d       	mov	r26, r0
    4384:	a8 0f       	add	r26, r24
    4386:	b9 1f       	adc	r27, r25
    4388:	2c 93       	st	X, r18
    438a:	01 96       	adiw	r24, 0x01	; 1
	}

	/* Transceive bytes. */
	uint8_t bytesTransceived = 0;
	uint8_t bytesToTransceive = dataPacket->bytesToTransceive;
	while (bytesTransceived < bytesToTransceive) {
    438c:	84 17       	cp	r24, r20
    438e:	20 f4       	brcc	.+8      	; 0x4398 <SPI_MasterTransceivePacket+0x78>
    4390:	a5 81       	ldd	r26, Z+5	; 0x05
    4392:	b6 81       	ldd	r27, Z+6	; 0x06
    4394:	dd cf       	rjmp	.-70     	; 0x4350 <SPI_MasterTransceivePacket+0x30>
		/* SS to slave(s) low. */
		SPI_MasterSSLow(spi->dataPacket->ssPort, ssPinMask);
	}

	/* Transceive bytes. */
	uint8_t bytesTransceived = 0;
    4396:	40 e0       	ldi	r20, 0x00	; 0

		bytesTransceived++;
	}

	/* If SS signal to slave(s). */
	if (spi->dataPacket->ssPort != NULL) {
    4398:	a5 81       	ldd	r26, Z+5	; 0x05
    439a:	b6 81       	ldd	r27, Z+6	; 0x06
    439c:	cd 91       	ld	r28, X+
    439e:	dc 91       	ld	r29, X
    43a0:	11 97       	sbiw	r26, 0x01	; 1
    43a2:	20 97       	sbiw	r28, 0x00	; 0
    43a4:	19 f0       	breq	.+6      	; 0x43ac <SPI_MasterTransceivePacket+0x8c>
		/* Release SS to slave(s). */
		SPI_MasterSSHigh(spi->dataPacket->ssPort, ssPinMask);
    43a6:	3d 83       	std	Y+5, r19	; 0x05
    43a8:	a5 81       	ldd	r26, Z+5	; 0x05
    43aa:	b6 81       	ldd	r27, Z+6	; 0x06
	}

	/* Set variables to indicate that transmission is complete. */
	spi->dataPacket->bytesTransceived = bytesTransceived;
    43ac:	18 96       	adiw	r26, 0x08	; 8
    43ae:	4c 93       	st	X, r20
    43b0:	18 97       	sbiw	r26, 0x08	; 8
	spi->dataPacket->complete = true;
    43b2:	05 80       	ldd	r0, Z+5	; 0x05
    43b4:	f6 81       	ldd	r31, Z+6	; 0x06
    43b6:	e0 2d       	mov	r30, r0
    43b8:	81 e0       	ldi	r24, 0x01	; 1
    43ba:	81 87       	std	Z+9, r24	; 0x09

	/* Report success. */
	return true;
}
    43bc:	df 91       	pop	r29
    43be:	cf 91       	pop	r28
    43c0:	08 95       	ret
	spi->dataPacket = dataPacket;

	uint8_t ssPinMask = spi->dataPacket->ssPinMask;

	/* If SS signal to slave(s). */
	if (spi->dataPacket->ssPort != NULL) {
    43c2:	db 01       	movw	r26, r22
    43c4:	c0 cf       	rjmp	.-128    	; 0x4346 <SPI_MasterTransceivePacket+0x26>
bool SPI_MasterTransceivePacket(SPI_Master_t *spi,
                                SPI_DataPacket_t *dataPacket)
{
	/* Check if data packet has been created. */
	if(dataPacket == NULL) {
		return false;
    43c6:	80 e0       	ldi	r24, 0x00	; 0
	spi->dataPacket->bytesTransceived = bytesTransceived;
	spi->dataPacket->complete = true;

	/* Report success. */
	return true;
}
    43c8:	df 91       	pop	r29
    43ca:	cf 91       	pop	r28
    43cc:	08 95       	ret

000043ce <swUART_PutChar>:
 *	Input: uint8_t uiData - 8bit char to write
 *	Output: none
 *****************************************************************/
void swUART_PutChar ( uint8_t uiData )
{	 
	asm volatile (
    43ce:	1f 93       	push	r17
    43d0:	1f b7       	in	r17, 0x3f	; 63
    43d2:	1f 93       	push	r17
    43d4:	8f 93       	push	r24

000043d6 <pchar>:
    43d6:	1a e0       	ldi	r17, 0x0A	; 10
    43d8:	80 95       	com	r24
    43da:	08 94       	sec

000043dc <pchar0>:
    43dc:	10 f4       	brcc	.+4      	; 0x43e2 <pchar1>
    43de:	8b 98       	cbi	0x11, 3	; 17
    43e0:	02 c0       	rjmp	.+4      	; 0x43e6 <pchar2>

000043e2 <pchar1>:
    43e2:	8b 9a       	sbi	0x11, 3	; 17
	...

000043e6 <pchar2>:
    43e6:	11 d1       	rcall	.+546    	; 0x460a <swUART_Delay_Tx>
    43e8:	10 d1       	rcall	.+544    	; 0x460a <swUART_Delay_Tx>
    43ea:	86 95       	lsr	r24
    43ec:	1a 95       	dec	r17
    43ee:	b1 f7       	brne	.-20     	; 0x43dc <pchar0>
    43f0:	8f 91       	pop	r24
    43f2:	1f 91       	pop	r17
    43f4:	1f bf       	out	0x3f, r17	; 63
    43f6:	1f 91       	pop	r17
    43f8:	08 95       	ret

000043fa <swUART_ReadChar>:
 *	Input: none
 *	Output: uint8_t - read value
 *****************************************************************/
uint8_t swUART_ReadChar ( void )
{
	asm volatile (
    43fa:	3f 93       	push	r19
    43fc:	3f b7       	in	r19, 0x3f	; 63
    43fe:	3f 93       	push	r19

00004400 <getchar>:
    4400:	39 e0       	ldi	r19, 0x09	; 9

00004402 <getchar1>:
    4402:	92 99       	sbic	0x12, 2	; 18
    4404:	fe cf       	rjmp	.-4      	; 0x4402 <getchar1>
    4406:	08 d1       	rcall	.+528    	; 0x4618 <swUART_Delay_Rx>

00004408 <getchar2>:
    4408:	07 d1       	rcall	.+526    	; 0x4618 <swUART_Delay_Rx>
    440a:	06 d1       	rcall	.+524    	; 0x4618 <swUART_Delay_Rx>
    440c:	88 94       	clc
    440e:	92 99       	sbic	0x12, 2	; 18
    4410:	08 94       	sec
    4412:	3a 95       	dec	r19
    4414:	11 f0       	breq	.+4      	; 0x441a <getchar3>
    4416:	87 95       	ror	r24
    4418:	f7 cf       	rjmp	.-18     	; 0x4408 <getchar2>

0000441a <getchar3>:
    441a:	3f 91       	pop	r19
    441c:	3f bf       	out	0x3f, r19	; 63
    441e:	3f 91       	pop	r19
    4420:	08 95       	ret

00004422 <swUART_ConfigureDevice>:
 *	Input: iIntLevel - the Rx interrupt level 
					   (see swUART_SetRxInterruptLevel function).
 *	Output: none
 *****************************************************************/
void swUART_ConfigureDevice ( int iIntLevel )
{
    4422:	ef 92       	push	r14
    4424:	0f 93       	push	r16
    4426:	cf 93       	push	r28
    4428:	df 93       	push	r29
    442a:	ec 01       	movw	r28, r24
	// Map port B to Virtual Port 0
	#ifdef UART_PORT_IS_PORTA
		PORT_MapVirtualPort0( PORTCFG_VP0MAP_PORTA_gc );	
	#else
		#ifdef UART_PORT_IS_PORTB
			PORT_MapVirtualPort0( PORTCFG_VP0MAP_PORTB_gc );
    442c:	81 e0       	ldi	r24, 0x01	; 1
    442e:	0e 94 5e 20 	call	0x40bc	; 0x40bc <PORT_MapVirtualPort0>
			#endif 
		#endif 
	#endif
	
		
	stdout = &file_str;
    4432:	82 e1       	ldi	r24, 0x12	; 18
    4434:	92 e2       	ldi	r25, 0x22	; 34
    4436:	80 93 27 23 	sts	0x2327, r24
    443a:	90 93 28 23 	sts	0x2328, r25
	stdin = &file_str;
    443e:	80 93 25 23 	sts	0x2325, r24
    4442:	90 93 26 23 	sts	0x2326, r25
	
	// configure pin directions
	VPORT0_DIR &= ~(1<<UART_RX_PIN);
    4446:	82 98       	cbi	0x10, 2	; 16
	VPORT0_DIR |= (1<<UART_TX_PIN);
    4448:	83 9a       	sbi	0x10, 3	; 16
	VPORT0_OUT |= (1<<UART_TX_PIN);
    444a:	8b 9a       	sbi	0x11, 3	; 17
 *					4 - interrupt enabled at high priority
 *	Output: none
 *****************************************************************/
void swUART_SetRxInterruptLevel ( int iIntLevel )
{
	if (iIntLevel != 0)
    444c:	20 97       	sbiw	r28, 0x00	; 0
    444e:	39 f1       	breq	.+78     	; 0x449e <swUART_ConfigureDevice+0x7c>
	{
		bInterruptEnabled = true;
    4450:	81 e0       	ldi	r24, 0x01	; 1
    4452:	80 93 94 22 	sts	0x2294, r24
		// Configure the interrupts for UART_PORT
		PORT_ConfigurePins( &UART_PORT,
    4456:	80 e2       	ldi	r24, 0x20	; 32
    4458:	96 e0       	ldi	r25, 0x06	; 6
    445a:	64 e0       	ldi	r22, 0x04	; 4
    445c:	40 e0       	ldi	r20, 0x00	; 0
    445e:	20 e0       	ldi	r18, 0x00	; 0
    4460:	00 e0       	ldi	r16, 0x00	; 0
    4462:	52 e0       	ldi	r21, 0x02	; 2
    4464:	e5 2e       	mov	r14, r21
    4466:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							false,
							PORT_OPC_TOTEM_gc,
							PORT_ISC_FALLING_gc );
		
		switch (iIntLevel)
    446a:	c2 30       	cpi	r28, 0x02	; 2
    446c:	d1 05       	cpc	r29, r1
    446e:	a9 f1       	breq	.+106    	; 0x44da <swUART_ConfigureDevice+0xb8>
    4470:	c3 30       	cpi	r28, 0x03	; 3
    4472:	d1 05       	cpc	r29, r1
    4474:	2c f5       	brge	.+74     	; 0x44c0 <swUART_ConfigureDevice+0x9e>
    4476:	c1 30       	cpi	r28, 0x01	; 1
    4478:	d1 05       	cpc	r29, r1
    447a:	31 f4       	brne	.+12     	; 0x4488 <swUART_ConfigureDevice+0x66>
		{
			case 1:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT1LVL_OFF_gc, (1<<UART_RX_PIN) );	
    447c:	80 e2       	ldi	r24, 0x20	; 32
    447e:	96 e0       	ldi	r25, 0x06	; 6
    4480:	60 e0       	ldi	r22, 0x00	; 0
    4482:	44 e0       	ldi	r20, 0x04	; 4
    4484:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_HI_gc, (1<<UART_RX_PIN) );		
			break;
			default:
			break;
		}				
		PMIC.CTRL |= PMIC_LOLVLEN_bm|PMIC_MEDLVLEN_bm|PMIC_HILVLEN_bm;		
    4488:	80 91 a2 00 	lds	r24, 0x00A2
    448c:	87 60       	ori	r24, 0x07	; 7
    448e:	e0 ea       	ldi	r30, 0xA0	; 160
    4490:	f0 e0       	ldi	r31, 0x00	; 0
    4492:	82 83       	std	Z+2, r24	; 0x02
	VPORT0_DIR &= ~(1<<UART_RX_PIN);
	VPORT0_DIR |= (1<<UART_TX_PIN);
	VPORT0_OUT |= (1<<UART_TX_PIN);
	
	swUART_SetRxInterruptLevel ( iIntLevel );
}
    4494:	df 91       	pop	r29
    4496:	cf 91       	pop	r28
    4498:	0f 91       	pop	r16
    449a:	ef 90       	pop	r14
    449c:	08 95       	ret
	
		// I don't turn on the interrupt handling for now. The main program will choose what to do.
	}		
	else
	{
		bInterruptEnabled = false;		
    449e:	10 92 94 22 	sts	0x2294, r1
		
		// Configure the interrupts for UART_PORT
		PORT_ConfigurePins( &UART_PORT,
    44a2:	80 e2       	ldi	r24, 0x20	; 32
    44a4:	96 e0       	ldi	r25, 0x06	; 6
    44a6:	64 e0       	ldi	r22, 0x04	; 4
    44a8:	40 e0       	ldi	r20, 0x00	; 0
    44aa:	20 e0       	ldi	r18, 0x00	; 0
    44ac:	00 e0       	ldi	r16, 0x00	; 0
    44ae:	37 e0       	ldi	r19, 0x07	; 7
    44b0:	e3 2e       	mov	r14, r19
    44b2:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
	VPORT0_DIR &= ~(1<<UART_RX_PIN);
	VPORT0_DIR |= (1<<UART_TX_PIN);
	VPORT0_OUT |= (1<<UART_TX_PIN);
	
	swUART_SetRxInterruptLevel ( iIntLevel );
}
    44b6:	df 91       	pop	r29
    44b8:	cf 91       	pop	r28
    44ba:	0f 91       	pop	r16
    44bc:	ef 90       	pop	r14
    44be:	08 95       	ret
							false,
							false,
							PORT_OPC_TOTEM_gc,
							PORT_ISC_FALLING_gc );
		
		switch (iIntLevel)
    44c0:	c3 30       	cpi	r28, 0x03	; 3
    44c2:	d1 05       	cpc	r29, r1
    44c4:	89 f0       	breq	.+34     	; 0x44e8 <swUART_ConfigureDevice+0xc6>
    44c6:	c4 30       	cpi	r28, 0x04	; 4
    44c8:	d1 05       	cpc	r29, r1
    44ca:	f1 f6       	brne	.-68     	; 0x4488 <swUART_ConfigureDevice+0x66>
			break;
			case 3:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_MED_gc, (1<<UART_RX_PIN) );		
			break;
			case 4:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_HI_gc, (1<<UART_RX_PIN) );		
    44cc:	80 e2       	ldi	r24, 0x20	; 32
    44ce:	96 e0       	ldi	r25, 0x06	; 6
    44d0:	63 e0       	ldi	r22, 0x03	; 3
    44d2:	44 e0       	ldi	r20, 0x04	; 4
    44d4:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
    44d8:	d7 cf       	rjmp	.-82     	; 0x4488 <swUART_ConfigureDevice+0x66>
		{
			case 1:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT1LVL_OFF_gc, (1<<UART_RX_PIN) );	
			break;
			case 2:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_LO_gc, (1<<UART_RX_PIN) );		
    44da:	80 e2       	ldi	r24, 0x20	; 32
    44dc:	96 e0       	ldi	r25, 0x06	; 6
    44de:	61 e0       	ldi	r22, 0x01	; 1
    44e0:	44 e0       	ldi	r20, 0x04	; 4
    44e2:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
    44e6:	d0 cf       	rjmp	.-96     	; 0x4488 <swUART_ConfigureDevice+0x66>
			break;
			case 3:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_MED_gc, (1<<UART_RX_PIN) );		
    44e8:	80 e2       	ldi	r24, 0x20	; 32
    44ea:	96 e0       	ldi	r25, 0x06	; 6
    44ec:	62 e0       	ldi	r22, 0x02	; 2
    44ee:	44 e0       	ldi	r20, 0x04	; 4
    44f0:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
    44f4:	c9 cf       	rjmp	.-110    	; 0x4488 <swUART_ConfigureDevice+0x66>

000044f6 <swUART_SetRxInterruptLevel>:
 *					3 - interrupt enabled at medium priority
 *					4 - interrupt enabled at high priority
 *	Output: none
 *****************************************************************/
void swUART_SetRxInterruptLevel ( int iIntLevel )
{
    44f6:	ef 92       	push	r14
    44f8:	0f 93       	push	r16
    44fa:	cf 93       	push	r28
    44fc:	df 93       	push	r29
    44fe:	ec 01       	movw	r28, r24
	if (iIntLevel != 0)
    4500:	00 97       	sbiw	r24, 0x00	; 0
    4502:	39 f1       	breq	.+78     	; 0x4552 <swUART_SetRxInterruptLevel+0x5c>
	{
		bInterruptEnabled = true;
    4504:	81 e0       	ldi	r24, 0x01	; 1
    4506:	80 93 94 22 	sts	0x2294, r24
		// Configure the interrupts for UART_PORT
		PORT_ConfigurePins( &UART_PORT,
    450a:	80 e2       	ldi	r24, 0x20	; 32
    450c:	96 e0       	ldi	r25, 0x06	; 6
    450e:	64 e0       	ldi	r22, 0x04	; 4
    4510:	40 e0       	ldi	r20, 0x00	; 0
    4512:	20 e0       	ldi	r18, 0x00	; 0
    4514:	00 e0       	ldi	r16, 0x00	; 0
    4516:	e2 e0       	ldi	r30, 0x02	; 2
    4518:	ee 2e       	mov	r14, r30
    451a:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							false,
							PORT_OPC_TOTEM_gc,
							PORT_ISC_FALLING_gc );
		
		switch (iIntLevel)
    451e:	c2 30       	cpi	r28, 0x02	; 2
    4520:	d1 05       	cpc	r29, r1
    4522:	a9 f1       	breq	.+106    	; 0x458e <swUART_SetRxInterruptLevel+0x98>
    4524:	c3 30       	cpi	r28, 0x03	; 3
    4526:	d1 05       	cpc	r29, r1
    4528:	2c f5       	brge	.+74     	; 0x4574 <swUART_SetRxInterruptLevel+0x7e>
    452a:	c1 30       	cpi	r28, 0x01	; 1
    452c:	d1 05       	cpc	r29, r1
    452e:	31 f4       	brne	.+12     	; 0x453c <swUART_SetRxInterruptLevel+0x46>
		{
			case 1:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT1LVL_OFF_gc, (1<<UART_RX_PIN) );	
    4530:	80 e2       	ldi	r24, 0x20	; 32
    4532:	96 e0       	ldi	r25, 0x06	; 6
    4534:	60 e0       	ldi	r22, 0x00	; 0
    4536:	44 e0       	ldi	r20, 0x04	; 4
    4538:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_HI_gc, (1<<UART_RX_PIN) );		
			break;
			default:
			break;
		}				
		PMIC.CTRL |= PMIC_LOLVLEN_bm|PMIC_MEDLVLEN_bm|PMIC_HILVLEN_bm;		
    453c:	80 91 a2 00 	lds	r24, 0x00A2
    4540:	87 60       	ori	r24, 0x07	; 7
    4542:	e0 ea       	ldi	r30, 0xA0	; 160
    4544:	f0 e0       	ldi	r31, 0x00	; 0
    4546:	82 83       	std	Z+2, r24	; 0x02
							false,
							false,
							PORT_OPC_TOTEM_gc,
							PORT_ISC_INPUT_DISABLE_gc );		
	}
}	
    4548:	df 91       	pop	r29
    454a:	cf 91       	pop	r28
    454c:	0f 91       	pop	r16
    454e:	ef 90       	pop	r14
    4550:	08 95       	ret
	
		// I don't turn on the interrupt handling for now. The main program will choose what to do.
	}		
	else
	{
		bInterruptEnabled = false;		
    4552:	10 92 94 22 	sts	0x2294, r1
		
		// Configure the interrupts for UART_PORT
		PORT_ConfigurePins( &UART_PORT,
    4556:	80 e2       	ldi	r24, 0x20	; 32
    4558:	96 e0       	ldi	r25, 0x06	; 6
    455a:	64 e0       	ldi	r22, 0x04	; 4
    455c:	40 e0       	ldi	r20, 0x00	; 0
    455e:	20 e0       	ldi	r18, 0x00	; 0
    4560:	00 e0       	ldi	r16, 0x00	; 0
    4562:	77 e0       	ldi	r23, 0x07	; 7
    4564:	e7 2e       	mov	r14, r23
    4566:	0e 94 43 20 	call	0x4086	; 0x4086 <PORT_ConfigurePins>
							false,
							false,
							PORT_OPC_TOTEM_gc,
							PORT_ISC_INPUT_DISABLE_gc );		
	}
}	
    456a:	df 91       	pop	r29
    456c:	cf 91       	pop	r28
    456e:	0f 91       	pop	r16
    4570:	ef 90       	pop	r14
    4572:	08 95       	ret
							false,
							false,
							PORT_OPC_TOTEM_gc,
							PORT_ISC_FALLING_gc );
		
		switch (iIntLevel)
    4574:	c3 30       	cpi	r28, 0x03	; 3
    4576:	d1 05       	cpc	r29, r1
    4578:	89 f0       	breq	.+34     	; 0x459c <swUART_SetRxInterruptLevel+0xa6>
    457a:	c4 30       	cpi	r28, 0x04	; 4
    457c:	d1 05       	cpc	r29, r1
    457e:	f1 f6       	brne	.-68     	; 0x453c <swUART_SetRxInterruptLevel+0x46>
			break;
			case 3:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_MED_gc, (1<<UART_RX_PIN) );		
			break;
			case 4:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_HI_gc, (1<<UART_RX_PIN) );		
    4580:	80 e2       	ldi	r24, 0x20	; 32
    4582:	96 e0       	ldi	r25, 0x06	; 6
    4584:	63 e0       	ldi	r22, 0x03	; 3
    4586:	44 e0       	ldi	r20, 0x04	; 4
    4588:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
			break;
    458c:	d7 cf       	rjmp	.-82     	; 0x453c <swUART_SetRxInterruptLevel+0x46>
		{
			case 1:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT1LVL_OFF_gc, (1<<UART_RX_PIN) );	
			break;
			case 2:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_LO_gc, (1<<UART_RX_PIN) );		
    458e:	80 e2       	ldi	r24, 0x20	; 32
    4590:	96 e0       	ldi	r25, 0x06	; 6
    4592:	61 e0       	ldi	r22, 0x01	; 1
    4594:	44 e0       	ldi	r20, 0x04	; 4
    4596:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
			break;
    459a:	d0 cf       	rjmp	.-96     	; 0x453c <swUART_SetRxInterruptLevel+0x46>
			case 3:
				PORT_ConfigureInterrupt0( &UART_PORT, PORT_INT0LVL_MED_gc, (1<<UART_RX_PIN) );		
    459c:	80 e2       	ldi	r24, 0x20	; 32
    459e:	96 e0       	ldi	r25, 0x06	; 6
    45a0:	62 e0       	ldi	r22, 0x02	; 2
    45a2:	44 e0       	ldi	r20, 0x04	; 4
    45a4:	0e 94 35 20 	call	0x406a	; 0x406a <PORT_ConfigureInterrupt0>
			break;
    45a8:	c9 cf       	rjmp	.-110    	; 0x453c <swUART_SetRxInterruptLevel+0x46>

000045aa <swUART_SetInterruptHandler>:
		can be NULL and its as if the interrupt is doing nothing.
 *	Output: none
 *****************************************************************/
void	swUART_SetInterruptHandler ( void (*Handler)( void ) )
{
	swUART_RxHandler = Handler;
    45aa:	80 93 92 22 	sts	0x2292, r24
    45ae:	90 93 93 22 	sts	0x2293, r25
}
    45b2:	08 95       	ret

000045b4 <__vector_34>:
 *	Description: ISR for RX interrupt
 *	Input: none
 *	Output: none
 *****************************************************************/
ISR(PORTB_INT0_vect)
{
    45b4:	1f 92       	push	r1
    45b6:	0f 92       	push	r0
    45b8:	0f b6       	in	r0, 0x3f	; 63
    45ba:	0f 92       	push	r0
    45bc:	11 24       	eor	r1, r1
    45be:	2f 93       	push	r18
    45c0:	3f 93       	push	r19
    45c2:	4f 93       	push	r20
    45c4:	5f 93       	push	r21
    45c6:	6f 93       	push	r22
    45c8:	7f 93       	push	r23
    45ca:	8f 93       	push	r24
    45cc:	9f 93       	push	r25
    45ce:	af 93       	push	r26
    45d0:	bf 93       	push	r27
    45d2:	ef 93       	push	r30
    45d4:	ff 93       	push	r31
	cli ();
    45d6:	f8 94       	cli
	
	if (swUART_RxHandler!=NULL)
    45d8:	e0 91 92 22 	lds	r30, 0x2292
    45dc:	f0 91 93 22 	lds	r31, 0x2293
    45e0:	30 97       	sbiw	r30, 0x00	; 0
    45e2:	09 f0       	breq	.+2      	; 0x45e6 <__vector_34+0x32>
		swUART_RxHandler ( );
    45e4:	09 95       	icall
	
	sei ( );
    45e6:	78 94       	sei
}
    45e8:	ff 91       	pop	r31
    45ea:	ef 91       	pop	r30
    45ec:	bf 91       	pop	r27
    45ee:	af 91       	pop	r26
    45f0:	9f 91       	pop	r25
    45f2:	8f 91       	pop	r24
    45f4:	7f 91       	pop	r23
    45f6:	6f 91       	pop	r22
    45f8:	5f 91       	pop	r21
    45fa:	4f 91       	pop	r20
    45fc:	3f 91       	pop	r19
    45fe:	2f 91       	pop	r18
    4600:	0f 90       	pop	r0
    4602:	0f be       	out	0x3f, r0	; 63
    4604:	0f 90       	pop	r0
    4606:	1f 90       	pop	r1
    4608:	18 95       	reti

0000460a <swUART_Delay_Tx>:
 *	Input: none
 *	Output: none
 *****************************************************************/
void swUART_Delay_Tx ( void )
{
	asm volatile (
    460a:	8f 93       	push	r24

0000460c <UART_delay>:
    460c:	8c e8       	ldi	r24, 0x8C	; 140

0000460e <UART_delay1>:
    460e:	8a 95       	dec	r24
    4610:	f1 f7       	brne	.-4      	; 0x460e <UART_delay1>
    4612:	8f 91       	pop	r24
    4614:	00 00       	nop
    4616:	08 95       	ret

00004618 <swUART_Delay_Rx>:
	);	
}

void swUART_Delay_Rx ( void )
{
	asm volatile (
    4618:	8f 93       	push	r24

0000461a <UART_delay2>:
    461a:	8c e8       	ldi	r24, 0x8C	; 140

0000461c <UART_delay3>:
    461c:	8a 95       	dec	r24
    461e:	f1 f7       	brne	.-4      	; 0x461c <UART_delay3>
    4620:	8f 91       	pop	r24
    4622:	00 00       	nop
    4624:	08 95       	ret

00004626 <TC0_ConfigClockSource>:
 *
 *  \param tc              Timer/Counter module instance.
 *  \param clockSelection  Timer/Counter clock source setting.
 */
void TC0_ConfigClockSource( volatile TC0_t * tc, TC_CLKSEL_t clockSelection )
{
    4626:	fc 01       	movw	r30, r24
	tc->CTRLA = ( tc->CTRLA & ~TC0_CLKSEL_gm ) | clockSelection;
    4628:	80 81       	ld	r24, Z
    462a:	80 7f       	andi	r24, 0xF0	; 240
    462c:	68 2b       	or	r22, r24
    462e:	60 83       	st	Z, r22
}
    4630:	08 95       	ret

00004632 <TC1_ConfigClockSource>:
 *
 *  \param tc              Timer/Counter module instance.
 *  \param clockSelection  Timer/Counter clock source setting.
 */
void TC1_ConfigClockSource( volatile TC1_t * tc, TC_CLKSEL_t clockSelection )
{
    4632:	fc 01       	movw	r30, r24
	tc->CTRLA = ( tc->CTRLA & ~TC1_CLKSEL_gm ) | clockSelection;
    4634:	80 81       	ld	r24, Z
    4636:	80 7f       	andi	r24, 0xF0	; 240
    4638:	68 2b       	or	r22, r24
    463a:	60 83       	st	Z, r22
}
    463c:	08 95       	ret

0000463e <TC0_ConfigWGM>:
 *
 *  \param tc    Timer/Counter module instance.
 *  \param wgm   Waveform generation mode.
 */
void TC0_ConfigWGM( volatile TC0_t * tc, TC_WGMODE_t wgm )
{
    463e:	fc 01       	movw	r30, r24
	tc->CTRLB = ( tc->CTRLB & ~TC0_WGMODE_gm ) | wgm;
    4640:	81 81       	ldd	r24, Z+1	; 0x01
    4642:	88 7f       	andi	r24, 0xF8	; 248
    4644:	68 2b       	or	r22, r24
    4646:	61 83       	std	Z+1, r22	; 0x01
}
    4648:	08 95       	ret

0000464a <TC1_ConfigWGM>:
 *
 *  \param tc    Timer/Counter module instance.
 *  \param wgm   Waveform generation mode.
 */
void TC1_ConfigWGM( volatile TC1_t * tc, TC_WGMODE_t wgm )
{
    464a:	fc 01       	movw	r30, r24
	tc->CTRLB = ( tc->CTRLB & ~TC1_WGMODE_gm ) | wgm;
    464c:	81 81       	ldd	r24, Z+1	; 0x01
    464e:	88 7f       	andi	r24, 0xF8	; 248
    4650:	68 2b       	or	r22, r24
    4652:	61 83       	std	Z+1, r22	; 0x01
}
    4654:	08 95       	ret

00004656 <TC0_ConfigInputCapture>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param eventSource      Event source selection.
 */
void TC0_ConfigInputCapture( volatile TC0_t * tc, TC_EVSEL_t eventSource )
{
    4656:	fc 01       	movw	r30, r24
	tc->CTRLD = ( tc->CTRLD & ~( TC0_EVSEL_gm | TC0_EVACT_gm ) ) |
    4658:	83 81       	ldd	r24, Z+3	; 0x03
    465a:	80 71       	andi	r24, 0x10	; 16
    465c:	80 62       	ori	r24, 0x20	; 32
    465e:	86 2b       	or	r24, r22
    4660:	83 83       	std	Z+3, r24	; 0x03
	            eventSource |
	            TC_EVACT_CAPT_gc;
}
    4662:	08 95       	ret

00004664 <TC1_ConfigInputCapture>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param eventSource      Event source selection.
 */
void TC1_ConfigInputCapture( volatile TC1_t * tc, TC_EVSEL_t eventSource )
{
    4664:	fc 01       	movw	r30, r24
	tc->CTRLD = ( tc->CTRLD & ~( TC1_EVSEL_gm | TC1_EVACT_gm ) ) |
    4666:	83 81       	ldd	r24, Z+3	; 0x03
    4668:	80 71       	andi	r24, 0x10	; 16
    466a:	80 62       	ori	r24, 0x20	; 32
    466c:	86 2b       	or	r24, r22
    466e:	83 83       	std	Z+3, r24	; 0x03
	            eventSource |
	            TC_EVACT_CAPT_gc;
}
    4670:	08 95       	ret

00004672 <TC0_EnableCCChannels>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param enableMask       Mask of channels to enable.
 */
void TC0_EnableCCChannels( volatile TC0_t * tc, uint8_t enableMask )
{
    4672:	fc 01       	movw	r30, r24
	/* Make sure only CCxEN bits are set in enableMask. */
	enableMask &= ( TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm );

	/* Enable channels. */
	tc->CTRLB |= enableMask;
    4674:	81 81       	ldd	r24, Z+1	; 0x01
 *  \param enableMask       Mask of channels to enable.
 */
void TC0_EnableCCChannels( volatile TC0_t * tc, uint8_t enableMask )
{
	/* Make sure only CCxEN bits are set in enableMask. */
	enableMask &= ( TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm );
    4676:	60 7f       	andi	r22, 0xF0	; 240

	/* Enable channels. */
	tc->CTRLB |= enableMask;
    4678:	68 2b       	or	r22, r24
    467a:	61 83       	std	Z+1, r22	; 0x01
}
    467c:	08 95       	ret

0000467e <TC1_EnableCCChannels>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param enableMask       Mask of channels to enable.
 */
void TC1_EnableCCChannels( volatile TC1_t * tc, uint8_t enableMask )
{
    467e:	fc 01       	movw	r30, r24
	/* Make sure only CCxEN bits are set in enableMask. */
	enableMask &= ( TC1_CCAEN_bm | TC1_CCBEN_bm );

	/* Enable channels. */
	tc->CTRLB |= enableMask;
    4680:	81 81       	ldd	r24, Z+1	; 0x01
 *  \param enableMask       Mask of channels to enable.
 */
void TC1_EnableCCChannels( volatile TC1_t * tc, uint8_t enableMask )
{
	/* Make sure only CCxEN bits are set in enableMask. */
	enableMask &= ( TC1_CCAEN_bm | TC1_CCBEN_bm );
    4682:	60 73       	andi	r22, 0x30	; 48

	/* Enable channels. */
	tc->CTRLB |= enableMask;
    4684:	68 2b       	or	r22, r24
    4686:	61 83       	std	Z+1, r22	; 0x01
}
    4688:	08 95       	ret

0000468a <TC0_DisableCCChannels>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param disableMask      Mask of channels to disable.
 */
void TC0_DisableCCChannels( volatile TC0_t * tc, uint8_t disableMask )
{
    468a:	fc 01       	movw	r30, r24
	/* Make sure only CCxEN bits are set in disableMask. */
	disableMask &= ( TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm );

	/* Disable channels. */
	tc->CTRLB &= ~disableMask;
    468c:	81 81       	ldd	r24, Z+1	; 0x01
 *  \param disableMask      Mask of channels to disable.
 */
void TC0_DisableCCChannels( volatile TC0_t * tc, uint8_t disableMask )
{
	/* Make sure only CCxEN bits are set in disableMask. */
	disableMask &= ( TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm );
    468e:	60 7f       	andi	r22, 0xF0	; 240

	/* Disable channels. */
	tc->CTRLB &= ~disableMask;
    4690:	60 95       	com	r22
    4692:	68 23       	and	r22, r24
    4694:	61 83       	std	Z+1, r22	; 0x01
}
    4696:	08 95       	ret

00004698 <TC1_DisableCCChannels>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param disableMask      Mask of channels to disable.
 */
void TC1_DisableCCChannels( volatile TC1_t * tc, uint8_t disableMask )
{
    4698:	fc 01       	movw	r30, r24
	/* Make sure only CCxEN bits are set in disableMask. */
	disableMask &= ( TC1_CCAEN_bm | TC1_CCBEN_bm );

	/* Disable channels. */
	tc->CTRLB &= ~disableMask;
    469a:	81 81       	ldd	r24, Z+1	; 0x01
 *  \param disableMask      Mask of channels to disable.
 */
void TC1_DisableCCChannels( volatile TC1_t * tc, uint8_t disableMask )
{
	/* Make sure only CCxEN bits are set in disableMask. */
	disableMask &= ( TC1_CCAEN_bm | TC1_CCBEN_bm );
    469c:	60 73       	andi	r22, 0x30	; 48

	/* Disable channels. */
	tc->CTRLB &= ~disableMask;
    469e:	60 95       	com	r22
    46a0:	68 23       	and	r22, r24
    46a2:	61 83       	std	Z+1, r22	; 0x01
}
    46a4:	08 95       	ret

000046a6 <TC0_SetOverflowIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New overflow interrupt level.
 */
void TC0_SetOverflowIntLevel( volatile TC0_t * tc, TC_OVFINTLVL_t intLevel )
{
    46a6:	fc 01       	movw	r30, r24
	tc->INTCTRLA = ( tc->INTCTRLA & ~TC0_OVFINTLVL_gm ) | intLevel;
    46a8:	86 81       	ldd	r24, Z+6	; 0x06
    46aa:	8c 7f       	andi	r24, 0xFC	; 252
    46ac:	68 2b       	or	r22, r24
    46ae:	66 83       	std	Z+6, r22	; 0x06
}
    46b0:	08 95       	ret

000046b2 <TC1_SetOverflowIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New overflow interrupt level.
 */
void TC1_SetOverflowIntLevel( volatile TC1_t * tc, TC_OVFINTLVL_t intLevel )
{
    46b2:	fc 01       	movw	r30, r24
	tc->INTCTRLA = ( tc->INTCTRLA & ~TC1_OVFINTLVL_gm ) | intLevel;
    46b4:	86 81       	ldd	r24, Z+6	; 0x06
    46b6:	8c 7f       	andi	r24, 0xFC	; 252
    46b8:	68 2b       	or	r22, r24
    46ba:	66 83       	std	Z+6, r22	; 0x06
}
    46bc:	08 95       	ret

000046be <TC0_SetErrorIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New error interrupt level.
 */
void TC0_SetErrorIntLevel( volatile TC0_t * tc, TC_ERRINTLVL_t intLevel )
{
    46be:	fc 01       	movw	r30, r24
	tc->INTCTRLA = ( tc->INTCTRLA & ~TC0_ERRINTLVL_gm ) | intLevel;
    46c0:	86 81       	ldd	r24, Z+6	; 0x06
    46c2:	83 7f       	andi	r24, 0xF3	; 243
    46c4:	68 2b       	or	r22, r24
    46c6:	66 83       	std	Z+6, r22	; 0x06
}
    46c8:	08 95       	ret

000046ca <TC1_SetErrorIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New error interrupt level.
 */
void TC1_SetErrorIntLevel( volatile TC1_t * tc, TC_ERRINTLVL_t intLevel )
{
    46ca:	fc 01       	movw	r30, r24
	tc->INTCTRLA = ( tc->INTCTRLA & ~TC1_ERRINTLVL_gm ) | intLevel;
    46cc:	86 81       	ldd	r24, Z+6	; 0x06
    46ce:	83 7f       	andi	r24, 0xF3	; 243
    46d0:	68 2b       	or	r22, r24
    46d2:	66 83       	std	Z+6, r22	; 0x06
}
    46d4:	08 95       	ret

000046d6 <TC0_SetCCAIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New compare/capture channel A interrupt level.
 */
void TC0_SetCCAIntLevel( volatile TC0_t * tc, TC_CCAINTLVL_t intLevel )
{
    46d6:	fc 01       	movw	r30, r24
	tc->INTCTRLB = ( tc->INTCTRLB & ~TC0_CCAINTLVL_gm ) | intLevel;
    46d8:	87 81       	ldd	r24, Z+7	; 0x07
    46da:	8c 7f       	andi	r24, 0xFC	; 252
    46dc:	68 2b       	or	r22, r24
    46de:	67 83       	std	Z+7, r22	; 0x07
}
    46e0:	08 95       	ret

000046e2 <TC1_SetCCAIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New compare/capture channel A interrupt level.
 */
void TC1_SetCCAIntLevel( volatile TC1_t * tc, TC_CCAINTLVL_t intLevel )
{
    46e2:	fc 01       	movw	r30, r24
	tc->INTCTRLB = ( tc->INTCTRLB & ~TC1_CCAINTLVL_gm ) | intLevel;
    46e4:	87 81       	ldd	r24, Z+7	; 0x07
    46e6:	8c 7f       	andi	r24, 0xFC	; 252
    46e8:	68 2b       	or	r22, r24
    46ea:	67 83       	std	Z+7, r22	; 0x07
}
    46ec:	08 95       	ret

000046ee <TC0_SetCCBIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New compare/capture channel B interrupt level.
 */
void TC0_SetCCBIntLevel( volatile TC0_t * tc, TC_CCBINTLVL_t intLevel )
{
    46ee:	fc 01       	movw	r30, r24
	tc->INTCTRLB = ( tc->INTCTRLB & ~TC0_CCBINTLVL_gm ) | intLevel;
    46f0:	87 81       	ldd	r24, Z+7	; 0x07
    46f2:	83 7f       	andi	r24, 0xF3	; 243
    46f4:	68 2b       	or	r22, r24
    46f6:	67 83       	std	Z+7, r22	; 0x07
}
    46f8:	08 95       	ret

000046fa <TC1_SetCCBIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New compare/capture channel B interrupt level.
 */
void TC1_SetCCBIntLevel( volatile TC1_t * tc, TC_CCBINTLVL_t intLevel )
{
    46fa:	fc 01       	movw	r30, r24
	tc->INTCTRLB = ( tc->INTCTRLB & ~TC1_CCBINTLVL_gm ) | intLevel;
    46fc:	87 81       	ldd	r24, Z+7	; 0x07
    46fe:	83 7f       	andi	r24, 0xF3	; 243
    4700:	68 2b       	or	r22, r24
    4702:	67 83       	std	Z+7, r22	; 0x07
}
    4704:	08 95       	ret

00004706 <TC0_SetCCCIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New compare/capture channel A interrupt level.
 */
void TC0_SetCCCIntLevel( volatile TC0_t * tc, TC_CCCINTLVL_t intLevel )
{
    4706:	fc 01       	movw	r30, r24
	tc->INTCTRLB = ( tc->INTCTRLB & ~TC0_CCCINTLVL_gm ) | intLevel;
    4708:	87 81       	ldd	r24, Z+7	; 0x07
    470a:	8f 7c       	andi	r24, 0xCF	; 207
    470c:	68 2b       	or	r22, r24
    470e:	67 83       	std	Z+7, r22	; 0x07
}
    4710:	08 95       	ret

00004712 <TC0_SetCCDIntLevel>:
 *
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New compare/capture channel A interrupt level.
 */
void TC0_SetCCDIntLevel( volatile TC0_t * tc, TC_CCDINTLVL_t intLevel )
{
    4712:	fc 01       	movw	r30, r24
	tc->INTCTRLB = ( tc->INTCTRLB & ~TC0_CCDINTLVL_gm ) | intLevel;
    4714:	87 81       	ldd	r24, Z+7	; 0x07
    4716:	8f 73       	andi	r24, 0x3F	; 63
    4718:	68 2b       	or	r22, r24
    471a:	67 83       	std	Z+7, r22	; 0x07
}
    471c:	08 95       	ret

0000471e <TC0_Reset>:
 *  reset of the device.
 *
 *  \param tc  Timer/Counter 0 module instance.
 */
void TC0_Reset( volatile TC0_t * tc )
{
    471e:	fc 01       	movw	r30, r24
	/* TC must be turned off before a Reset command. */
	tc->CTRLA = ( tc->CTRLA & ~TC0_CLKSEL_gm ) | TC_CLKSEL_OFF_gc;
    4720:	80 81       	ld	r24, Z
    4722:	80 7f       	andi	r24, 0xF0	; 240
    4724:	80 83       	st	Z, r24

	/* Issue Reset command. */
	tc->CTRLFSET = TC_CMD_RESET_gc;
    4726:	8c e0       	ldi	r24, 0x0C	; 12
    4728:	81 87       	std	Z+9, r24	; 0x09
}
    472a:	08 95       	ret

0000472c <TC1_Reset>:
 *  reset of the device.
 *
 *  \param tc  Timer/Counter 1 module instance.
 */
void TC1_Reset( volatile TC1_t * tc )
{
    472c:	fc 01       	movw	r30, r24
	/* TC must be turned off before a Reset command. */
	tc->CTRLA = ( tc->CTRLA & ~TC1_CLKSEL_gm ) | TC_CLKSEL_OFF_gc;
    472e:	80 81       	ld	r24, Z
    4730:	80 7f       	andi	r24, 0xF0	; 240
    4732:	80 83       	st	Z, r24

	/* Issue Reset command. */
	tc->CTRLFSET = TC_CMD_RESET_gc;
    4734:	8c e0       	ldi	r24, 0x0C	; 12
    4736:	81 87       	std	Z+9, r24	; 0x09
}
    4738:	08 95       	ret

0000473a <__umulhisi3>:
    473a:	53 9f       	mul	r21, r19
    473c:	c0 01       	movw	r24, r0
    473e:	42 9f       	mul	r20, r18
    4740:	b0 01       	movw	r22, r0
    4742:	52 9f       	mul	r21, r18
    4744:	70 0d       	add	r23, r0
    4746:	81 1d       	adc	r24, r1
    4748:	11 24       	eor	r1, r1
    474a:	91 1d       	adc	r25, r1
    474c:	34 9f       	mul	r19, r20
    474e:	70 0d       	add	r23, r0
    4750:	81 1d       	adc	r24, r1
    4752:	11 24       	eor	r1, r1
    4754:	91 1d       	adc	r25, r1
    4756:	08 95       	ret

00004758 <atoi>:
    4758:	fc 01       	movw	r30, r24
    475a:	88 27       	eor	r24, r24
    475c:	99 27       	eor	r25, r25
    475e:	e8 94       	clt
    4760:	21 91       	ld	r18, Z+
    4762:	20 32       	cpi	r18, 0x20	; 32
    4764:	e9 f3       	breq	.-6      	; 0x4760 <atoi+0x8>
    4766:	29 30       	cpi	r18, 0x09	; 9
    4768:	10 f0       	brcs	.+4      	; 0x476e <atoi+0x16>
    476a:	2e 30       	cpi	r18, 0x0E	; 14
    476c:	c8 f3       	brcs	.-14     	; 0x4760 <atoi+0x8>
    476e:	2b 32       	cpi	r18, 0x2B	; 43
    4770:	41 f0       	breq	.+16     	; 0x4782 <atoi+0x2a>
    4772:	2d 32       	cpi	r18, 0x2D	; 45
    4774:	39 f4       	brne	.+14     	; 0x4784 <atoi+0x2c>
    4776:	68 94       	set
    4778:	04 c0       	rjmp	.+8      	; 0x4782 <atoi+0x2a>
    477a:	0e 94 5c 24 	call	0x48b8	; 0x48b8 <__mulhi_const_10>
    477e:	82 0f       	add	r24, r18
    4780:	91 1d       	adc	r25, r1
    4782:	21 91       	ld	r18, Z+
    4784:	20 53       	subi	r18, 0x30	; 48
    4786:	2a 30       	cpi	r18, 0x0A	; 10
    4788:	c0 f3       	brcs	.-16     	; 0x477a <atoi+0x22>
    478a:	1e f4       	brtc	.+6      	; 0x4792 <atoi+0x3a>
    478c:	90 95       	com	r25
    478e:	81 95       	neg	r24
    4790:	9f 4f       	sbci	r25, 0xFF	; 255
    4792:	08 95       	ret

00004794 <atol>:
    4794:	1f 93       	push	r17
    4796:	fc 01       	movw	r30, r24
    4798:	99 27       	eor	r25, r25
    479a:	88 27       	eor	r24, r24
    479c:	bc 01       	movw	r22, r24
    479e:	e8 94       	clt
    47a0:	11 91       	ld	r17, Z+
    47a2:	10 32       	cpi	r17, 0x20	; 32
    47a4:	e9 f3       	breq	.-6      	; 0x47a0 <atol+0xc>
    47a6:	19 30       	cpi	r17, 0x09	; 9
    47a8:	10 f0       	brcs	.+4      	; 0x47ae <atol+0x1a>
    47aa:	1e 30       	cpi	r17, 0x0E	; 14
    47ac:	c8 f3       	brcs	.-14     	; 0x47a0 <atol+0xc>
    47ae:	1b 32       	cpi	r17, 0x2B	; 43
    47b0:	51 f0       	breq	.+20     	; 0x47c6 <atol+0x32>
    47b2:	1d 32       	cpi	r17, 0x2D	; 45
    47b4:	49 f4       	brne	.+18     	; 0x47c8 <atol+0x34>
    47b6:	68 94       	set
    47b8:	06 c0       	rjmp	.+12     	; 0x47c6 <atol+0x32>
    47ba:	0e 94 47 24 	call	0x488e	; 0x488e <__mulsi_const_10>
    47be:	61 0f       	add	r22, r17
    47c0:	71 1d       	adc	r23, r1
    47c2:	81 1d       	adc	r24, r1
    47c4:	91 1d       	adc	r25, r1
    47c6:	11 91       	ld	r17, Z+
    47c8:	10 53       	subi	r17, 0x30	; 48
    47ca:	1a 30       	cpi	r17, 0x0A	; 10
    47cc:	b0 f3       	brcs	.-20     	; 0x47ba <atol+0x26>
    47ce:	3e f4       	brtc	.+14     	; 0x47de <atol+0x4a>
    47d0:	90 95       	com	r25
    47d2:	80 95       	com	r24
    47d4:	70 95       	com	r23
    47d6:	61 95       	neg	r22
    47d8:	7f 4f       	sbci	r23, 0xFF	; 255
    47da:	8f 4f       	sbci	r24, 0xFF	; 255
    47dc:	9f 4f       	sbci	r25, 0xFF	; 255
    47de:	1f 91       	pop	r17
    47e0:	08 95       	ret

000047e2 <strtok>:
    47e2:	45 e9       	ldi	r20, 0x95	; 149
    47e4:	52 e2       	ldi	r21, 0x22	; 34
    47e6:	0e 94 20 24 	call	0x4840	; 0x4840 <strtok_r>
    47ea:	08 95       	ret

000047ec <strcmp>:
    47ec:	fb 01       	movw	r30, r22
    47ee:	dc 01       	movw	r26, r24
    47f0:	8d 91       	ld	r24, X+
    47f2:	01 90       	ld	r0, Z+
    47f4:	80 19       	sub	r24, r0
    47f6:	01 10       	cpse	r0, r1
    47f8:	d9 f3       	breq	.-10     	; 0x47f0 <strcmp+0x4>
    47fa:	99 0b       	sbc	r25, r25
    47fc:	08 95       	ret

000047fe <strcpy>:
    47fe:	fb 01       	movw	r30, r22
    4800:	dc 01       	movw	r26, r24
    4802:	01 90       	ld	r0, Z+
    4804:	0d 92       	st	X+, r0
    4806:	00 20       	and	r0, r0
    4808:	e1 f7       	brne	.-8      	; 0x4802 <strcpy+0x4>
    480a:	08 95       	ret

0000480c <strstr>:
    480c:	fb 01       	movw	r30, r22
    480e:	51 91       	ld	r21, Z+
    4810:	55 23       	and	r21, r21
    4812:	a9 f0       	breq	.+42     	; 0x483e <strstr+0x32>
    4814:	bf 01       	movw	r22, r30
    4816:	dc 01       	movw	r26, r24
    4818:	4d 91       	ld	r20, X+
    481a:	45 17       	cp	r20, r21
    481c:	41 11       	cpse	r20, r1
    481e:	e1 f7       	brne	.-8      	; 0x4818 <strstr+0xc>
    4820:	59 f4       	brne	.+22     	; 0x4838 <strstr+0x2c>
    4822:	cd 01       	movw	r24, r26
    4824:	01 90       	ld	r0, Z+
    4826:	00 20       	and	r0, r0
    4828:	49 f0       	breq	.+18     	; 0x483c <strstr+0x30>
    482a:	4d 91       	ld	r20, X+
    482c:	40 15       	cp	r20, r0
    482e:	41 11       	cpse	r20, r1
    4830:	c9 f3       	breq	.-14     	; 0x4824 <strstr+0x18>
    4832:	fb 01       	movw	r30, r22
    4834:	41 11       	cpse	r20, r1
    4836:	ef cf       	rjmp	.-34     	; 0x4816 <strstr+0xa>
    4838:	81 e0       	ldi	r24, 0x01	; 1
    483a:	90 e0       	ldi	r25, 0x00	; 0
    483c:	01 97       	sbiw	r24, 0x01	; 1
    483e:	08 95       	ret

00004840 <strtok_r>:
    4840:	fa 01       	movw	r30, r20
    4842:	a1 91       	ld	r26, Z+
    4844:	b0 81       	ld	r27, Z
    4846:	00 97       	sbiw	r24, 0x00	; 0
    4848:	19 f4       	brne	.+6      	; 0x4850 <strtok_r+0x10>
    484a:	10 97       	sbiw	r26, 0x00	; 0
    484c:	e1 f0       	breq	.+56     	; 0x4886 <strtok_r+0x46>
    484e:	cd 01       	movw	r24, r26
    4850:	dc 01       	movw	r26, r24
    4852:	cd 01       	movw	r24, r26
    4854:	0d 90       	ld	r0, X+
    4856:	00 20       	and	r0, r0
    4858:	11 f4       	brne	.+4      	; 0x485e <strtok_r+0x1e>
    485a:	c0 01       	movw	r24, r0
    485c:	13 c0       	rjmp	.+38     	; 0x4884 <strtok_r+0x44>
    485e:	fb 01       	movw	r30, r22
    4860:	21 91       	ld	r18, Z+
    4862:	22 23       	and	r18, r18
    4864:	19 f0       	breq	.+6      	; 0x486c <strtok_r+0x2c>
    4866:	20 15       	cp	r18, r0
    4868:	d9 f7       	brne	.-10     	; 0x4860 <strtok_r+0x20>
    486a:	f3 cf       	rjmp	.-26     	; 0x4852 <strtok_r+0x12>
    486c:	fb 01       	movw	r30, r22
    486e:	21 91       	ld	r18, Z+
    4870:	20 15       	cp	r18, r0
    4872:	19 f4       	brne	.+6      	; 0x487a <strtok_r+0x3a>
    4874:	1e 92       	st	-X, r1
    4876:	11 96       	adiw	r26, 0x01	; 1
    4878:	06 c0       	rjmp	.+12     	; 0x4886 <strtok_r+0x46>
    487a:	22 23       	and	r18, r18
    487c:	c1 f7       	brne	.-16     	; 0x486e <strtok_r+0x2e>
    487e:	0d 90       	ld	r0, X+
    4880:	00 20       	and	r0, r0
    4882:	a1 f7       	brne	.-24     	; 0x486c <strtok_r+0x2c>
    4884:	d0 01       	movw	r26, r0
    4886:	fa 01       	movw	r30, r20
    4888:	a1 93       	st	Z+, r26
    488a:	b0 83       	st	Z, r27
    488c:	08 95       	ret

0000488e <__mulsi_const_10>:
    488e:	59 2f       	mov	r21, r25
    4890:	48 2f       	mov	r20, r24
    4892:	37 2f       	mov	r19, r23
    4894:	26 2f       	mov	r18, r22
    4896:	66 0f       	add	r22, r22
    4898:	77 1f       	adc	r23, r23
    489a:	88 1f       	adc	r24, r24
    489c:	99 1f       	adc	r25, r25
    489e:	66 0f       	add	r22, r22
    48a0:	77 1f       	adc	r23, r23
    48a2:	88 1f       	adc	r24, r24
    48a4:	99 1f       	adc	r25, r25
    48a6:	62 0f       	add	r22, r18
    48a8:	73 1f       	adc	r23, r19
    48aa:	84 1f       	adc	r24, r20
    48ac:	95 1f       	adc	r25, r21
    48ae:	66 0f       	add	r22, r22
    48b0:	77 1f       	adc	r23, r23
    48b2:	88 1f       	adc	r24, r24
    48b4:	99 1f       	adc	r25, r25
    48b6:	08 95       	ret

000048b8 <__mulhi_const_10>:
    48b8:	7a e0       	ldi	r23, 0x0A	; 10
    48ba:	97 9f       	mul	r25, r23
    48bc:	90 2d       	mov	r25, r0
    48be:	87 9f       	mul	r24, r23
    48c0:	80 2d       	mov	r24, r0
    48c2:	91 0d       	add	r25, r1
    48c4:	11 24       	eor	r1, r1
    48c6:	08 95       	ret

000048c8 <fgetc>:
    48c8:	cf 93       	push	r28
    48ca:	df 93       	push	r29
    48cc:	ec 01       	movw	r28, r24
    48ce:	3b 81       	ldd	r19, Y+3	; 0x03
    48d0:	30 ff       	sbrs	r19, 0
    48d2:	36 c0       	rjmp	.+108    	; 0x4940 <fgetc+0x78>
    48d4:	36 ff       	sbrs	r19, 6
    48d6:	09 c0       	rjmp	.+18     	; 0x48ea <fgetc+0x22>
    48d8:	3f 7b       	andi	r19, 0xBF	; 191
    48da:	3b 83       	std	Y+3, r19	; 0x03
    48dc:	8e 81       	ldd	r24, Y+6	; 0x06
    48de:	9f 81       	ldd	r25, Y+7	; 0x07
    48e0:	01 96       	adiw	r24, 0x01	; 1
    48e2:	8e 83       	std	Y+6, r24	; 0x06
    48e4:	9f 83       	std	Y+7, r25	; 0x07
    48e6:	2a 81       	ldd	r18, Y+2	; 0x02
    48e8:	29 c0       	rjmp	.+82     	; 0x493c <fgetc+0x74>
    48ea:	32 ff       	sbrs	r19, 2
    48ec:	0f c0       	rjmp	.+30     	; 0x490c <fgetc+0x44>
    48ee:	e8 81       	ld	r30, Y
    48f0:	f9 81       	ldd	r31, Y+1	; 0x01
    48f2:	80 81       	ld	r24, Z
    48f4:	99 27       	eor	r25, r25
    48f6:	87 fd       	sbrc	r24, 7
    48f8:	90 95       	com	r25
    48fa:	00 97       	sbiw	r24, 0x00	; 0
    48fc:	19 f4       	brne	.+6      	; 0x4904 <fgetc+0x3c>
    48fe:	30 62       	ori	r19, 0x20	; 32
    4900:	3b 83       	std	Y+3, r19	; 0x03
    4902:	1e c0       	rjmp	.+60     	; 0x4940 <fgetc+0x78>
    4904:	31 96       	adiw	r30, 0x01	; 1
    4906:	e8 83       	st	Y, r30
    4908:	f9 83       	std	Y+1, r31	; 0x01
    490a:	11 c0       	rjmp	.+34     	; 0x492e <fgetc+0x66>
    490c:	ea 85       	ldd	r30, Y+10	; 0x0a
    490e:	fb 85       	ldd	r31, Y+11	; 0x0b
    4910:	ce 01       	movw	r24, r28
    4912:	09 95       	icall
    4914:	97 ff       	sbrs	r25, 7
    4916:	0b c0       	rjmp	.+22     	; 0x492e <fgetc+0x66>
    4918:	2b 81       	ldd	r18, Y+3	; 0x03
    491a:	3f ef       	ldi	r19, 0xFF	; 255
    491c:	8f 3f       	cpi	r24, 0xFF	; 255
    491e:	93 07       	cpc	r25, r19
    4920:	11 f4       	brne	.+4      	; 0x4926 <fgetc+0x5e>
    4922:	80 e1       	ldi	r24, 0x10	; 16
    4924:	01 c0       	rjmp	.+2      	; 0x4928 <fgetc+0x60>
    4926:	80 e2       	ldi	r24, 0x20	; 32
    4928:	82 2b       	or	r24, r18
    492a:	8b 83       	std	Y+3, r24	; 0x03
    492c:	09 c0       	rjmp	.+18     	; 0x4940 <fgetc+0x78>
    492e:	2e 81       	ldd	r18, Y+6	; 0x06
    4930:	3f 81       	ldd	r19, Y+7	; 0x07
    4932:	2f 5f       	subi	r18, 0xFF	; 255
    4934:	3f 4f       	sbci	r19, 0xFF	; 255
    4936:	2e 83       	std	Y+6, r18	; 0x06
    4938:	3f 83       	std	Y+7, r19	; 0x07
    493a:	28 2f       	mov	r18, r24
    493c:	30 e0       	ldi	r19, 0x00	; 0
    493e:	02 c0       	rjmp	.+4      	; 0x4944 <fgetc+0x7c>
    4940:	2f ef       	ldi	r18, 0xFF	; 255
    4942:	3f ef       	ldi	r19, 0xFF	; 255
    4944:	c9 01       	movw	r24, r18
    4946:	df 91       	pop	r29
    4948:	cf 91       	pop	r28
    494a:	08 95       	ret

0000494c <fputc>:
    494c:	0f 93       	push	r16
    494e:	1f 93       	push	r17
    4950:	cf 93       	push	r28
    4952:	df 93       	push	r29
    4954:	8c 01       	movw	r16, r24
    4956:	eb 01       	movw	r28, r22
    4958:	8b 81       	ldd	r24, Y+3	; 0x03
    495a:	81 ff       	sbrs	r24, 1
    495c:	1b c0       	rjmp	.+54     	; 0x4994 <fputc+0x48>
    495e:	82 ff       	sbrs	r24, 2
    4960:	0d c0       	rjmp	.+26     	; 0x497c <fputc+0x30>
    4962:	2e 81       	ldd	r18, Y+6	; 0x06
    4964:	3f 81       	ldd	r19, Y+7	; 0x07
    4966:	8c 81       	ldd	r24, Y+4	; 0x04
    4968:	9d 81       	ldd	r25, Y+5	; 0x05
    496a:	28 17       	cp	r18, r24
    496c:	39 07       	cpc	r19, r25
    496e:	64 f4       	brge	.+24     	; 0x4988 <fputc+0x3c>
    4970:	e8 81       	ld	r30, Y
    4972:	f9 81       	ldd	r31, Y+1	; 0x01
    4974:	01 93       	st	Z+, r16
    4976:	e8 83       	st	Y, r30
    4978:	f9 83       	std	Y+1, r31	; 0x01
    497a:	06 c0       	rjmp	.+12     	; 0x4988 <fputc+0x3c>
    497c:	e8 85       	ldd	r30, Y+8	; 0x08
    497e:	f9 85       	ldd	r31, Y+9	; 0x09
    4980:	80 2f       	mov	r24, r16
    4982:	09 95       	icall
    4984:	00 97       	sbiw	r24, 0x00	; 0
    4986:	31 f4       	brne	.+12     	; 0x4994 <fputc+0x48>
    4988:	8e 81       	ldd	r24, Y+6	; 0x06
    498a:	9f 81       	ldd	r25, Y+7	; 0x07
    498c:	01 96       	adiw	r24, 0x01	; 1
    498e:	8e 83       	std	Y+6, r24	; 0x06
    4990:	9f 83       	std	Y+7, r25	; 0x07
    4992:	02 c0       	rjmp	.+4      	; 0x4998 <fputc+0x4c>
    4994:	0f ef       	ldi	r16, 0xFF	; 255
    4996:	1f ef       	ldi	r17, 0xFF	; 255
    4998:	c8 01       	movw	r24, r16
    499a:	df 91       	pop	r29
    499c:	cf 91       	pop	r28
    499e:	1f 91       	pop	r17
    49a0:	0f 91       	pop	r16
    49a2:	08 95       	ret

000049a4 <gets>:
    49a4:	ef 92       	push	r14
    49a6:	ff 92       	push	r15
    49a8:	0f 93       	push	r16
    49aa:	1f 93       	push	r17
    49ac:	cf 93       	push	r28
    49ae:	df 93       	push	r29
    49b0:	ec 01       	movw	r28, r24
    49b2:	e0 91 25 23 	lds	r30, 0x2325
    49b6:	f0 91 26 23 	lds	r31, 0x2326
    49ba:	83 81       	ldd	r24, Z+3	; 0x03
    49bc:	80 ff       	sbrs	r24, 0
    49be:	15 c0       	rjmp	.+42     	; 0x49ea <gets+0x46>
    49c0:	8e 01       	movw	r16, r28
    49c2:	01 c0       	rjmp	.+2      	; 0x49c6 <gets+0x22>
    49c4:	8f 01       	movw	r16, r30
    49c6:	80 91 25 23 	lds	r24, 0x2325
    49ca:	90 91 26 23 	lds	r25, 0x2326
    49ce:	0e 94 64 24 	call	0x48c8	; 0x48c8 <fgetc>
    49d2:	2f ef       	ldi	r18, 0xFF	; 255
    49d4:	8f 3f       	cpi	r24, 0xFF	; 255
    49d6:	92 07       	cpc	r25, r18
    49d8:	41 f0       	breq	.+16     	; 0x49ea <gets+0x46>
    49da:	f8 01       	movw	r30, r16
    49dc:	81 93       	st	Z+, r24
    49de:	8a 30       	cpi	r24, 0x0A	; 10
    49e0:	91 05       	cpc	r25, r1
    49e2:	81 f7       	brne	.-32     	; 0x49c4 <gets+0x20>
    49e4:	f8 01       	movw	r30, r16
    49e6:	10 82       	st	Z, r1
    49e8:	02 c0       	rjmp	.+4      	; 0x49ee <gets+0x4a>
    49ea:	c0 e0       	ldi	r28, 0x00	; 0
    49ec:	d0 e0       	ldi	r29, 0x00	; 0
    49ee:	7e 01       	movw	r14, r28
    49f0:	ce 01       	movw	r24, r28
    49f2:	cd b7       	in	r28, 0x3d	; 61
    49f4:	de b7       	in	r29, 0x3e	; 62
    49f6:	e6 e0       	ldi	r30, 0x06	; 6
    49f8:	0c 94 a1 27 	jmp	0x4f42	; 0x4f42 <__epilogue_restores__+0x18>

000049fc <printf_P>:
    49fc:	a0 e0       	ldi	r26, 0x00	; 0
    49fe:	b0 e0       	ldi	r27, 0x00	; 0
    4a00:	e4 e0       	ldi	r30, 0x04	; 4
    4a02:	f5 e2       	ldi	r31, 0x25	; 37
    4a04:	0c 94 8c 27 	jmp	0x4f18	; 0x4f18 <__prologue_saves__+0x20>
    4a08:	fe 01       	movw	r30, r28
    4a0a:	35 96       	adiw	r30, 0x05	; 5
    4a0c:	61 91       	ld	r22, Z+
    4a0e:	71 91       	ld	r23, Z+
    4a10:	80 91 27 23 	lds	r24, 0x2327
    4a14:	90 91 28 23 	lds	r25, 0x2328
    4a18:	dc 01       	movw	r26, r24
    4a1a:	13 96       	adiw	r26, 0x03	; 3
    4a1c:	2c 91       	ld	r18, X
    4a1e:	13 97       	sbiw	r26, 0x03	; 3
    4a20:	28 60       	ori	r18, 0x08	; 8
    4a22:	13 96       	adiw	r26, 0x03	; 3
    4a24:	2c 93       	st	X, r18
    4a26:	af 01       	movw	r20, r30
    4a28:	0e 94 21 25 	call	0x4a42	; 0x4a42 <vfprintf>
    4a2c:	e0 91 27 23 	lds	r30, 0x2327
    4a30:	f0 91 28 23 	lds	r31, 0x2328
    4a34:	23 81       	ldd	r18, Z+3	; 0x03
    4a36:	27 7f       	andi	r18, 0xF7	; 247
    4a38:	23 83       	std	Z+3, r18	; 0x03
    4a3a:	20 96       	adiw	r28, 0x00	; 0
    4a3c:	e2 e0       	ldi	r30, 0x02	; 2
    4a3e:	0c 94 a5 27 	jmp	0x4f4a	; 0x4f4a <__epilogue_restores__+0x20>

00004a42 <vfprintf>:
    4a42:	ac e0       	ldi	r26, 0x0C	; 12
    4a44:	b0 e0       	ldi	r27, 0x00	; 0
    4a46:	e7 e2       	ldi	r30, 0x27	; 39
    4a48:	f5 e2       	ldi	r31, 0x25	; 37
    4a4a:	0c 94 7c 27 	jmp	0x4ef8	; 0x4ef8 <__prologue_saves__>
    4a4e:	6c 01       	movw	r12, r24
    4a50:	1b 01       	movw	r2, r22
    4a52:	8a 01       	movw	r16, r20
    4a54:	fc 01       	movw	r30, r24
    4a56:	16 82       	std	Z+6, r1	; 0x06
    4a58:	17 82       	std	Z+7, r1	; 0x07
    4a5a:	83 81       	ldd	r24, Z+3	; 0x03
    4a5c:	81 ff       	sbrs	r24, 1
    4a5e:	d1 c1       	rjmp	.+930    	; 0x4e02 <vfprintf+0x3c0>
    4a60:	2e 01       	movw	r4, r28
    4a62:	08 94       	sec
    4a64:	41 1c       	adc	r4, r1
    4a66:	51 1c       	adc	r5, r1
    4a68:	f6 01       	movw	r30, r12
    4a6a:	93 81       	ldd	r25, Z+3	; 0x03
    4a6c:	f1 01       	movw	r30, r2
    4a6e:	93 fd       	sbrc	r25, 3
    4a70:	85 91       	lpm	r24, Z+
    4a72:	93 ff       	sbrs	r25, 3
    4a74:	81 91       	ld	r24, Z+
    4a76:	1f 01       	movw	r2, r30
    4a78:	88 23       	and	r24, r24
    4a7a:	09 f4       	brne	.+2      	; 0x4a7e <vfprintf+0x3c>
    4a7c:	be c1       	rjmp	.+892    	; 0x4dfa <vfprintf+0x3b8>
    4a7e:	85 32       	cpi	r24, 0x25	; 37
    4a80:	39 f4       	brne	.+14     	; 0x4a90 <vfprintf+0x4e>
    4a82:	93 fd       	sbrc	r25, 3
    4a84:	85 91       	lpm	r24, Z+
    4a86:	93 ff       	sbrs	r25, 3
    4a88:	81 91       	ld	r24, Z+
    4a8a:	1f 01       	movw	r2, r30
    4a8c:	85 32       	cpi	r24, 0x25	; 37
    4a8e:	29 f4       	brne	.+10     	; 0x4a9a <vfprintf+0x58>
    4a90:	90 e0       	ldi	r25, 0x00	; 0
    4a92:	b6 01       	movw	r22, r12
    4a94:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4a98:	e7 cf       	rjmp	.-50     	; 0x4a68 <vfprintf+0x26>
    4a9a:	ee 24       	eor	r14, r14
    4a9c:	ff 24       	eor	r15, r15
    4a9e:	20 e0       	ldi	r18, 0x00	; 0
    4aa0:	20 32       	cpi	r18, 0x20	; 32
    4aa2:	b0 f4       	brcc	.+44     	; 0x4ad0 <vfprintf+0x8e>
    4aa4:	8b 32       	cpi	r24, 0x2B	; 43
    4aa6:	69 f0       	breq	.+26     	; 0x4ac2 <vfprintf+0x80>
    4aa8:	8c 32       	cpi	r24, 0x2C	; 44
    4aaa:	28 f4       	brcc	.+10     	; 0x4ab6 <vfprintf+0x74>
    4aac:	80 32       	cpi	r24, 0x20	; 32
    4aae:	51 f0       	breq	.+20     	; 0x4ac4 <vfprintf+0x82>
    4ab0:	83 32       	cpi	r24, 0x23	; 35
    4ab2:	71 f4       	brne	.+28     	; 0x4ad0 <vfprintf+0x8e>
    4ab4:	0b c0       	rjmp	.+22     	; 0x4acc <vfprintf+0x8a>
    4ab6:	8d 32       	cpi	r24, 0x2D	; 45
    4ab8:	39 f0       	breq	.+14     	; 0x4ac8 <vfprintf+0x86>
    4aba:	80 33       	cpi	r24, 0x30	; 48
    4abc:	49 f4       	brne	.+18     	; 0x4ad0 <vfprintf+0x8e>
    4abe:	21 60       	ori	r18, 0x01	; 1
    4ac0:	2c c0       	rjmp	.+88     	; 0x4b1a <vfprintf+0xd8>
    4ac2:	22 60       	ori	r18, 0x02	; 2
    4ac4:	24 60       	ori	r18, 0x04	; 4
    4ac6:	29 c0       	rjmp	.+82     	; 0x4b1a <vfprintf+0xd8>
    4ac8:	28 60       	ori	r18, 0x08	; 8
    4aca:	27 c0       	rjmp	.+78     	; 0x4b1a <vfprintf+0xd8>
    4acc:	20 61       	ori	r18, 0x10	; 16
    4ace:	25 c0       	rjmp	.+74     	; 0x4b1a <vfprintf+0xd8>
    4ad0:	27 fd       	sbrc	r18, 7
    4ad2:	2c c0       	rjmp	.+88     	; 0x4b2c <vfprintf+0xea>
    4ad4:	38 2f       	mov	r19, r24
    4ad6:	30 53       	subi	r19, 0x30	; 48
    4ad8:	3a 30       	cpi	r19, 0x0A	; 10
    4ada:	98 f4       	brcc	.+38     	; 0x4b02 <vfprintf+0xc0>
    4adc:	26 ff       	sbrs	r18, 6
    4ade:	08 c0       	rjmp	.+16     	; 0x4af0 <vfprintf+0xae>
    4ae0:	8e 2d       	mov	r24, r14
    4ae2:	88 0f       	add	r24, r24
    4ae4:	e8 2e       	mov	r14, r24
    4ae6:	ee 0c       	add	r14, r14
    4ae8:	ee 0c       	add	r14, r14
    4aea:	e8 0e       	add	r14, r24
    4aec:	e3 0e       	add	r14, r19
    4aee:	15 c0       	rjmp	.+42     	; 0x4b1a <vfprintf+0xd8>
    4af0:	8f 2d       	mov	r24, r15
    4af2:	88 0f       	add	r24, r24
    4af4:	f8 2e       	mov	r15, r24
    4af6:	ff 0c       	add	r15, r15
    4af8:	ff 0c       	add	r15, r15
    4afa:	f8 0e       	add	r15, r24
    4afc:	f3 0e       	add	r15, r19
    4afe:	20 62       	ori	r18, 0x20	; 32
    4b00:	0c c0       	rjmp	.+24     	; 0x4b1a <vfprintf+0xd8>
    4b02:	8e 32       	cpi	r24, 0x2E	; 46
    4b04:	21 f4       	brne	.+8      	; 0x4b0e <vfprintf+0xcc>
    4b06:	26 fd       	sbrc	r18, 6
    4b08:	78 c1       	rjmp	.+752    	; 0x4dfa <vfprintf+0x3b8>
    4b0a:	20 64       	ori	r18, 0x40	; 64
    4b0c:	06 c0       	rjmp	.+12     	; 0x4b1a <vfprintf+0xd8>
    4b0e:	8c 36       	cpi	r24, 0x6C	; 108
    4b10:	11 f4       	brne	.+4      	; 0x4b16 <vfprintf+0xd4>
    4b12:	20 68       	ori	r18, 0x80	; 128
    4b14:	02 c0       	rjmp	.+4      	; 0x4b1a <vfprintf+0xd8>
    4b16:	88 36       	cpi	r24, 0x68	; 104
    4b18:	49 f4       	brne	.+18     	; 0x4b2c <vfprintf+0xea>
    4b1a:	f1 01       	movw	r30, r2
    4b1c:	93 fd       	sbrc	r25, 3
    4b1e:	85 91       	lpm	r24, Z+
    4b20:	93 ff       	sbrs	r25, 3
    4b22:	81 91       	ld	r24, Z+
    4b24:	1f 01       	movw	r2, r30
    4b26:	88 23       	and	r24, r24
    4b28:	09 f0       	breq	.+2      	; 0x4b2c <vfprintf+0xea>
    4b2a:	ba cf       	rjmp	.-140    	; 0x4aa0 <vfprintf+0x5e>
    4b2c:	98 2f       	mov	r25, r24
    4b2e:	95 54       	subi	r25, 0x45	; 69
    4b30:	93 30       	cpi	r25, 0x03	; 3
    4b32:	18 f0       	brcs	.+6      	; 0x4b3a <vfprintf+0xf8>
    4b34:	90 52       	subi	r25, 0x20	; 32
    4b36:	93 30       	cpi	r25, 0x03	; 3
    4b38:	28 f4       	brcc	.+10     	; 0x4b44 <vfprintf+0x102>
    4b3a:	0c 5f       	subi	r16, 0xFC	; 252
    4b3c:	1f 4f       	sbci	r17, 0xFF	; 255
    4b3e:	ff e3       	ldi	r31, 0x3F	; 63
    4b40:	f9 83       	std	Y+1, r31	; 0x01
    4b42:	0d c0       	rjmp	.+26     	; 0x4b5e <vfprintf+0x11c>
    4b44:	83 36       	cpi	r24, 0x63	; 99
    4b46:	31 f0       	breq	.+12     	; 0x4b54 <vfprintf+0x112>
    4b48:	83 37       	cpi	r24, 0x73	; 115
    4b4a:	71 f0       	breq	.+28     	; 0x4b68 <vfprintf+0x126>
    4b4c:	83 35       	cpi	r24, 0x53	; 83
    4b4e:	09 f0       	breq	.+2      	; 0x4b52 <vfprintf+0x110>
    4b50:	60 c0       	rjmp	.+192    	; 0x4c12 <vfprintf+0x1d0>
    4b52:	22 c0       	rjmp	.+68     	; 0x4b98 <vfprintf+0x156>
    4b54:	f8 01       	movw	r30, r16
    4b56:	80 81       	ld	r24, Z
    4b58:	89 83       	std	Y+1, r24	; 0x01
    4b5a:	0e 5f       	subi	r16, 0xFE	; 254
    4b5c:	1f 4f       	sbci	r17, 0xFF	; 255
    4b5e:	42 01       	movw	r8, r4
    4b60:	71 e0       	ldi	r23, 0x01	; 1
    4b62:	a7 2e       	mov	r10, r23
    4b64:	b1 2c       	mov	r11, r1
    4b66:	16 c0       	rjmp	.+44     	; 0x4b94 <vfprintf+0x152>
    4b68:	62 e0       	ldi	r22, 0x02	; 2
    4b6a:	66 2e       	mov	r6, r22
    4b6c:	71 2c       	mov	r7, r1
    4b6e:	60 0e       	add	r6, r16
    4b70:	71 1e       	adc	r7, r17
    4b72:	f8 01       	movw	r30, r16
    4b74:	80 80       	ld	r8, Z
    4b76:	91 80       	ldd	r9, Z+1	; 0x01
    4b78:	26 ff       	sbrs	r18, 6
    4b7a:	03 c0       	rjmp	.+6      	; 0x4b82 <vfprintf+0x140>
    4b7c:	6e 2d       	mov	r22, r14
    4b7e:	70 e0       	ldi	r23, 0x00	; 0
    4b80:	02 c0       	rjmp	.+4      	; 0x4b86 <vfprintf+0x144>
    4b82:	6f ef       	ldi	r22, 0xFF	; 255
    4b84:	7f ef       	ldi	r23, 0xFF	; 255
    4b86:	c4 01       	movw	r24, r8
    4b88:	2c 87       	std	Y+12, r18	; 0x0c
    4b8a:	0e 94 13 27 	call	0x4e26	; 0x4e26 <strnlen>
    4b8e:	5c 01       	movw	r10, r24
    4b90:	83 01       	movw	r16, r6
    4b92:	2c 85       	ldd	r18, Y+12	; 0x0c
    4b94:	2f 77       	andi	r18, 0x7F	; 127
    4b96:	17 c0       	rjmp	.+46     	; 0x4bc6 <vfprintf+0x184>
    4b98:	52 e0       	ldi	r21, 0x02	; 2
    4b9a:	65 2e       	mov	r6, r21
    4b9c:	71 2c       	mov	r7, r1
    4b9e:	60 0e       	add	r6, r16
    4ba0:	71 1e       	adc	r7, r17
    4ba2:	f8 01       	movw	r30, r16
    4ba4:	80 80       	ld	r8, Z
    4ba6:	91 80       	ldd	r9, Z+1	; 0x01
    4ba8:	26 ff       	sbrs	r18, 6
    4baa:	03 c0       	rjmp	.+6      	; 0x4bb2 <vfprintf+0x170>
    4bac:	6e 2d       	mov	r22, r14
    4bae:	70 e0       	ldi	r23, 0x00	; 0
    4bb0:	02 c0       	rjmp	.+4      	; 0x4bb6 <vfprintf+0x174>
    4bb2:	6f ef       	ldi	r22, 0xFF	; 255
    4bb4:	7f ef       	ldi	r23, 0xFF	; 255
    4bb6:	c4 01       	movw	r24, r8
    4bb8:	2c 87       	std	Y+12, r18	; 0x0c
    4bba:	0e 94 08 27 	call	0x4e10	; 0x4e10 <strnlen_P>
    4bbe:	5c 01       	movw	r10, r24
    4bc0:	2c 85       	ldd	r18, Y+12	; 0x0c
    4bc2:	20 68       	ori	r18, 0x80	; 128
    4bc4:	83 01       	movw	r16, r6
    4bc6:	23 fd       	sbrc	r18, 3
    4bc8:	20 c0       	rjmp	.+64     	; 0x4c0a <vfprintf+0x1c8>
    4bca:	08 c0       	rjmp	.+16     	; 0x4bdc <vfprintf+0x19a>
    4bcc:	80 e2       	ldi	r24, 0x20	; 32
    4bce:	90 e0       	ldi	r25, 0x00	; 0
    4bd0:	b6 01       	movw	r22, r12
    4bd2:	2c 87       	std	Y+12, r18	; 0x0c
    4bd4:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4bd8:	fa 94       	dec	r15
    4bda:	2c 85       	ldd	r18, Y+12	; 0x0c
    4bdc:	8f 2d       	mov	r24, r15
    4bde:	90 e0       	ldi	r25, 0x00	; 0
    4be0:	a8 16       	cp	r10, r24
    4be2:	b9 06       	cpc	r11, r25
    4be4:	98 f3       	brcs	.-26     	; 0x4bcc <vfprintf+0x18a>
    4be6:	11 c0       	rjmp	.+34     	; 0x4c0a <vfprintf+0x1c8>
    4be8:	f4 01       	movw	r30, r8
    4bea:	27 fd       	sbrc	r18, 7
    4bec:	85 91       	lpm	r24, Z+
    4bee:	27 ff       	sbrs	r18, 7
    4bf0:	81 91       	ld	r24, Z+
    4bf2:	4f 01       	movw	r8, r30
    4bf4:	90 e0       	ldi	r25, 0x00	; 0
    4bf6:	b6 01       	movw	r22, r12
    4bf8:	2c 87       	std	Y+12, r18	; 0x0c
    4bfa:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4bfe:	2c 85       	ldd	r18, Y+12	; 0x0c
    4c00:	f1 10       	cpse	r15, r1
    4c02:	fa 94       	dec	r15
    4c04:	08 94       	sec
    4c06:	a1 08       	sbc	r10, r1
    4c08:	b1 08       	sbc	r11, r1
    4c0a:	a1 14       	cp	r10, r1
    4c0c:	b1 04       	cpc	r11, r1
    4c0e:	61 f7       	brne	.-40     	; 0x4be8 <vfprintf+0x1a6>
    4c10:	f1 c0       	rjmp	.+482    	; 0x4df4 <vfprintf+0x3b2>
    4c12:	84 36       	cpi	r24, 0x64	; 100
    4c14:	11 f0       	breq	.+4      	; 0x4c1a <vfprintf+0x1d8>
    4c16:	89 36       	cpi	r24, 0x69	; 105
    4c18:	49 f5       	brne	.+82     	; 0x4c6c <vfprintf+0x22a>
    4c1a:	27 ff       	sbrs	r18, 7
    4c1c:	08 c0       	rjmp	.+16     	; 0x4c2e <vfprintf+0x1ec>
    4c1e:	f8 01       	movw	r30, r16
    4c20:	60 81       	ld	r22, Z
    4c22:	71 81       	ldd	r23, Z+1	; 0x01
    4c24:	82 81       	ldd	r24, Z+2	; 0x02
    4c26:	93 81       	ldd	r25, Z+3	; 0x03
    4c28:	0c 5f       	subi	r16, 0xFC	; 252
    4c2a:	1f 4f       	sbci	r17, 0xFF	; 255
    4c2c:	09 c0       	rjmp	.+18     	; 0x4c40 <vfprintf+0x1fe>
    4c2e:	f8 01       	movw	r30, r16
    4c30:	60 81       	ld	r22, Z
    4c32:	71 81       	ldd	r23, Z+1	; 0x01
    4c34:	88 27       	eor	r24, r24
    4c36:	77 fd       	sbrc	r23, 7
    4c38:	80 95       	com	r24
    4c3a:	98 2f       	mov	r25, r24
    4c3c:	0e 5f       	subi	r16, 0xFE	; 254
    4c3e:	1f 4f       	sbci	r17, 0xFF	; 255
    4c40:	4f e6       	ldi	r20, 0x6F	; 111
    4c42:	b4 2e       	mov	r11, r20
    4c44:	b2 22       	and	r11, r18
    4c46:	97 ff       	sbrs	r25, 7
    4c48:	09 c0       	rjmp	.+18     	; 0x4c5c <vfprintf+0x21a>
    4c4a:	90 95       	com	r25
    4c4c:	80 95       	com	r24
    4c4e:	70 95       	com	r23
    4c50:	61 95       	neg	r22
    4c52:	7f 4f       	sbci	r23, 0xFF	; 255
    4c54:	8f 4f       	sbci	r24, 0xFF	; 255
    4c56:	9f 4f       	sbci	r25, 0xFF	; 255
    4c58:	f0 e8       	ldi	r31, 0x80	; 128
    4c5a:	bf 2a       	or	r11, r31
    4c5c:	a2 01       	movw	r20, r4
    4c5e:	2a e0       	ldi	r18, 0x0A	; 10
    4c60:	30 e0       	ldi	r19, 0x00	; 0
    4c62:	0e 94 1e 27 	call	0x4e3c	; 0x4e3c <__ultoa_invert>
    4c66:	78 2e       	mov	r7, r24
    4c68:	74 18       	sub	r7, r4
    4c6a:	45 c0       	rjmp	.+138    	; 0x4cf6 <vfprintf+0x2b4>
    4c6c:	85 37       	cpi	r24, 0x75	; 117
    4c6e:	31 f4       	brne	.+12     	; 0x4c7c <vfprintf+0x23a>
    4c70:	3f ee       	ldi	r19, 0xEF	; 239
    4c72:	b3 2e       	mov	r11, r19
    4c74:	b2 22       	and	r11, r18
    4c76:	2a e0       	ldi	r18, 0x0A	; 10
    4c78:	30 e0       	ldi	r19, 0x00	; 0
    4c7a:	25 c0       	rjmp	.+74     	; 0x4cc6 <vfprintf+0x284>
    4c7c:	99 ef       	ldi	r25, 0xF9	; 249
    4c7e:	b9 2e       	mov	r11, r25
    4c80:	b2 22       	and	r11, r18
    4c82:	8f 36       	cpi	r24, 0x6F	; 111
    4c84:	c1 f0       	breq	.+48     	; 0x4cb6 <vfprintf+0x274>
    4c86:	80 37       	cpi	r24, 0x70	; 112
    4c88:	20 f4       	brcc	.+8      	; 0x4c92 <vfprintf+0x250>
    4c8a:	88 35       	cpi	r24, 0x58	; 88
    4c8c:	09 f0       	breq	.+2      	; 0x4c90 <vfprintf+0x24e>
    4c8e:	b5 c0       	rjmp	.+362    	; 0x4dfa <vfprintf+0x3b8>
    4c90:	0d c0       	rjmp	.+26     	; 0x4cac <vfprintf+0x26a>
    4c92:	80 37       	cpi	r24, 0x70	; 112
    4c94:	21 f0       	breq	.+8      	; 0x4c9e <vfprintf+0x25c>
    4c96:	88 37       	cpi	r24, 0x78	; 120
    4c98:	09 f0       	breq	.+2      	; 0x4c9c <vfprintf+0x25a>
    4c9a:	af c0       	rjmp	.+350    	; 0x4dfa <vfprintf+0x3b8>
    4c9c:	02 c0       	rjmp	.+4      	; 0x4ca2 <vfprintf+0x260>
    4c9e:	20 e1       	ldi	r18, 0x10	; 16
    4ca0:	b2 2a       	or	r11, r18
    4ca2:	b4 fe       	sbrs	r11, 4
    4ca4:	0b c0       	rjmp	.+22     	; 0x4cbc <vfprintf+0x27a>
    4ca6:	84 e0       	ldi	r24, 0x04	; 4
    4ca8:	b8 2a       	or	r11, r24
    4caa:	08 c0       	rjmp	.+16     	; 0x4cbc <vfprintf+0x27a>
    4cac:	b4 fe       	sbrs	r11, 4
    4cae:	09 c0       	rjmp	.+18     	; 0x4cc2 <vfprintf+0x280>
    4cb0:	e6 e0       	ldi	r30, 0x06	; 6
    4cb2:	be 2a       	or	r11, r30
    4cb4:	06 c0       	rjmp	.+12     	; 0x4cc2 <vfprintf+0x280>
    4cb6:	28 e0       	ldi	r18, 0x08	; 8
    4cb8:	30 e0       	ldi	r19, 0x00	; 0
    4cba:	05 c0       	rjmp	.+10     	; 0x4cc6 <vfprintf+0x284>
    4cbc:	20 e1       	ldi	r18, 0x10	; 16
    4cbe:	30 e0       	ldi	r19, 0x00	; 0
    4cc0:	02 c0       	rjmp	.+4      	; 0x4cc6 <vfprintf+0x284>
    4cc2:	20 e1       	ldi	r18, 0x10	; 16
    4cc4:	32 e0       	ldi	r19, 0x02	; 2
    4cc6:	b7 fe       	sbrs	r11, 7
    4cc8:	08 c0       	rjmp	.+16     	; 0x4cda <vfprintf+0x298>
    4cca:	f8 01       	movw	r30, r16
    4ccc:	60 81       	ld	r22, Z
    4cce:	71 81       	ldd	r23, Z+1	; 0x01
    4cd0:	82 81       	ldd	r24, Z+2	; 0x02
    4cd2:	93 81       	ldd	r25, Z+3	; 0x03
    4cd4:	0c 5f       	subi	r16, 0xFC	; 252
    4cd6:	1f 4f       	sbci	r17, 0xFF	; 255
    4cd8:	07 c0       	rjmp	.+14     	; 0x4ce8 <vfprintf+0x2a6>
    4cda:	f8 01       	movw	r30, r16
    4cdc:	60 81       	ld	r22, Z
    4cde:	71 81       	ldd	r23, Z+1	; 0x01
    4ce0:	80 e0       	ldi	r24, 0x00	; 0
    4ce2:	90 e0       	ldi	r25, 0x00	; 0
    4ce4:	0e 5f       	subi	r16, 0xFE	; 254
    4ce6:	1f 4f       	sbci	r17, 0xFF	; 255
    4ce8:	a2 01       	movw	r20, r4
    4cea:	0e 94 1e 27 	call	0x4e3c	; 0x4e3c <__ultoa_invert>
    4cee:	78 2e       	mov	r7, r24
    4cf0:	74 18       	sub	r7, r4
    4cf2:	ff e7       	ldi	r31, 0x7F	; 127
    4cf4:	bf 22       	and	r11, r31
    4cf6:	b6 fe       	sbrs	r11, 6
    4cf8:	0b c0       	rjmp	.+22     	; 0x4d10 <vfprintf+0x2ce>
    4cfa:	2e ef       	ldi	r18, 0xFE	; 254
    4cfc:	b2 22       	and	r11, r18
    4cfe:	7e 14       	cp	r7, r14
    4d00:	38 f4       	brcc	.+14     	; 0x4d10 <vfprintf+0x2ce>
    4d02:	b4 fe       	sbrs	r11, 4
    4d04:	07 c0       	rjmp	.+14     	; 0x4d14 <vfprintf+0x2d2>
    4d06:	b2 fc       	sbrc	r11, 2
    4d08:	05 c0       	rjmp	.+10     	; 0x4d14 <vfprintf+0x2d2>
    4d0a:	8f ee       	ldi	r24, 0xEF	; 239
    4d0c:	b8 22       	and	r11, r24
    4d0e:	02 c0       	rjmp	.+4      	; 0x4d14 <vfprintf+0x2d2>
    4d10:	a7 2c       	mov	r10, r7
    4d12:	01 c0       	rjmp	.+2      	; 0x4d16 <vfprintf+0x2d4>
    4d14:	ae 2c       	mov	r10, r14
    4d16:	8b 2d       	mov	r24, r11
    4d18:	90 e0       	ldi	r25, 0x00	; 0
    4d1a:	b4 fe       	sbrs	r11, 4
    4d1c:	0d c0       	rjmp	.+26     	; 0x4d38 <vfprintf+0x2f6>
    4d1e:	fe 01       	movw	r30, r28
    4d20:	e7 0d       	add	r30, r7
    4d22:	f1 1d       	adc	r31, r1
    4d24:	20 81       	ld	r18, Z
    4d26:	20 33       	cpi	r18, 0x30	; 48
    4d28:	19 f4       	brne	.+6      	; 0x4d30 <vfprintf+0x2ee>
    4d2a:	e9 ee       	ldi	r30, 0xE9	; 233
    4d2c:	be 22       	and	r11, r30
    4d2e:	09 c0       	rjmp	.+18     	; 0x4d42 <vfprintf+0x300>
    4d30:	a3 94       	inc	r10
    4d32:	b2 fe       	sbrs	r11, 2
    4d34:	06 c0       	rjmp	.+12     	; 0x4d42 <vfprintf+0x300>
    4d36:	04 c0       	rjmp	.+8      	; 0x4d40 <vfprintf+0x2fe>
    4d38:	86 78       	andi	r24, 0x86	; 134
    4d3a:	90 70       	andi	r25, 0x00	; 0
    4d3c:	00 97       	sbiw	r24, 0x00	; 0
    4d3e:	09 f0       	breq	.+2      	; 0x4d42 <vfprintf+0x300>
    4d40:	a3 94       	inc	r10
    4d42:	8b 2c       	mov	r8, r11
    4d44:	99 24       	eor	r9, r9
    4d46:	b3 fc       	sbrc	r11, 3
    4d48:	14 c0       	rjmp	.+40     	; 0x4d72 <vfprintf+0x330>
    4d4a:	b0 fe       	sbrs	r11, 0
    4d4c:	0f c0       	rjmp	.+30     	; 0x4d6c <vfprintf+0x32a>
    4d4e:	af 14       	cp	r10, r15
    4d50:	28 f4       	brcc	.+10     	; 0x4d5c <vfprintf+0x31a>
    4d52:	e7 2c       	mov	r14, r7
    4d54:	ef 0c       	add	r14, r15
    4d56:	ea 18       	sub	r14, r10
    4d58:	af 2c       	mov	r10, r15
    4d5a:	08 c0       	rjmp	.+16     	; 0x4d6c <vfprintf+0x32a>
    4d5c:	e7 2c       	mov	r14, r7
    4d5e:	06 c0       	rjmp	.+12     	; 0x4d6c <vfprintf+0x32a>
    4d60:	80 e2       	ldi	r24, 0x20	; 32
    4d62:	90 e0       	ldi	r25, 0x00	; 0
    4d64:	b6 01       	movw	r22, r12
    4d66:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4d6a:	a3 94       	inc	r10
    4d6c:	af 14       	cp	r10, r15
    4d6e:	c0 f3       	brcs	.-16     	; 0x4d60 <vfprintf+0x31e>
    4d70:	04 c0       	rjmp	.+8      	; 0x4d7a <vfprintf+0x338>
    4d72:	af 14       	cp	r10, r15
    4d74:	10 f4       	brcc	.+4      	; 0x4d7a <vfprintf+0x338>
    4d76:	fa 18       	sub	r15, r10
    4d78:	01 c0       	rjmp	.+2      	; 0x4d7c <vfprintf+0x33a>
    4d7a:	ff 24       	eor	r15, r15
    4d7c:	84 fe       	sbrs	r8, 4
    4d7e:	0f c0       	rjmp	.+30     	; 0x4d9e <vfprintf+0x35c>
    4d80:	80 e3       	ldi	r24, 0x30	; 48
    4d82:	90 e0       	ldi	r25, 0x00	; 0
    4d84:	b6 01       	movw	r22, r12
    4d86:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4d8a:	82 fe       	sbrs	r8, 2
    4d8c:	1f c0       	rjmp	.+62     	; 0x4dcc <vfprintf+0x38a>
    4d8e:	81 fe       	sbrs	r8, 1
    4d90:	03 c0       	rjmp	.+6      	; 0x4d98 <vfprintf+0x356>
    4d92:	88 e5       	ldi	r24, 0x58	; 88
    4d94:	90 e0       	ldi	r25, 0x00	; 0
    4d96:	10 c0       	rjmp	.+32     	; 0x4db8 <vfprintf+0x376>
    4d98:	88 e7       	ldi	r24, 0x78	; 120
    4d9a:	90 e0       	ldi	r25, 0x00	; 0
    4d9c:	0d c0       	rjmp	.+26     	; 0x4db8 <vfprintf+0x376>
    4d9e:	c4 01       	movw	r24, r8
    4da0:	86 78       	andi	r24, 0x86	; 134
    4da2:	90 70       	andi	r25, 0x00	; 0
    4da4:	00 97       	sbiw	r24, 0x00	; 0
    4da6:	91 f0       	breq	.+36     	; 0x4dcc <vfprintf+0x38a>
    4da8:	81 fc       	sbrc	r8, 1
    4daa:	02 c0       	rjmp	.+4      	; 0x4db0 <vfprintf+0x36e>
    4dac:	80 e2       	ldi	r24, 0x20	; 32
    4dae:	01 c0       	rjmp	.+2      	; 0x4db2 <vfprintf+0x370>
    4db0:	8b e2       	ldi	r24, 0x2B	; 43
    4db2:	b7 fc       	sbrc	r11, 7
    4db4:	8d e2       	ldi	r24, 0x2D	; 45
    4db6:	90 e0       	ldi	r25, 0x00	; 0
    4db8:	b6 01       	movw	r22, r12
    4dba:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4dbe:	06 c0       	rjmp	.+12     	; 0x4dcc <vfprintf+0x38a>
    4dc0:	80 e3       	ldi	r24, 0x30	; 48
    4dc2:	90 e0       	ldi	r25, 0x00	; 0
    4dc4:	b6 01       	movw	r22, r12
    4dc6:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4dca:	ea 94       	dec	r14
    4dcc:	7e 14       	cp	r7, r14
    4dce:	c0 f3       	brcs	.-16     	; 0x4dc0 <vfprintf+0x37e>
    4dd0:	7a 94       	dec	r7
    4dd2:	f2 01       	movw	r30, r4
    4dd4:	e7 0d       	add	r30, r7
    4dd6:	f1 1d       	adc	r31, r1
    4dd8:	80 81       	ld	r24, Z
    4dda:	90 e0       	ldi	r25, 0x00	; 0
    4ddc:	b6 01       	movw	r22, r12
    4dde:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4de2:	77 20       	and	r7, r7
    4de4:	a9 f7       	brne	.-22     	; 0x4dd0 <vfprintf+0x38e>
    4de6:	06 c0       	rjmp	.+12     	; 0x4df4 <vfprintf+0x3b2>
    4de8:	80 e2       	ldi	r24, 0x20	; 32
    4dea:	90 e0       	ldi	r25, 0x00	; 0
    4dec:	b6 01       	movw	r22, r12
    4dee:	0e 94 a6 24 	call	0x494c	; 0x494c <fputc>
    4df2:	fa 94       	dec	r15
    4df4:	ff 20       	and	r15, r15
    4df6:	c1 f7       	brne	.-16     	; 0x4de8 <vfprintf+0x3a6>
    4df8:	37 ce       	rjmp	.-914    	; 0x4a68 <vfprintf+0x26>
    4dfa:	f6 01       	movw	r30, r12
    4dfc:	26 81       	ldd	r18, Z+6	; 0x06
    4dfe:	37 81       	ldd	r19, Z+7	; 0x07
    4e00:	02 c0       	rjmp	.+4      	; 0x4e06 <vfprintf+0x3c4>
    4e02:	2f ef       	ldi	r18, 0xFF	; 255
    4e04:	3f ef       	ldi	r19, 0xFF	; 255
    4e06:	c9 01       	movw	r24, r18
    4e08:	2c 96       	adiw	r28, 0x0c	; 12
    4e0a:	e2 e1       	ldi	r30, 0x12	; 18
    4e0c:	0c 94 95 27 	jmp	0x4f2a	; 0x4f2a <__epilogue_restores__>

00004e10 <strnlen_P>:
    4e10:	fc 01       	movw	r30, r24
    4e12:	05 90       	lpm	r0, Z+
    4e14:	61 50       	subi	r22, 0x01	; 1
    4e16:	70 40       	sbci	r23, 0x00	; 0
    4e18:	01 10       	cpse	r0, r1
    4e1a:	d8 f7       	brcc	.-10     	; 0x4e12 <strnlen_P+0x2>
    4e1c:	80 95       	com	r24
    4e1e:	90 95       	com	r25
    4e20:	8e 0f       	add	r24, r30
    4e22:	9f 1f       	adc	r25, r31
    4e24:	08 95       	ret

00004e26 <strnlen>:
    4e26:	fc 01       	movw	r30, r24
    4e28:	61 50       	subi	r22, 0x01	; 1
    4e2a:	70 40       	sbci	r23, 0x00	; 0
    4e2c:	01 90       	ld	r0, Z+
    4e2e:	01 10       	cpse	r0, r1
    4e30:	d8 f7       	brcc	.-10     	; 0x4e28 <strnlen+0x2>
    4e32:	80 95       	com	r24
    4e34:	90 95       	com	r25
    4e36:	8e 0f       	add	r24, r30
    4e38:	9f 1f       	adc	r25, r31
    4e3a:	08 95       	ret

00004e3c <__ultoa_invert>:
    4e3c:	fa 01       	movw	r30, r20
    4e3e:	aa 27       	eor	r26, r26
    4e40:	28 30       	cpi	r18, 0x08	; 8
    4e42:	51 f1       	breq	.+84     	; 0x4e98 <__ultoa_invert+0x5c>
    4e44:	20 31       	cpi	r18, 0x10	; 16
    4e46:	81 f1       	breq	.+96     	; 0x4ea8 <__ultoa_invert+0x6c>
    4e48:	e8 94       	clt
    4e4a:	6f 93       	push	r22
    4e4c:	6e 7f       	andi	r22, 0xFE	; 254
    4e4e:	6e 5f       	subi	r22, 0xFE	; 254
    4e50:	7f 4f       	sbci	r23, 0xFF	; 255
    4e52:	8f 4f       	sbci	r24, 0xFF	; 255
    4e54:	9f 4f       	sbci	r25, 0xFF	; 255
    4e56:	af 4f       	sbci	r26, 0xFF	; 255
    4e58:	b1 e0       	ldi	r27, 0x01	; 1
    4e5a:	3e d0       	rcall	.+124    	; 0x4ed8 <__ultoa_invert+0x9c>
    4e5c:	b4 e0       	ldi	r27, 0x04	; 4
    4e5e:	3c d0       	rcall	.+120    	; 0x4ed8 <__ultoa_invert+0x9c>
    4e60:	67 0f       	add	r22, r23
    4e62:	78 1f       	adc	r23, r24
    4e64:	89 1f       	adc	r24, r25
    4e66:	9a 1f       	adc	r25, r26
    4e68:	a1 1d       	adc	r26, r1
    4e6a:	68 0f       	add	r22, r24
    4e6c:	79 1f       	adc	r23, r25
    4e6e:	8a 1f       	adc	r24, r26
    4e70:	91 1d       	adc	r25, r1
    4e72:	a1 1d       	adc	r26, r1
    4e74:	6a 0f       	add	r22, r26
    4e76:	71 1d       	adc	r23, r1
    4e78:	81 1d       	adc	r24, r1
    4e7a:	91 1d       	adc	r25, r1
    4e7c:	a1 1d       	adc	r26, r1
    4e7e:	20 d0       	rcall	.+64     	; 0x4ec0 <__ultoa_invert+0x84>
    4e80:	09 f4       	brne	.+2      	; 0x4e84 <__ultoa_invert+0x48>
    4e82:	68 94       	set
    4e84:	3f 91       	pop	r19
    4e86:	2a e0       	ldi	r18, 0x0A	; 10
    4e88:	26 9f       	mul	r18, r22
    4e8a:	11 24       	eor	r1, r1
    4e8c:	30 19       	sub	r19, r0
    4e8e:	30 5d       	subi	r19, 0xD0	; 208
    4e90:	31 93       	st	Z+, r19
    4e92:	de f6       	brtc	.-74     	; 0x4e4a <__ultoa_invert+0xe>
    4e94:	cf 01       	movw	r24, r30
    4e96:	08 95       	ret
    4e98:	46 2f       	mov	r20, r22
    4e9a:	47 70       	andi	r20, 0x07	; 7
    4e9c:	40 5d       	subi	r20, 0xD0	; 208
    4e9e:	41 93       	st	Z+, r20
    4ea0:	b3 e0       	ldi	r27, 0x03	; 3
    4ea2:	0f d0       	rcall	.+30     	; 0x4ec2 <__ultoa_invert+0x86>
    4ea4:	c9 f7       	brne	.-14     	; 0x4e98 <__ultoa_invert+0x5c>
    4ea6:	f6 cf       	rjmp	.-20     	; 0x4e94 <__ultoa_invert+0x58>
    4ea8:	46 2f       	mov	r20, r22
    4eaa:	4f 70       	andi	r20, 0x0F	; 15
    4eac:	40 5d       	subi	r20, 0xD0	; 208
    4eae:	4a 33       	cpi	r20, 0x3A	; 58
    4eb0:	18 f0       	brcs	.+6      	; 0x4eb8 <__ultoa_invert+0x7c>
    4eb2:	49 5d       	subi	r20, 0xD9	; 217
    4eb4:	31 fd       	sbrc	r19, 1
    4eb6:	40 52       	subi	r20, 0x20	; 32
    4eb8:	41 93       	st	Z+, r20
    4eba:	02 d0       	rcall	.+4      	; 0x4ec0 <__ultoa_invert+0x84>
    4ebc:	a9 f7       	brne	.-22     	; 0x4ea8 <__ultoa_invert+0x6c>
    4ebe:	ea cf       	rjmp	.-44     	; 0x4e94 <__ultoa_invert+0x58>
    4ec0:	b4 e0       	ldi	r27, 0x04	; 4
    4ec2:	a6 95       	lsr	r26
    4ec4:	97 95       	ror	r25
    4ec6:	87 95       	ror	r24
    4ec8:	77 95       	ror	r23
    4eca:	67 95       	ror	r22
    4ecc:	ba 95       	dec	r27
    4ece:	c9 f7       	brne	.-14     	; 0x4ec2 <__ultoa_invert+0x86>
    4ed0:	00 97       	sbiw	r24, 0x00	; 0
    4ed2:	61 05       	cpc	r22, r1
    4ed4:	71 05       	cpc	r23, r1
    4ed6:	08 95       	ret
    4ed8:	9b 01       	movw	r18, r22
    4eda:	ac 01       	movw	r20, r24
    4edc:	0a 2e       	mov	r0, r26
    4ede:	06 94       	lsr	r0
    4ee0:	57 95       	ror	r21
    4ee2:	47 95       	ror	r20
    4ee4:	37 95       	ror	r19
    4ee6:	27 95       	ror	r18
    4ee8:	ba 95       	dec	r27
    4eea:	c9 f7       	brne	.-14     	; 0x4ede <__ultoa_invert+0xa2>
    4eec:	62 0f       	add	r22, r18
    4eee:	73 1f       	adc	r23, r19
    4ef0:	84 1f       	adc	r24, r20
    4ef2:	95 1f       	adc	r25, r21
    4ef4:	a0 1d       	adc	r26, r0
    4ef6:	08 95       	ret

00004ef8 <__prologue_saves__>:
    4ef8:	2f 92       	push	r2
    4efa:	3f 92       	push	r3
    4efc:	4f 92       	push	r4
    4efe:	5f 92       	push	r5
    4f00:	6f 92       	push	r6
    4f02:	7f 92       	push	r7
    4f04:	8f 92       	push	r8
    4f06:	9f 92       	push	r9
    4f08:	af 92       	push	r10
    4f0a:	bf 92       	push	r11
    4f0c:	cf 92       	push	r12
    4f0e:	df 92       	push	r13
    4f10:	ef 92       	push	r14
    4f12:	ff 92       	push	r15
    4f14:	0f 93       	push	r16
    4f16:	1f 93       	push	r17
    4f18:	cf 93       	push	r28
    4f1a:	df 93       	push	r29
    4f1c:	cd b7       	in	r28, 0x3d	; 61
    4f1e:	de b7       	in	r29, 0x3e	; 62
    4f20:	ca 1b       	sub	r28, r26
    4f22:	db 0b       	sbc	r29, r27
    4f24:	cd bf       	out	0x3d, r28	; 61
    4f26:	de bf       	out	0x3e, r29	; 62
    4f28:	09 94       	ijmp

00004f2a <__epilogue_restores__>:
    4f2a:	2a 88       	ldd	r2, Y+18	; 0x12
    4f2c:	39 88       	ldd	r3, Y+17	; 0x11
    4f2e:	48 88       	ldd	r4, Y+16	; 0x10
    4f30:	5f 84       	ldd	r5, Y+15	; 0x0f
    4f32:	6e 84       	ldd	r6, Y+14	; 0x0e
    4f34:	7d 84       	ldd	r7, Y+13	; 0x0d
    4f36:	8c 84       	ldd	r8, Y+12	; 0x0c
    4f38:	9b 84       	ldd	r9, Y+11	; 0x0b
    4f3a:	aa 84       	ldd	r10, Y+10	; 0x0a
    4f3c:	b9 84       	ldd	r11, Y+9	; 0x09
    4f3e:	c8 84       	ldd	r12, Y+8	; 0x08
    4f40:	df 80       	ldd	r13, Y+7	; 0x07
    4f42:	ee 80       	ldd	r14, Y+6	; 0x06
    4f44:	fd 80       	ldd	r15, Y+5	; 0x05
    4f46:	0c 81       	ldd	r16, Y+4	; 0x04
    4f48:	1b 81       	ldd	r17, Y+3	; 0x03
    4f4a:	aa 81       	ldd	r26, Y+2	; 0x02
    4f4c:	b9 81       	ldd	r27, Y+1	; 0x01
    4f4e:	ce 0f       	add	r28, r30
    4f50:	d1 1d       	adc	r29, r1
    4f52:	cd bf       	out	0x3d, r28	; 61
    4f54:	de bf       	out	0x3e, r29	; 62
    4f56:	ed 01       	movw	r28, r26
    4f58:	08 95       	ret

00004f5a <_exit>:
    4f5a:	f8 94       	cli

00004f5c <__stop_program>:
    4f5c:	ff cf       	rjmp	.-2      	; 0x4f5c <__stop_program>
