<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>usbh_host</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">cfg</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>intr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>intr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTR.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cfg</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="cfg"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfg_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>cfg</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>usbh_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1b223ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>usbh_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1b223ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>intr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_txready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_rxvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_rxactive</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_rxerror</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_linestate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_txvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_op_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_xcvrselect</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_termselect</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_dppulldown</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>utmi_dmpulldown</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>usbh_crc16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_crc5.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_host_defs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_host.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_sie.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../new/usbh_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_186435f7</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>usbh_crc16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_crc5.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_host_defs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_host.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>usbh_sie.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../new/usbh_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/usbh_host_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>usbh_host_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">usbh_host_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>usbh_host_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-07-14T07:36:47Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473ddd4d_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc7d458_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db8ae24_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b1665e_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8d82a8_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5288e213_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793e0978_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d84d3d0_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a01c0f_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645e5543_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af2e214_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cdb4e9_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d043231_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251896de_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5e687d_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389d0a1d_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3009e2_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef185f1_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77873f67_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f6e1a1_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f08c350_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688240f9_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4118891e_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193d2663_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e75e7ff_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccca6b7_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5920622_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3479cf_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73041b9e_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422c0e0b_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d08181_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cdee9a_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d39c517_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e4c6e3_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274b3394_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359f0211_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb927ea_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c79d415_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cee1173_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a65671c_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d25d3f0_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e43889c_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d9c822_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386efe92_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297617ed_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7749a51_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1121f263_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c67ac19_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d29ea1_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d93913_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b383ff_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431063f9_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504c5d69_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de7f707_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a74a14_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27dabcad_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f726312_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af9a79d_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5ac996_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6a2ceb_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b422d8a_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f57256c_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6572288e_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdb6d86_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2709c446_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315fa824_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a9ffda_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba68ce4_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf0893d_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a02f6_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356ed5a2_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a67fcb_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a21c223_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682ad48b_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c711ef_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a02ac50_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4d764e_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd875af_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359ecfa3_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2534fadb_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afd444f_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba24ffb_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a4405d_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb16052_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d49d0e1_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599b02f0_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@866a051_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1b81d7_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a9a9b2_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f76427c_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776e659b_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f64a14d_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cc937a_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c868476_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e4f0e_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aee2309_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee1fd38_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239cb80_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a5d0b3_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a849766_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cbdfe2_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d775546_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62de4fd1_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217ed525_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c51222b_ARCHIVE_LOCATION">/home/oslab/usbh/usbh.srcs/sources_1/imports/src_v</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e8103221"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="e56def45"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="961706e6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2d31c7da"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7960c63b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
