Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/_T_/myPKG.vhd" in Library work.
Architecture mypkg of Entity mypkg is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/_T_/MapChar.vhd" in Library work.
Architecture behavioral of Entity mapchar is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/_T_/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/_T_/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
WARNING:HDLParsers:3353 - "C:/Users/aula.ELE.000/Documents/System/_T_/ALU.vhd" Line 20. Primary unit ALU is being redefined within the file. Prior definition (on line 5) is discarded. (LRM 11.1)
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/_T_/LCD.vhd" in Library work.
Architecture behavioral of Entity lcd is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/_T_/CPU.vhd" in Library work.
Entity <cpu> compiled.
WARNING:HDLParsers:3350 - "C:/Users/aula.ELE.000/Documents/System/_T_/CPU.vhd" Line 97. Null range: 0 downto 31
WARNING:HDLParsers:3532 - "C:/Users/aula.ELE.000/Documents/System/_T_/CPU.vhd" Line 97.  Ignoring null range. 0 is not included in the Null range, 0 downto 31
WARNING:HDLParsers:3350 - "C:/Users/aula.ELE.000/Documents/System/_T_/CPU.vhd" Line 102. Null range: 0 downto 31
WARNING:HDLParsers:3532 - "C:/Users/aula.ELE.000/Documents/System/_T_/CPU.vhd" Line 102.  Ignoring null range. 0 is not included in the Null range, 0 downto 31
WARNING:HDLParsers:3532 - "C:/Users/aula.ELE.000/Documents/System/_T_/CPU.vhd" Line 208.  Ignoring null range. 0 is not included in the Null range, 0 downto 31
WARNING:HDLParsers:3532 - "C:/Users/aula.ELE.000/Documents/System/_T_/CPU.vhd" Line 223.  Ignoring null range. 0 is not included in the Null range, 0 downto 31
Entity <cpu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>) with generics.
	CLOCK_COUNT_BUFFER_SIZE = 32
	MAX_CLOCK_COUNT = "00000010111110101111000010000000"

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>) with generics.
	opN = 5

Analyzing hierarchy for entity <LCD> in library <work> (architecture <behavioral>) with generics.
	N = 20

Analyzing hierarchy for entity <MapChar> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <CPU> in library <work> (Architecture <behavioral>).
	CLOCK_COUNT_BUFFER_SIZE = 32
	MAX_CLOCK_COUNT = "00000010111110101111000010000000"
INFO:Xst:1433 - Contents of array <instruction_array> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
INFO:Xst:1432 - Contents of array <ram_i> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <ram_i> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "C:/Users/aula.ELE.000/Documents/System/_T_/RAM.vhd" line 61: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <initial_ram>
INFO:Xst:1432 - Contents of array <ram_i> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <ram_i> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing generic Entity <ALU> in library <work> (Architecture <behavioral>).
	opN = 5
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <LCD> in library <work> (Architecture <behavioral>).
	N = 20
INFO:Xst:2679 - Register <LCD_RW> in unit <LCD> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <stateChanged> in unit <LCD> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <LCD> analyzed. Unit <LCD> generated.

Analyzing Entity <MapChar> in library <work> (Architecture <behavioral>).
Entity <MapChar> analyzed. Unit <MapChar> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RAM>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/_T_/RAM.vhd".
WARNING:Xst:646 - Signal <tempAddress<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <initial_ram> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <dataOut_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit 32-to-1 multiplexer for signal <dataOut>.
    Found 32-bit register for signal <tempAddress>.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RAM> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/_T_/ALU.vhd".
    Found 5-bit addsub for signal <inResult$addsub0000>.
    Found 5-bit xor2 for signal <inResult$xor0000> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <MapChar>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/_T_/MapChar.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LEFT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <MapChar> synthesized.


Synthesizing Unit <LCD>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/_T_/LCD.vhd".
WARNING:Xst:1780 - Signal <charAt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <state_reg>.
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <LCD_RS>.
    Found 5-bit up counter for signal <CHAR_AT>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count_next$addsub0000> created at line 103.
    Found 20-bit comparator equal for signal <count_next$cmp_eq0000> created at line 103.
    Found 20-bit subtractor for signal <count_next$sub0000> created at line 103.
    Found 20-bit register for signal <count_reg>.
    Found 4-bit register for signal <data_buffer>.
    Found 46-bit register for signal <state_next>.
    Found 46-bit register for signal <state_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred 138 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <LCD> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/_T_/CPU.vhd".
WARNING:Xst:1306 - Output <CLK_OUT> is never assigned.
WARNING:Xst:653 - Signal <writeEnabled> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <slow_clk_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <opB> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <opA> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1781 - Signal <instruction_array> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <dataIn> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
    Using one-hot encoding for signal <state_reg>.
    Found 14x4-bit ROM for signal <$varindex0000> created at line 221.
    Found 4-bit register for signal <instruction_next>.
    Found 4-bit register for signal <instruction_reg>.
    Found 5-bit register for signal <opcode>.
    Found 5-bit 14-to-1 multiplexer for signal <opcode$mux0000> created at line 229.
    Found 5-bit up counter for signal <processCount>.
    Found 5-bit register for signal <RegistradorIns>.
    Found 1-bit register for signal <slow_clk>.
    Found 32-bit adder for signal <slow_clk_count_next$addsub0000> created at line 167.
    Found 32-bit register for signal <slow_clk_count_reg>.
    Found 6-bit register for signal <state_next>.
    Found 6-bit register for signal <state_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  63 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 14x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 32-bit adder                                          : 1
 5-bit addsub                                          : 1
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 176
 1-bit register                                        : 163
 20-bit register                                       : 2
 32-bit register                                       : 2
 4-bit register                                        : 3
 46-bit register                                       : 2
 5-bit register                                        : 2
 6-bit register                                        : 2
# Comparators                                          : 1
 20-bit comparator equal                               : 1
# Multiplexers                                         : 2
 5-bit 14-to-1 multiplexer                             : 1
 5-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ram_i<0>_4> in Unit <u_RAM> is equivalent to the following 24 FFs/Latches, which will be removed : <ram_i<11>_4> <ram_i<2>_4> <ram_i<12>_4> <ram_i<3>_4> <ram_i<14>_4> <ram_i<5>_4> <ram_i<15>_4> <ram_i<20>_4> <ram_i<6>_4> <ram_i<21>_4> <ram_i<17>_4> <ram_i<22>_4> <ram_i<8>_4> <ram_i<18>_4> <ram_i<23>_4> <ram_i<9>_4> <ram_i<19>_4> <ram_i<24>_4> <ram_i<25>_4> <ram_i<30>_4> <ram_i<26>_4> <ram_i<27>_4> <ram_i<28>_4> <ram_i<29>_4> 
INFO:Xst:2261 - The FF/Latch <ram_i<0>_1> in Unit <u_RAM> is equivalent to the following 16 FFs/Latches, which will be removed : <ram_i<1>_1> <ram_i<2>_1> <ram_i<3>_1> <ram_i<4>_1> <ram_i<5>_1> <ram_i<20>_1> <ram_i<21>_1> <ram_i<22>_1> <ram_i<18>_1> <ram_i<23>_1> <ram_i<19>_1> <ram_i<24>_1> <ram_i<25>_1> <ram_i<26>_1> <ram_i<31>_1> <ram_i<27>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<0>_0> in Unit <u_RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<1>_0> <ram_i<3>_0> <ram_i<5>_0> <ram_i<31>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<10>_4> in Unit <u_RAM> is equivalent to the following 6 FFs/Latches, which will be removed : <ram_i<1>_4> <ram_i<13>_4> <ram_i<4>_4> <ram_i<16>_4> <ram_i<7>_4> <ram_i<31>_4> 
INFO:Xst:2261 - The FF/Latch <ram_i<0>_2> in Unit <u_RAM> is equivalent to the following 18 FFs/Latches, which will be removed : <ram_i<12>_2> <ram_i<3>_2> <ram_i<15>_2> <ram_i<20>_2> <ram_i<6>_2> <ram_i<21>_2> <ram_i<22>_2> <ram_i<18>_2> <ram_i<23>_2> <ram_i<9>_2> <ram_i<19>_2> <ram_i<24>_2> <ram_i<25>_2> <ram_i<30>_2> <ram_i<26>_2> <ram_i<27>_2> <ram_i<28>_2> <ram_i<29>_2> 
INFO:Xst:2261 - The FF/Latch <ram_i<10>_3> in Unit <u_RAM> is equivalent to the following 6 FFs/Latches, which will be removed : <ram_i<1>_3> <ram_i<13>_3> <ram_i<4>_3> <ram_i<16>_3> <ram_i<7>_3> <ram_i<17>_3> 
INFO:Xst:2261 - The FF/Latch <ram_i<0>_3> in Unit <u_RAM> is equivalent to the following 24 FFs/Latches, which will be removed : <ram_i<11>_3> <ram_i<2>_3> <ram_i<12>_3> <ram_i<3>_3> <ram_i<14>_3> <ram_i<5>_3> <ram_i<15>_3> <ram_i<20>_3> <ram_i<6>_3> <ram_i<21>_3> <ram_i<22>_3> <ram_i<8>_3> <ram_i<18>_3> <ram_i<23>_3> <ram_i<9>_3> <ram_i<19>_3> <ram_i<24>_3> <ram_i<25>_3> <ram_i<30>_3> <ram_i<26>_3> <ram_i<31>_3> <ram_i<27>_3> <ram_i<28>_3> <ram_i<29>_3> 
INFO:Xst:2261 - The FF/Latch <ram_i<10>_0> in Unit <u_RAM> is equivalent to the following 26 FFs/Latches, which will be removed : <ram_i<11>_0> <ram_i<2>_0> <ram_i<12>_0> <ram_i<13>_0> <ram_i<4>_0> <ram_i<14>_0> <ram_i<15>_0> <ram_i<20>_0> <ram_i<6>_0> <ram_i<16>_0> <ram_i<21>_0> <ram_i<7>_0> <ram_i<17>_0> <ram_i<22>_0> <ram_i<8>_0> <ram_i<18>_0> <ram_i<23>_0> <ram_i<9>_0> <ram_i<19>_0> <ram_i<24>_0> <ram_i<25>_0> <ram_i<30>_0> <ram_i<26>_0> <ram_i<27>_0> <ram_i<28>_0> <ram_i<29>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<10>_2> in Unit <u_RAM> is equivalent to the following 12 FFs/Latches, which will be removed : <ram_i<1>_2> <ram_i<11>_2> <ram_i<2>_2> <ram_i<13>_2> <ram_i<4>_2> <ram_i<14>_2> <ram_i<5>_2> <ram_i<16>_2> <ram_i<7>_2> <ram_i<17>_2> <ram_i<8>_2> <ram_i<31>_2> 
INFO:Xst:2261 - The FF/Latch <ram_i<10>_1> in Unit <u_RAM> is equivalent to the following 14 FFs/Latches, which will be removed : <ram_i<11>_1> <ram_i<12>_1> <ram_i<13>_1> <ram_i<14>_1> <ram_i<15>_1> <ram_i<6>_1> <ram_i<16>_1> <ram_i<7>_1> <ram_i<17>_1> <ram_i<8>_1> <ram_i<9>_1> <ram_i<30>_1> <ram_i<28>_1> <ram_i<29>_1> 
WARNING:Xst:1710 - FF/Latch <ram_i<0>_3> (without init value) has a constant value of 0 in block <u_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_i<0>_4> (without init value) has a constant value of 0 in block <u_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_i<0>_2> (without init value) has a constant value of 0 in block <u_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_i<0>_1> (without init value) has a constant value of 0 in block <u_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_i<10>_0> (without init value) has a constant value of 0 in block <u_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <u_LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_15> has a constant value of 0 in block <u_LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_18> has a constant value of 0 in block <u_LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tempAddress_5> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_6> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_7> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_8> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_9> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_10> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_11> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_12> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_13> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_14> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_15> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_16> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_17> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_18> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_19> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_20> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_21> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_22> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_23> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_24> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_25> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_26> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_27> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_28> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_29> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_30> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <tempAddress_31> of sequential type is unconnected in block <u_RAM>.
WARNING:Xst:2677 - Node <state_reg_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_reg_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_reg_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_next_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_next_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_next_5> of sequential type is unconnected in block <CPU>.

Synthesizing (advanced) Unit <CPU>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__varindex0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <CPU> synthesized (advanced).
WARNING:Xst:2677 - Node <tempAddress_5> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_6> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_7> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_8> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_9> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_10> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_11> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_12> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_13> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_14> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_15> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_16> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_17> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_18> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_19> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_20> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_21> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_22> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_23> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_24> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_25> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_26> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_27> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_28> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_29> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_30> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <tempAddress_31> of sequential type is unconnected in block <RAM>.
WARNING:Xst:2677 - Node <state_reg_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_reg_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_reg_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_next_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_next_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <state_next_5> of sequential type is unconnected in block <CPU>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 14x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 32-bit adder                                          : 1
 5-bit addsub                                          : 1
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 360
 Flip-Flops                                            : 360
# Comparators                                          : 1
 20-bit comparator equal                               : 1
# Multiplexers                                         : 2
 5-bit 14-to-1 multiplexer                             : 1
 5-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_15> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_18> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ram_i<20>_2> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<20>_4> <ram_i<20>_3> <ram_i<20>_1> <ram_i<20>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<2>_4> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<2>_3> <ram_i<2>_1> <ram_i<2>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<14>_4> in Unit <RAM> is equivalent to the following 2 FFs/Latches, which will be removed : <ram_i<14>_3> <ram_i<14>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<17>_1> in Unit <RAM> is equivalent to the following 2 FFs/Latches, which will be removed : <ram_i<17>_3> <ram_i<17>_2> 
INFO:Xst:2261 - The FF/Latch <ram_i<16>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<16>_4> <ram_i<16>_3> <ram_i<16>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<8>_1> in Unit <RAM> is equivalent to the following FF/Latch, which will be removed : <ram_i<8>_2> 
INFO:Xst:2261 - The FF/Latch <ram_i<4>_2> in Unit <RAM> is equivalent to the following 2 FFs/Latches, which will be removed : <ram_i<4>_4> <ram_i<4>_3> 
INFO:Xst:2261 - The FF/Latch <ram_i<25>_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<25>_1> <ram_i<25>_3> <ram_i<25>_2> <ram_i<25>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<28>_4> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<28>_3> <ram_i<28>_2> <ram_i<28>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<17>_4> in Unit <RAM> is equivalent to the following FF/Latch, which will be removed : <ram_i<17>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<9>_4> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<9>_3> <ram_i<9>_2> <ram_i<9>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<4>_1> in Unit <RAM> is equivalent to the following FF/Latch, which will be removed : <ram_i<4>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<26>_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<26>_1> <ram_i<26>_3> <ram_i<26>_2> <ram_i<26>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<0>_3> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<0>_4> <ram_i<0>_2> <ram_i<0>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<5>_2> in Unit <RAM> is equivalent to the following FF/Latch, which will be removed : <ram_i<5>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<1>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<1>_4> <ram_i<1>_3> <ram_i<1>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<6>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<6>_4> <ram_i<6>_3> <ram_i<6>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<22>_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<22>_1> <ram_i<22>_3> <ram_i<22>_2> <ram_i<22>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<12>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<12>_4> <ram_i<12>_3> <ram_i<12>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<5>_4> in Unit <RAM> is equivalent to the following 2 FFs/Latches, which will be removed : <ram_i<5>_3> <ram_i<5>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<13>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<13>_4> <ram_i<13>_3> <ram_i<13>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<19>_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<19>_1> <ram_i<19>_3> <ram_i<19>_2> <ram_i<19>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<31>_1> in Unit <RAM> is equivalent to the following FF/Latch, which will be removed : <ram_i<31>_3> 
INFO:Xst:2261 - The FF/Latch <ram_i<21>_2> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<21>_4> <ram_i<21>_3> <ram_i<21>_1> <ram_i<21>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<18>_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<18>_1> <ram_i<18>_3> <ram_i<18>_2> <ram_i<18>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<11>_2> in Unit <RAM> is equivalent to the following FF/Latch, which will be removed : <ram_i<11>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<8>_4> in Unit <RAM> is equivalent to the following 2 FFs/Latches, which will be removed : <ram_i<8>_3> <ram_i<8>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<3>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<3>_4> <ram_i<3>_3> <ram_i<3>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<15>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<15>_4> <ram_i<15>_3> <ram_i<15>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<11>_4> in Unit <RAM> is equivalent to the following 2 FFs/Latches, which will be removed : <ram_i<11>_3> <ram_i<11>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<7>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<7>_4> <ram_i<7>_3> <ram_i<7>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<24>_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<24>_1> <ram_i<24>_3> <ram_i<24>_2> <ram_i<24>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<27>_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<27>_1> <ram_i<27>_3> <ram_i<27>_2> <ram_i<27>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<23>_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i<23>_1> <ram_i<23>_3> <ram_i<23>_2> <ram_i<23>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<31>_4> in Unit <RAM> is equivalent to the following 2 FFs/Latches, which will be removed : <ram_i<31>_2> <ram_i<31>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<30>_4> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<30>_3> <ram_i<30>_2> <ram_i<30>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<29>_4> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<29>_3> <ram_i<29>_2> <ram_i<29>_0> 
INFO:Xst:2261 - The FF/Latch <ram_i<14>_2> in Unit <RAM> is equivalent to the following FF/Latch, which will be removed : <ram_i<14>_1> 
INFO:Xst:2261 - The FF/Latch <ram_i<10>_2> in Unit <RAM> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_i<10>_4> <ram_i<10>_3> <ram_i<10>_1> 
WARNING:Xst:1710 - FF/Latch <ram_i<29>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<28>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<27>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<31>_1> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<26>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<30>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<25>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<24>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<19>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<9>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<23>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<18>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<8>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<22>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<7>_0> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<17>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<21>_2> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<16>_0> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<6>_2> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<20>_2> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<15>_2> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<5>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<14>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<4>_1> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<13>_0> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<3>_2> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<12>_2> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<2>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<11>_4> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<1>_1> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<10>_0> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_i<0>_3> (without init value) has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ram_i<0>_0> in Unit <RAM> is equivalent to the following 21 FFs/Latches, which will be removed : <ram_i<10>_2> <ram_i<1>_2> <ram_i<11>_2> <ram_i<2>_2> <ram_i<12>_1> <ram_i<3>_0> <ram_i<13>_2> <ram_i<4>_2> <ram_i<14>_2> <ram_i<5>_2> <ram_i<15>_1> <ram_i<6>_1> <ram_i<16>_2> <ram_i<7>_2> <ram_i<17>_1> <ram_i<8>_1> <ram_i<9>_1> <ram_i<30>_1> <ram_i<31>_4> <ram_i<28>_1> <ram_i<29>_1> 
WARNING:Xst:1293 - FF/Latch <state_next_6> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_reg_6> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_next_3> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_reg_3> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CPU> ...
WARNING:Xst:1293 - FF/Latch <opcode_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <opcode_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <opcode_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <opcode_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MapChar> ...

Optimizing unit <RAM> ...

Optimizing unit <ALU> ...

Optimizing unit <LCD> ...
WARNING:Xst:2677 - Node <opcode_0> of sequential type is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 545
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 51
#      LUT2                        : 49
#      LUT2_L                      : 1
#      LUT3                        : 39
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 145
#      LUT4_D                      : 7
#      LUT4_L                      : 35
#      MUXCY                       : 87
#      MUXF5                       : 30
#      MUXF6                       : 1
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 202
#      FD                          : 44
#      FD_1                        : 43
#      FDC                         : 5
#      FDCPE                       : 1
#      FDE                         : 13
#      FDE_1                       : 15
#      FDR                         : 52
#      FDR_1                       : 1
#      FDRE                        : 5
#      FDS_1                       : 23
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 1
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      204  out of   4656     4%  
 Number of Slice Flip Flops:            202  out of   9312     2%  
 Number of 4 input LUTs:                353  out of   9312     3%  
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 196   |
slow_clk                           | NONE(u_RAM/ram_i<0>_0) | 6     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 6     |
N0(XST_GND:G)                      | NONE(u_RAM/ram_i<0>_0) | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.852ns (Maximum Frequency: 59.340MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.749ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 16.852ns (frequency: 59.340MHz)
  Total number of paths / destination ports: 27824 / 310
-------------------------------------------------------------------------
Delay:               8.426ns (Levels of Logic = 6)
  Source:            u_LCD/state_reg_33 (FF)
  Destination:       u_LCD/state_next_44 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: u_LCD/state_reg_33 to u_LCD/state_next_44
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   0.968  u_LCD/state_reg_33 (u_LCD/state_reg_33)
     LUT4:I2->O            2   0.704   0.526  u_LCD/count_mux0000<1>19 (u_LCD/count_mux0000<1>19)
     LUT4:I1->O           14   0.704   1.035  u_LCD/count_mux0000<3>21 (u_LCD/N56)
     LUT3_D:I2->O          3   0.704   0.535  u_LCD/state_next_mux0001<10>112136 (u_LCD/N82)
     LUT4:I3->O            2   0.704   0.622  u_LCD/state_next_mux0001<16>11 (u_LCD/N50)
     LUT4:I0->O            1   0.704   0.000  u_LCD/state_next_mux0001<7>2 (u_LCD/state_next_mux0001<7>2)
     MUXF5:I0->O           1   0.321   0.000  u_LCD/state_next_mux0001<7>_f5 (u_LCD/state_next_mux0001<7>)
     FD_1:D                    0.308          u_LCD/state_next_38
    ----------------------------------------
    Total                      8.426ns (4.740ns logic, 3.686ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 17 / 13
-------------------------------------------------------------------------
Offset:              5.749ns (Levels of Logic = 2)
  Source:            opcode_1 (FF)
  Destination:       NEGATIVE (PAD)
  Source Clock:      CLK falling

  Data Path: opcode_1 to NEGATIVE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            4   0.591   0.762  opcode_1 (opcode_1)
     LUT3:I0->O            1   0.704   0.420  u_ALU/inResult<1>11 (NEGATIVE_OBUF)
     OBUF:I->O                 3.272          NEGATIVE_OBUF (NEGATIVE)
    ----------------------------------------
    Total                      5.749ns (4.567ns logic, 1.182ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.59 secs
 
--> 

Total memory usage is 4489648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  140 (   0 filtered)
Number of infos    :   60 (   0 filtered)

