Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov 28 23:51:54 2023
| Host         : Juwan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           52 |
| No           | No                    | Yes                    |              13 |           10 |
| No           | Yes                   | No                     |             110 |           35 |
| Yes          | No                    | No                     |              50 |           29 |
| Yes          | No                    | Yes                    |             117 |           50 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                      Enable Signal                      |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  bud9600_gen_BUFG |                                                         |                                        |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG    |                                                         | debounce_inst_comp/LED_OBUF[0]         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG    | debounce_inst_comp/count[6]_i_1_n_0                     | debounce_inst_comp/count[5]_i_1_n_0    |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG    | debounce_inst_uart/count[6]_i_1__0_n_0                  | debounce_inst_uart/count[5]_i_1__0_n_0 |                1 |              2 |         2.00 |
|  bud9600_gen_BUFG |                                                         | debounce_inst_uart/LED_OBUF[0]         |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG    | debounce_inst_comp/count[6]_i_1_n_0                     |                                        |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG    | debounce_inst_uart/count[6]_i_1__0_n_0                  |                                        |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG    |                                                         | BRAM_read_comp/read_data_reg[5]_1      |                5 |              7 |         1.40 |
|  bud9600_gen_BUFG | uat_stmch/counter[7]_i_1_n_0                            | debounce_inst_uart/LED_OBUF[0]         |                3 |              8 |         2.67 |
|  bud9600_gen_BUFG | uat_stmch/p_1_out[1]                                    | debounce_inst_uart/LED_OBUF[0]         |                7 |              8 |         1.14 |
|  CLK_IBUF_BUFG    | COMP_stream_ctrl/reg_enable_comp                        |                                        |                8 |              8 |         1.00 |
| ~CLK_IBUF_BUFG    |                                                         | debounce_inst_comp/LED_OBUF[0]         |                7 |              8 |         1.14 |
|  CLK_IBUF_BUFG    | COMP_stream_ctrl/bram_data_address_comp_reg[15]_i_1_n_0 | debounce_inst_comp/LED_OBUF[0]         |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG    |                                                         | BRAM_read_comp/read_data_reg[5]_0      |                8 |             18 |         2.25 |
|  CLK_IBUF_BUFG    |                                                         | oHz/r_clk_1Hz                          |                7 |             25 |         3.57 |
|  bud9600_gen_BUFG | uart_ctrl/signal_data_address_uart_incr_r               | debounce_inst_uart/LED_OBUF[0]         |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG    | uart_ctrl/E[0]                                          |                                        |               17 |             32 |         1.88 |
| ~CLK_IBUF_BUFG    | CA_p_v1/STE_local_match/rpt_bt                          | debounce_inst_comp/LED_OBUF[0]         |               27 |             53 |         1.96 |
|  CLK_IBUF_BUFG    |                                                         |                                        |               51 |             60 |         1.18 |
|  CLK_IBUF_BUFG    |                                                         | CA_p_v1/word_to_STE_sensed/SR[0]       |               15 |             60 |         4.00 |
+-------------------+---------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


