#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002612a2abbe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002612a2abd70 .scope module, "fifo_tb" "fifo_tb" 3 7;
 .timescale -9 -9;
P_000002612a2aa100 .param/l "DATA_W" 0 3 12, +C4<00000000000000000000000000001000>;
P_000002612a2aa138 .param/l "FIFO_DEPTH" 0 3 10, +C4<00000000000000000000000000010000>;
P_000002612a2aa170 .param/l "FIFO_DEPTHLOG2" 0 3 11, +C4<00000000000000000000000000000101>;
P_000002612a2aa1a8 .param/l "TIME_PERIOD" 0 3 9, +C4<00000000000000000000000000000100>;
v000002612a22c000_0 .var "clk", 0 0;
v000002612a22c500_0 .net "fifo_empty", 0 0, L_000002612a22ac00;  1 drivers
v000002612a22a840_0 .net "fifo_full", 0 0, L_000002612a22aac0;  1 drivers
v000002612a22afc0_0 .var "fifo_init", 0 0;
v000002612a22a8e0_0 .net "fifo_rd_data", 7 0, L_000002612a1d04f0;  1 drivers
v000002612a22a980_0 .var "fifo_rd_en", 0 0;
v000002612a22b1a0_0 .var "fifo_wr_data", 7 0;
v000002612a22b240_0 .var "fifo_wr_en", 0 0;
v000002612a22bb00_0 .var/2s "read_cntr", 31 0;
v000002612a22aa20_0 .var "rst_n", 0 0;
v000002612a22b6a0_0 .var/queue "sw_queue", 32;
S_000002612a1bb2c0 .scope begin, "$unm_blk_9" "$unm_blk_9" 3 31, 3 31 0, S_000002612a2abd70;
 .timescale -9 -9;
v000002612a1b3540_0 .var/2s "num_jobs", 31 0;
E_000002612a1b0980 .event posedge, v000002612a1b3860_0;
S_000002612a1d1780 .scope task, "fifo_read" "fifo_read" 3 110, 3 110 0, S_000002612a2abd70;
 .timescale -9 -9;
v000002612a1b37c0_0 .var/2s "rdata", 31 0;
TD_fifo_tb.fifo_read ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002612a22a980_0, 0;
    %load/vec4 v000002612a22a8e0_0;
    %pad/u 32;
    %cast2;
    %assign/vec4 v000002612a1b37c0_0, 0;
    %wait E_000002612a1b0980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002612a22a980_0, 0;
    %end;
S_000002612a1bb450 .scope task, "fifo_write" "fifo_write" 3 102, 3 102 0, S_000002612a2abd70;
 .timescale -9 -9;
v000002612a1b2c80_0 .var/2s "wdata", 31 0;
TD_fifo_tb.fifo_write ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002612a22b240_0, 0;
    %load/vec4 v000002612a1b2c80_0;
    %pad/s 8;
    %assign/vec4 v000002612a22b1a0_0, 0;
    %wait E_000002612a1b0980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002612a22b240_0, 0;
    %end;
S_000002612a1bb5e0 .scope module, "inst_fifo" "fifo" 3 57, 4 6 0, S_000002612a2abd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fifo_init";
    .port_info 3 /INPUT 1 "fifo_wr_en";
    .port_info 4 /INPUT 8 "fifo_wr_data";
    .port_info 5 /OUTPUT 1 "fifo_empty";
    .port_info 6 /OUTPUT 1 "fifo_full";
    .port_info 7 /INPUT 1 "fifo_rd_en";
    .port_info 8 /OUTPUT 8 "fifo_rdata";
P_000002612a182e90 .param/l "DATA_W" 0 4 7, +C4<00000000000000000000000000001000>;
P_000002612a182ec8 .param/l "FIFO_DEPTH" 0 4 8, +C4<00000000000000000000000000010000>;
P_000002612a182f00 .param/l "FIFO_DEPTHLOG2" 0 4 9, +C4<00000000000000000000000000000101>;
L_000002612a1d04f0 .functor BUFZ 8, L_000002612a22c3c0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002612a1b2e60_0 .net *"_ivl_0", 7 0, L_000002612a22c3c0;  1 drivers
L_000002612a2b00d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002612a1b2aa0_0 .net *"_ivl_11", 26 0, L_000002612a2b00d0;  1 drivers
L_000002612a2b0118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002612a1b3400_0 .net/2u *"_ivl_12", 31 0, L_000002612a2b0118;  1 drivers
v000002612a1b3180_0 .net *"_ivl_16", 31 0, L_000002612a22ade0;  1 drivers
L_000002612a2b0160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002612a1b2d20_0 .net *"_ivl_19", 26 0, L_000002612a2b0160;  1 drivers
v000002612a1b2dc0_0 .net *"_ivl_2", 5 0, L_000002612a22c140;  1 drivers
L_000002612a2b01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002612a1b2f00_0 .net/2u *"_ivl_20", 31 0, L_000002612a2b01a8;  1 drivers
L_000002612a2b0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002612a1b34a0_0 .net *"_ivl_5", 0 0, L_000002612a2b0088;  1 drivers
v000002612a1b2fa0_0 .net *"_ivl_8", 31 0, L_000002612a22b060;  1 drivers
v000002612a1b3860_0 .net "clk", 0 0, v000002612a22c000_0;  1 drivers
v000002612a1b35e0_0 .net "fifo_empty", 0 0, L_000002612a22ac00;  alias, 1 drivers
v000002612a1b3220_0 .net "fifo_full", 0 0, L_000002612a22aac0;  alias, 1 drivers
v000002612a1b32c0_0 .net "fifo_init", 0 0, v000002612a22afc0_0;  1 drivers
v000002612a1b2a00_0 .net "fifo_rd_en", 0 0, v000002612a22a980_0;  1 drivers
v000002612a1b3680_0 .net "fifo_rdata", 7 0, L_000002612a1d04f0;  alias, 1 drivers
v000002612a1b2b40_0 .net "fifo_wr_data", 7 0, v000002612a22b1a0_0;  1 drivers
v000002612a1b2be0_0 .net "fifo_wr_en", 0 0, v000002612a22b240_0;  1 drivers
v000002612a22a700 .array "reg_fifo_bank", 15 0, 7 0;
v000002612a22c0a0_0 .var "reg_fifo_space_used", 4 0;
v000002612a22b100_0 .var "reg_rd_ptr", 4 0;
v000002612a22af20_0 .var "reg_wr_ptr", 4 0;
v000002612a22a7a0_0 .net "rst_n", 0 0, v000002612a22aa20_0;  1 drivers
E_000002612a1b12c0/0 .event negedge, v000002612a22a7a0_0;
E_000002612a1b12c0/1 .event posedge, v000002612a1b3860_0;
E_000002612a1b12c0 .event/or E_000002612a1b12c0/0, E_000002612a1b12c0/1;
L_000002612a22c3c0 .array/port v000002612a22a700, L_000002612a22c140;
L_000002612a22c140 .concat [ 5 1 0 0], v000002612a22b100_0, L_000002612a2b0088;
L_000002612a22b060 .concat [ 5 27 0 0], v000002612a22c0a0_0, L_000002612a2b00d0;
L_000002612a22aac0 .cmp/eq 32, L_000002612a22b060, L_000002612a2b0118;
L_000002612a22ade0 .concat [ 5 27 0 0], v000002612a22c0a0_0, L_000002612a2b0160;
L_000002612a22ac00 .cmp/eq 32, L_000002612a22ade0, L_000002612a2b01a8;
S_000002612a182720 .scope task, "rd_master" "rd_master" 3 83, 3 83 0, S_000002612a2abd70;
 .timescale -9 -9;
v000002612a22c280_0 .var/2s "rdata", 31 0;
v000002612a22be20_0 .var/2s "ref_data", 31 0;
TD_fifo_tb.rd_master ;
    %pushi/vec4 2, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002612a1b0980;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
T_2.2 ;
    %vpi_func 3 86 "$size" 32, v000002612a22b6a0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_2.3, 4;
T_2.4 ;
    %load/vec4 v000002612a22c500_0;
    %flag_set/vec4 8;
    %jmp/0xz T_2.5, 8;
    %wait E_000002612a1b0980;
    %jmp T_2.4;
T_2.5 ;
    %fork TD_fifo_tb.fifo_read, S_000002612a1d1780;
    %join;
    %load/vec4 v000002612a1b37c0_0;
    %store/vec4 v000002612a22c280_0, 0, 32;
    %qpop/f/v v000002612a22b6a0_0, 32;
    %store/vec4 v000002612a22be20_0, 0, 32;
    %load/vec4 v000002612a22c280_0;
    %load/vec4 v000002612a22be20_0;
    %cmp/ne;
    %jmp/0xz  T_2.6, 6;
    %vpi_call/w 3 92 "$display", "FAILED: FIFO READ DATA MISMATCH, EXPECTED : %3d ACTUAL DATA: %3d", v000002612a22be20_0, v000002612a22c280_0 {0 0 0};
    %vpi_call/w 3 93 "$finish" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 3 95 "$display", "PASSED: FIFO READ DATA %2d MATCHED, EXPECTED : %3d ACTUAL DATA: %3d", v000002612a22bb00_0, v000002612a22be20_0, v000002612a22c280_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002612a22bb00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002612a22bb00_0, 0, 32;
T_2.7 ;
    %pushi/vec4 10, 0, 32;
T_2.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.9, 5;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002612a1b0980;
    %jmp T_2.8;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_000002612a1828b0 .scope task, "wr_master" "wr_master" 3 71, 3 71 0, S_000002612a2abd70;
 .timescale -9 -9;
v000002612a22bce0_0 .var/2s "num_jobs", 31 0;
v000002612a22aca0_0 .var/2s "wdata", 31 0;
TD_fifo_tb.wr_master ;
    %fork t_1, S_000002612a182a40;
    %jmp t_0;
    .scope S_000002612a182a40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002612a22b600_0, 0, 32;
T_3.10 ;
    %load/vec4 v000002612a22b600_0;
    %load/vec4 v000002612a22bce0_0;
    %cmp/s;
    %jmp/0xz T_3.11, 5;
T_3.12 ;
    %load/vec4 v000002612a22a840_0;
    %flag_set/vec4 8;
    %jmp/0xz T_3.13, 8;
    %wait E_000002612a1b0980;
    %jmp T_3.12;
T_3.13 ;
    %vpi_func 3 76 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %cast2;
    %store/vec4 v000002612a22aca0_0, 0, 32;
    %ix/load 4, 0, 0;
    %load/vec4 v000002612a22aca0_0;
    %store/qb/v v000002612a22b6a0_0, 4, 32;
    %load/vec4 v000002612a22aca0_0;
    %store/vec4 v000002612a1b2c80_0, 0, 32;
    %fork TD_fifo_tb.fifo_write, S_000002612a1bb450;
    %join;
    %pushi/vec4 2, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002612a1b0980;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002612a22b600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002612a22b600_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
    .scope S_000002612a1828b0;
t_0 %join;
    %end;
S_000002612a182a40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 73, 3 73 0, S_000002612a1828b0;
 .timescale -9 -9;
v000002612a22b600_0 .var/2s "i", 31 0;
    .scope S_000002612a1bb5e0;
T_4 ;
    %wait E_000002612a1b12c0;
    %load/vec4 v000002612a22a7a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002612a22af20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002612a22b100_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002612a22c0a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002612a1b2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002612a22af20_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002612a22af20_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002612a22af20_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002612a22af20_0, 0;
T_4.5 ;
    %load/vec4 v000002612a22c0a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002612a22c0a0_0, 0;
T_4.2 ;
    %load/vec4 v000002612a1b2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v000002612a22b100_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002612a22b100_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000002612a22b100_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002612a22b100_0, 0;
T_4.9 ;
    %load/vec4 v000002612a22c0a0_0;
    %subi 1, 0, 5;
    %assign/vec4 v000002612a22c0a0_0, 0;
T_4.6 ;
    %load/vec4 v000002612a1b2a00_0;
    %load/vec4 v000002612a1b2be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v000002612a22c0a0_0;
    %assign/vec4 v000002612a22c0a0_0, 0;
T_4.10 ;
    %load/vec4 v000002612a1b32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002612a22af20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002612a22b100_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002612a22c0a0_0, 0;
T_4.12 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002612a1bb5e0;
T_5 ;
    %wait E_000002612a1b0980;
    %load/vec4 v000002612a1b2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002612a1b2b40_0;
    %load/vec4 v000002612a22af20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002612a22a700, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002612a2abd70;
T_6 ;
    %delay 2, 0;
    %load/vec4 v000002612a22c000_0;
    %inv;
    %store/vec4 v000002612a22c000_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002612a2abd70;
T_7 ;
    %fork t_3, S_000002612a1bb2c0;
    %jmp t_2;
    .scope S_000002612a1bb2c0;
t_3 ;
    %vpi_call/w 3 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002612a2abd70 {0 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000002612a1b3540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002612a22c000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002612a22bb00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002612a22a980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002612a22b240_0, 0, 1;
    %wait E_000002612a1b0980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002612a22aa20_0, 0, 1;
    %wait E_000002612a1b0980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002612a22aa20_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002612a1b0980;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %fork t_5, S_000002612a1bb2c0;
    %fork t_6, S_000002612a1bb2c0;
    %join;
    %join;
    %jmp t_4;
t_5 ;
    %load/vec4 v000002612a1b3540_0;
    %store/vec4 v000002612a22bce0_0, 0, 32;
    %fork TD_fifo_tb.wr_master, S_000002612a1828b0;
    %join;
    %end;
t_6 ;
    %fork TD_fifo_tb.rd_master, S_000002612a182720;
    %join;
    %end;
    .scope S_000002612a1bb2c0;
t_4 ;
    %vpi_call/w 3 49 "$display", "PASSED: FIFO RANDOM READ WRITE TESTCASE num_reads done = %0d and num_writes done = %0d", v000002612a1b3540_0, v000002612a1b3540_0 {0 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .scope S_000002612a2abd70;
t_2 %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/fifo_tb.sv";
    "../rtl/fifo.v";
