{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.07109",
   "Default View_TopLeft":"-121,-60",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2990 -y 400 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2990 -y 640 -defaultsOSRD
preplace port port-id_lrclk_out -pg 1 -lvl 9 -x 2990 -y 820 -defaultsOSRD
preplace port port-id_bclk_out -pg 1 -lvl 9 -x 2990 -y 790 -defaultsOSRD
preplace port port-id_sdata -pg 1 -lvl 9 -x 2990 -y 760 -defaultsOSRD
preplace port port-id_mclk_out -pg 1 -lvl 9 -x 2990 -y 1000 -defaultsOSRD
preplace portBus midi_in -pg 1 -lvl 0 -x -10 -y 770 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 7 -x 2450 -y 960 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1690 -y 840 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 480 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 230 -y 240 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 4 -x 1360 -y 170 -defaultsOSRD
preplace inst rst_ps7_0_1M -pg 1 -lvl 1 -x 230 -y 880 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 640 -y 520 -defaultsOSRD
preplace inst Clock_Manager_0 -pg 1 -lvl 6 -x 2070 -y 980 -defaultsOSRD
preplace inst i2s_module_0 -pg 1 -lvl 8 -x 2810 -y 850 -defaultsOSRD
preplace inst stream_controller_0 -pg 1 -lvl 6 -x 2070 -y 730 -defaultsOSRD
preplace inst oscilator_stub_0 -pg 1 -lvl 7 -x 2450 -y 150 -defaultsOSRD
preplace inst fifo_reader_0 -pg 1 -lvl 5 -x 1690 -y 190 -defaultsOSRD
preplace inst param_file_0 -pg 1 -lvl 6 -x 2070 -y 300 -defaultsOSRD
preplace inst uart_axi_0 -pg 1 -lvl 3 -x 960 -y 740 -defaultsOSRD
preplace inst axi_regmap_0 -pg 1 -lvl 3 -x 960 -y 240 -defaultsOSRD
preplace inst ps7_0_axi_periph_1 -pg 1 -lvl 2 -x 640 -y 280 -defaultsOSRD
preplace netloc Clock_Manager_0_clk_en_12_288MHz 1 6 2 2250 860 NJ
preplace netloc Clock_Manager_0_clk_en_96kHz 1 6 2 2270 880 NJ
preplace netloc Clock_Manager_0_sync_resetn_100MHz1 1 6 2 2260 800 NJ
preplace netloc Clock_Manager_0_sync_resetn_125MHz 1 6 1 2270 950n
preplace netloc Clock_Manager_0_sync_resetn_24MHz 1 6 2 2230 820 NJ
preplace netloc clk_wiz_0_clk_out1 1 5 4 1910 840 NJ 840 2640 1000 NJ
preplace netloc clk_wiz_1_clk_out1 1 5 2 1860 850 2240
preplace netloc fifo_reader_0_data_valid 1 5 2 NJ 130 N
preplace netloc fifo_reader_0_note_index 1 5 2 N 190 2240J
preplace netloc fifo_reader_0_param_number 1 5 1 1870 250n
preplace netloc fifo_reader_0_param_value 1 5 1 1860 270n
preplace netloc fifo_reader_0_param_write 1 5 1 1910 230n
preplace netloc fifo_reader_0_trigger 1 5 2 1860J 160 2240
preplace netloc fifo_reader_0_trigger_states 1 5 2 1870J 150 N
preplace netloc fifo_reader_0_velocity 1 5 2 1870 200 2270J
preplace netloc i2s_module_0_bclk_out 1 8 1 NJ 790
preplace netloc i2s_module_0_fifo_3_qtr 1 5 4 1910 640 NJ 640 NJ 640 2960
preplace netloc i2s_module_0_fifo_full 1 5 4 1900 830 NJ 830 2620J 990 2950
preplace netloc i2s_module_0_lrclk_out 1 8 1 2970J 810n
preplace netloc i2s_module_0_sdata 1 8 1 2970J 760n
preplace netloc oscilator_stub_0_outout_oscilator 1 7 1 2650 160n
preplace netloc oscilator_stub_0_output_ready 1 5 3 1890 420 NJ 420 2630
preplace netloc param_file_0_wave_sel 1 6 1 2260 190n
preplace netloc pl_clk_1 1 0 8 40 140 450 150 800 30 1200 10 1540 40 1880 40 2240 10 2660
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 440 160 780 380 NJ 380 1530 50 NJ 50 2230
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 5 430 60 NJ 60 1180 340 NJ 340 1850J
preplace netloc processing_system7_0_FCLK_CLK1 1 1 4 460 70 NJ 70 1140J 390 1520J
preplace netloc processing_system7_0_FCLK_CLK2 1 0 3 30 340 430 730 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 30 130 480 100 NJ 100 1130J 420 NJ 420 1840J
preplace netloc processing_system7_0_FCLK_RESET2_N 1 0 2 40 620 420
preplace netloc stream_controller_0_push_en 1 6 2 NJ 720 2630
preplace netloc stream_controller_0_rejection 1 6 1 2230 110n
preplace netloc rst_ps7_0_1M_peripheral_aresetn 1 1 2 490 750 NJ
preplace netloc rx_pin_0_1 1 0 3 NJ 770 NJ 770 NJ
preplace netloc uart_axi_0_interrupt 1 0 4 10 50 NJ 50 NJ 50 1120
preplace netloc uart_axi_0_first_bit 1 0 4 20 80 NJ 80 NJ 80 1110
preplace netloc fifo_generator_0_dout 1 3 2 1210 20 1520J
preplace netloc axi_regmap_0_REG0_OUT 1 3 1 1150 120n
preplace netloc axi_regmap_0_REG1_OUT 1 3 1 1190 140n
preplace netloc fifo_generator_0_full 1 2 2 810 90 1170
preplace netloc fifo_generator_0_valid 1 4 1 1510 170n
preplace netloc fifo_reader_0_pop_data 1 3 3 1210 330 NJ 330 1840
preplace netloc processing_system7_0_DDR 1 1 8 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 8 420J 40 NJ 40 1160J 410 NJ 410 NJ 410 NJ 410 NJ 410 2970J
preplace netloc processing_system7_0_M_AXI_GP1 1 1 1 N 460
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 800 520n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 470 220n
preplace netloc ps7_0_axi_periph_1_M00_AXI 1 2 1 790 190n
levelinfo -pg 1 -10 230 640 960 1360 1690 2070 2450 2810 2990
pagesize -pg 1 -db -bbox -sgen -140 0 3100 1110
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"9",
   "da_ps7_cnt":"2"
}
