===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.7691 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.2843 ( 23.8%)   11.2843 ( 32.5%)  FIR Parser
   24.1429 ( 51.0%)   14.4275 ( 41.5%)  'firrtl.circuit' Pipeline
    3.1327 (  6.6%)    1.7345 (  5.0%)    'firrtl.module' Pipeline
    2.7843 (  5.9%)    1.5422 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3483 (  0.7%)    0.1922 (  0.6%)      LowerCHIRRTL
    0.2476 (  0.5%)    0.2476 (  0.7%)    InferWidths
    1.3114 (  2.8%)    1.3114 (  3.8%)    InferResets
    0.0717 (  0.2%)    0.0717 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.7434 (  3.7%)    1.7434 (  5.0%)    LowerFIRRTLTypes
   10.4171 ( 22.0%)    5.7795 ( 16.6%)    'firrtl.module' Pipeline
    3.6031 (  7.6%)    1.9767 (  5.7%)      ExpandWhens
    6.8140 ( 14.4%)    3.8027 ( 10.9%)      Canonicalizer
    0.3069 (  0.6%)    0.3069 (  0.9%)    Inliner
    1.0929 (  2.3%)    1.0929 (  3.1%)    IMConstProp
    0.0381 (  0.1%)    0.0381 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.9299 (  8.3%)    2.2015 (  6.3%)    'firrtl.module' Pipeline
    3.9298 (  8.3%)    2.2015 (  6.3%)      Canonicalizer
    1.8517 (  3.9%)    1.8517 (  5.3%)  LowerFIRRTLToHW
    1.1528 (  2.4%)    1.1528 (  3.3%)  HWMemSimImpl
    4.3769 (  9.2%)    2.1962 (  6.3%)  'hw.module' Pipeline
    0.1584 (  0.3%)    0.0802 (  0.2%)    HWCleanup
    1.7750 (  3.7%)    0.9205 (  2.6%)    CSE
    0.0098 (  0.0%)    0.0057 (  0.0%)      (A) DominanceInfo
    2.3587 (  5.0%)    1.2201 (  3.5%)    Canonicalizer
    0.0134 (  0.0%)    0.0072 (  0.0%)    HWLegalizeModules
    1.1443 (  2.4%)    1.1443 (  3.3%)  HWLegalizeNames
    1.5083 (  3.2%)    0.8169 (  2.3%)  'hw.module' Pipeline
    1.4865 (  3.1%)    0.8059 (  2.3%)    PrettifyVerilog
    1.8684 (  3.9%)    1.8684 (  5.4%)  ExportVerilog emission
    0.0025 (  0.0%)    0.0025 (  0.0%)  Rest
   47.3567 (100.0%)   34.7691 (100.0%)  Total

{
  totalTime: 34.816,
  maxMemory: 960122880
}
