

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Fri Mar 25 02:43:11 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        array_io_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |       32|       32|         2|          1|          1|    32|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       89|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|       64|        4|    0|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       82|      129|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |acc_U  |acc_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  64|   4|    0|     8|   32|     1|          256|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |acc_d0              |         +|   0|  0|  39|          32|          32|
    |add_ln65_fu_105_p2  |         +|   0|  0|  13|           6|           1|
    |d_o_d0              |         +|   0|  0|  23|          16|          16|
    |ap_condition_104    |       and|   0|  0|   2|           1|           1|
    |icmp_ln65_fu_99_p2  |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  89|          62|          59|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |i_fu_44                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |acc_addr_reg_167         |  3|   0|    3|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_cast1_reg_162          |  6|   0|   64|         58|
    |i_fu_44                  |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   76|         58|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|d_o_address0       |  out|    5|   ap_memory|           d_o|         array|
|d_o_ce0            |  out|    1|   ap_memory|           d_o|         array|
|d_o_we0            |  out|    1|   ap_memory|           d_o|         array|
|d_o_d0             |  out|   16|   ap_memory|           d_o|         array|
|d_i_address0       |  out|    5|   ap_memory|           d_i|         array|
|d_i_ce0            |  out|    1|   ap_memory|           d_i|         array|
|d_i_q0             |   in|   16|   ap_memory|           d_i|         array|
+-------------------+-----+-----+------------+--------------+--------------+

