|RGB_Ex_Top
MAX10_CLK1_50 => Clock.IN4
KEY[0] => cRst_n.IN2
KEY[1] => ~NO_FANOUT~
LED[0] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
TMD_D[0] << <GND>
TMD_D[1] << <GND>
TMD_D[2] << <GND>
TMD_D[3] << <GND>
TMD_D[4] << <GND>
TMD_D[5] << <GND>
TMD_D[6] << <GND>
TMD_D[7] << <GND>
OB_LED_RGB_D << RGB_Data_tram:u_RGB_Data_tram.DO


|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram
Clock => Clock.IN1
cRst_n => cRst_n.IN1
cPluesEvery100us => TimeClock.DATAB
cPluesEvery50ns => TimeClock.DATAA
Begin_Tran_Flag => Mux2.IN12
Begin_Tran_Flag => Mux2.IN13
Begin_Tran_Flag => Mux3.IN11
RGB_Data_Rst_Req => TimeValue.OUTPUTSELECT
RGB_Data_Rst_Req => cNextState.OUTPUTSELECT
RGB_Data_Rst_Req => TimeValue.OUTPUTSELECT
RGB_Data_Rst_Req => TimeValue.OUTPUTSELECT
RGB_Data_Rst_Req => Mux1.IN15
RGB_Data_Rst_Req => Mux7.IN15
RGB_Data_Rst_Req => Mux3.IN12
OneBit_Tram_Ok <= OneBit_Tram_Ok.DB_MAX_OUTPUT_PORT_TYPE
RGB_Data_Rst_Tram_Ok <= RGB_Data_Rst_Tram_Ok.DB_MAX_OUTPUT_PORT_TYPE
DI => TimeValue.DATAA
DI => cNextState.DATAA
DI => TimeValue.DATAA
DI => TimeValue.DATAA
DO <= RGB_Data.DB_MAX_OUTPUT_PORT_TYPE


|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram|TimePlues:u_TimePlues
Clock => TimeOutLoad.CLK
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
cRst_n => cResetOrReload.IN0
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => Count.OUTPUTSELECT
CLK_Enable => TimeOutLoad.OUTPUTSELECT
Reload => cResetOrReload.IN1
Value[0] => Add0.IN20
Value[1] => Add0.IN19
Value[2] => Add0.IN18
Value[3] => Add0.IN17
Value[4] => Add0.IN16
Value[5] => Add0.IN15
Value[6] => Add0.IN14
Value[7] => Add0.IN13
Value[8] => Add0.IN12
Value[9] => Add0.IN11
TimeOutPlues <= TimeOutLoad.DB_MAX_OUTPUT_PORT_TYPE


|RGB_Ex_Top|Divider_Clock:u_Divider_Clock
clkin => clkout_Custom_2_Dly.CLK
clkin => clkout_Custom_1_Dly.CLK
clkin => clkout_Custom_0_Dly.CLK
clkin => clkout_1_Dly.CLK
clkin => clkout_10_Dly.CLK
clkin => clkout_100_Dly.CLK
clkin => clkout_1K_Dly.CLK
clkin => clkout_Custom_2~reg0.CLK
clkin => clkout_Custom_1~reg0.CLK
clkin => clkout_Custom_0~reg0.CLK
clkin => clkout_1~reg0.CLK
clkin => clkout_10~reg0.CLK
clkin => clkout_100~reg0.CLK
clkin => clkout_1K~reg0.CLK
clkin => Counter_C_1[0].CLK
clkin => Counter_C_0[0].CLK
clkin => Counter_C_0[1].CLK
clkin => Counter_C_0[2].CLK
clkin => Counter_C_0[3].CLK
clkin => Counter_C_0[4].CLK
clkin => Counter_C_0[5].CLK
clkin => Counter_C_0[6].CLK
clkin => Counter_C_0[7].CLK
clkin => Counter_C_0[8].CLK
clkin => Counter_C_0[9].CLK
clkin => Counter_C_0[10].CLK
clkin => Counter_C_0[11].CLK
clkin => Counter_C_0[12].CLK
clkin => Counter_1[0].CLK
clkin => Counter_1[1].CLK
clkin => Counter_1[2].CLK
clkin => Counter_1[3].CLK
clkin => Counter_1[4].CLK
clkin => Counter_1[5].CLK
clkin => Counter_1[6].CLK
clkin => Counter_1[7].CLK
clkin => Counter_1[8].CLK
clkin => Counter_1[9].CLK
clkin => Counter_1[10].CLK
clkin => Counter_1[11].CLK
clkin => Counter_1[12].CLK
clkin => Counter_1[13].CLK
clkin => Counter_1[14].CLK
clkin => Counter_1[15].CLK
clkin => Counter_1[16].CLK
clkin => Counter_1[17].CLK
clkin => Counter_1[18].CLK
clkin => Counter_1[19].CLK
clkin => Counter_1[20].CLK
clkin => Counter_1[21].CLK
clkin => Counter_1[22].CLK
clkin => Counter_1[23].CLK
clkin => Counter_1[24].CLK
clkin => Counter_1[25].CLK
clkin => Counter_1[26].CLK
clkin => Counter_10[0].CLK
clkin => Counter_10[1].CLK
clkin => Counter_10[2].CLK
clkin => Counter_10[3].CLK
clkin => Counter_10[4].CLK
clkin => Counter_10[5].CLK
clkin => Counter_10[6].CLK
clkin => Counter_10[7].CLK
clkin => Counter_10[8].CLK
clkin => Counter_10[9].CLK
clkin => Counter_10[10].CLK
clkin => Counter_10[11].CLK
clkin => Counter_10[12].CLK
clkin => Counter_10[13].CLK
clkin => Counter_10[14].CLK
clkin => Counter_10[15].CLK
clkin => Counter_10[16].CLK
clkin => Counter_10[17].CLK
clkin => Counter_10[18].CLK
clkin => Counter_10[19].CLK
clkin => Counter_10[20].CLK
clkin => Counter_10[21].CLK
clkin => Counter_10[22].CLK
clkin => Counter_10[23].CLK
clkin => Counter_10[24].CLK
clkin => Counter_100[0].CLK
clkin => Counter_100[1].CLK
clkin => Counter_100[2].CLK
clkin => Counter_100[3].CLK
clkin => Counter_100[4].CLK
clkin => Counter_100[5].CLK
clkin => Counter_100[6].CLK
clkin => Counter_100[7].CLK
clkin => Counter_100[8].CLK
clkin => Counter_100[9].CLK
clkin => Counter_100[10].CLK
clkin => Counter_100[11].CLK
clkin => Counter_100[12].CLK
clkin => Counter_100[13].CLK
clkin => Counter_100[14].CLK
clkin => Counter_100[15].CLK
clkin => Counter_100[16].CLK
clkin => Counter_100[17].CLK
clkin => Counter_100[18].CLK
clkin => Counter_1k[0].CLK
clkin => Counter_1k[1].CLK
clkin => Counter_1k[2].CLK
clkin => Counter_1k[3].CLK
clkin => Counter_1k[4].CLK
clkin => Counter_1k[5].CLK
clkin => Counter_1k[6].CLK
clkin => Counter_1k[7].CLK
clkin => Counter_1k[8].CLK
clkin => Counter_1k[9].CLK
clkin => Counter_1k[10].CLK
clkin => Counter_1k[11].CLK
clkin => Counter_1k[12].CLK
clkin => Counter_1k[13].CLK
clkin => Counter_1k[14].CLK
clkin => Counter_1k[15].CLK
rst_n => Counter_1[0].ACLR
rst_n => Counter_1[1].ACLR
rst_n => Counter_1[2].ACLR
rst_n => Counter_1[3].ACLR
rst_n => Counter_1[4].ACLR
rst_n => Counter_1[5].ACLR
rst_n => Counter_1[6].ACLR
rst_n => Counter_1[7].ACLR
rst_n => Counter_1[8].ACLR
rst_n => Counter_1[9].ACLR
rst_n => Counter_1[10].ACLR
rst_n => Counter_1[11].ACLR
rst_n => Counter_1[12].ACLR
rst_n => Counter_1[13].ACLR
rst_n => Counter_1[14].ACLR
rst_n => Counter_1[15].ACLR
rst_n => Counter_1[16].ACLR
rst_n => Counter_1[17].ACLR
rst_n => Counter_1[18].ACLR
rst_n => Counter_1[19].ACLR
rst_n => Counter_1[20].ACLR
rst_n => Counter_1[21].ACLR
rst_n => Counter_1[22].ACLR
rst_n => Counter_1[23].ACLR
rst_n => Counter_1[24].ACLR
rst_n => Counter_1[25].ACLR
rst_n => Counter_1[26].ACLR
rst_n => Counter_10[0].ACLR
rst_n => Counter_10[1].ACLR
rst_n => Counter_10[2].ACLR
rst_n => Counter_10[3].ACLR
rst_n => Counter_10[4].ACLR
rst_n => Counter_10[5].ACLR
rst_n => Counter_10[6].ACLR
rst_n => Counter_10[7].ACLR
rst_n => Counter_10[8].ACLR
rst_n => Counter_10[9].ACLR
rst_n => Counter_10[10].ACLR
rst_n => Counter_10[11].ACLR
rst_n => Counter_10[12].ACLR
rst_n => Counter_10[13].ACLR
rst_n => Counter_10[14].ACLR
rst_n => Counter_10[15].ACLR
rst_n => Counter_10[16].ACLR
rst_n => Counter_10[17].ACLR
rst_n => Counter_10[18].ACLR
rst_n => Counter_10[19].ACLR
rst_n => Counter_10[20].ACLR
rst_n => Counter_10[21].ACLR
rst_n => Counter_10[22].ACLR
rst_n => Counter_10[23].ACLR
rst_n => Counter_10[24].ACLR
rst_n => Counter_100[0].ACLR
rst_n => Counter_100[1].ACLR
rst_n => Counter_100[2].ACLR
rst_n => Counter_100[3].ACLR
rst_n => Counter_100[4].ACLR
rst_n => Counter_100[5].ACLR
rst_n => Counter_100[6].ACLR
rst_n => Counter_100[7].ACLR
rst_n => Counter_100[8].ACLR
rst_n => Counter_100[9].ACLR
rst_n => Counter_100[10].ACLR
rst_n => Counter_100[11].ACLR
rst_n => Counter_100[12].ACLR
rst_n => Counter_100[13].ACLR
rst_n => Counter_100[14].ACLR
rst_n => Counter_100[15].ACLR
rst_n => Counter_100[16].ACLR
rst_n => Counter_100[17].ACLR
rst_n => Counter_100[18].ACLR
rst_n => Counter_1k[0].ACLR
rst_n => Counter_1k[1].ACLR
rst_n => Counter_1k[2].ACLR
rst_n => Counter_1k[3].ACLR
rst_n => Counter_1k[4].ACLR
rst_n => Counter_1k[5].ACLR
rst_n => Counter_1k[6].ACLR
rst_n => Counter_1k[7].ACLR
rst_n => Counter_1k[8].ACLR
rst_n => Counter_1k[9].ACLR
rst_n => Counter_1k[10].ACLR
rst_n => Counter_1k[11].ACLR
rst_n => Counter_1k[12].ACLR
rst_n => Counter_1k[13].ACLR
rst_n => Counter_1k[14].ACLR
rst_n => Counter_1k[15].ACLR
rst_n => Counter_C_1[0].ACLR
rst_n => Counter_C_0[0].ACLR
rst_n => Counter_C_0[1].ACLR
rst_n => Counter_C_0[2].ACLR
rst_n => Counter_C_0[3].ACLR
rst_n => Counter_C_0[4].ACLR
rst_n => Counter_C_0[5].ACLR
rst_n => Counter_C_0[6].ACLR
rst_n => Counter_C_0[7].ACLR
rst_n => Counter_C_0[8].ACLR
rst_n => Counter_C_0[9].ACLR
rst_n => Counter_C_0[10].ACLR
rst_n => Counter_C_0[11].ACLR
rst_n => Counter_C_0[12].ACLR
rst_n => clkout_Custom_2~reg0.ACLR
rst_n => clkout_Custom_1~reg0.ACLR
rst_n => clkout_Custom_0~reg0.ACLR
rst_n => clkout_1~reg0.ACLR
rst_n => clkout_10~reg0.ACLR
rst_n => clkout_100~reg0.ACLR
rst_n => clkout_1K~reg0.ACLR
rst_n => clkout_Custom_2_Dly.ACLR
rst_n => clkout_Custom_1_Dly.ACLR
rst_n => clkout_Custom_0_Dly.ACLR
rst_n => clkout_1_Dly.ACLR
rst_n => clkout_10_Dly.ACLR
rst_n => clkout_100_Dly.ACLR
rst_n => clkout_1K_Dly.ACLR
cPlusEvery1mS <= cPlusEvery1mS.DB_MAX_OUTPUT_PORT_TYPE
cPlusEvery10mS <= cPlusEvery10mS.DB_MAX_OUTPUT_PORT_TYPE
cPlusEvery100mS <= cPlusEvery100mS.DB_MAX_OUTPUT_PORT_TYPE
cPlusEvery1S <= cPlusEvery1S.DB_MAX_OUTPUT_PORT_TYPE
cPlusEveryCustom0 <= cPlusEveryCustom0.DB_MAX_OUTPUT_PORT_TYPE
cPlusEveryCustom1 <= cPlusEveryCustom1.DB_MAX_OUTPUT_PORT_TYPE
cPlusEveryCustom2 <= cPlusEveryCustom2.DB_MAX_OUTPUT_PORT_TYPE
clkout_1K <= clkout_1K~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkout_100 <= clkout_100~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkout_10 <= clkout_10~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkout_1 <= clkout_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkout_Custom_0 <= clkout_Custom_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkout_Custom_1 <= clkout_Custom_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkout_Custom_2 <= clkout_Custom_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RGB_Ex_Top|Pll_40MHz:u_Pll_40MHz
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|RGB_Ex_Top|Pll_40MHz:u_Pll_40MHz|altpll:altpll_component
inclk[0] => Pll_40MHz_altpll:auto_generated.inclk[0]
inclk[1] => Pll_40MHz_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|RGB_Ex_Top|Pll_40MHz:u_Pll_40MHz|altpll:altpll_component|Pll_40MHz_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|RGB_Ex_Top|Dual_Config:u_Dual_Config
clk_clk => clk_clk.IN2
reset_reset_n => _.IN1


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config
clk => clk.IN1
nreset => nreset.IN1
avmm_rcv_address[0] => avmm_rcv_address[0].IN1
avmm_rcv_address[1] => avmm_rcv_address[1].IN1
avmm_rcv_address[2] => avmm_rcv_address[2].IN1
avmm_rcv_writedata[0] => avmm_rcv_writedata[0].IN1
avmm_rcv_writedata[1] => avmm_rcv_writedata[1].IN1
avmm_rcv_writedata[2] => avmm_rcv_writedata[2].IN1
avmm_rcv_writedata[3] => avmm_rcv_writedata[3].IN1
avmm_rcv_writedata[4] => avmm_rcv_writedata[4].IN1
avmm_rcv_writedata[5] => avmm_rcv_writedata[5].IN1
avmm_rcv_writedata[6] => avmm_rcv_writedata[6].IN1
avmm_rcv_writedata[7] => avmm_rcv_writedata[7].IN1
avmm_rcv_writedata[8] => avmm_rcv_writedata[8].IN1
avmm_rcv_writedata[9] => avmm_rcv_writedata[9].IN1
avmm_rcv_writedata[10] => avmm_rcv_writedata[10].IN1
avmm_rcv_writedata[11] => avmm_rcv_writedata[11].IN1
avmm_rcv_writedata[12] => avmm_rcv_writedata[12].IN1
avmm_rcv_writedata[13] => avmm_rcv_writedata[13].IN1
avmm_rcv_writedata[14] => avmm_rcv_writedata[14].IN1
avmm_rcv_writedata[15] => avmm_rcv_writedata[15].IN1
avmm_rcv_writedata[16] => avmm_rcv_writedata[16].IN1
avmm_rcv_writedata[17] => avmm_rcv_writedata[17].IN1
avmm_rcv_writedata[18] => avmm_rcv_writedata[18].IN1
avmm_rcv_writedata[19] => avmm_rcv_writedata[19].IN1
avmm_rcv_writedata[20] => avmm_rcv_writedata[20].IN1
avmm_rcv_writedata[21] => avmm_rcv_writedata[21].IN1
avmm_rcv_writedata[22] => avmm_rcv_writedata[22].IN1
avmm_rcv_writedata[23] => avmm_rcv_writedata[23].IN1
avmm_rcv_writedata[24] => avmm_rcv_writedata[24].IN1
avmm_rcv_writedata[25] => avmm_rcv_writedata[25].IN1
avmm_rcv_writedata[26] => avmm_rcv_writedata[26].IN1
avmm_rcv_writedata[27] => avmm_rcv_writedata[27].IN1
avmm_rcv_writedata[28] => avmm_rcv_writedata[28].IN1
avmm_rcv_writedata[29] => avmm_rcv_writedata[29].IN1
avmm_rcv_writedata[30] => avmm_rcv_writedata[30].IN1
avmm_rcv_writedata[31] => avmm_rcv_writedata[31].IN1
avmm_rcv_write => avmm_rcv_write.IN1
avmm_rcv_read => avmm_rcv_read.IN1
avmm_rcv_readdata[0] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[1] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[2] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[3] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[4] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[5] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[6] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[7] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[8] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[9] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[10] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[11] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[12] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[13] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[14] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[15] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[16] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[17] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[18] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[19] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[20] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[21] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[22] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[23] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[24] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[25] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[26] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[27] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[28] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[29] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[30] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata
avmm_rcv_readdata[31] <= alt_dual_boot_avmm:alt_dual_boot_avmm_comp.avmm_rcv_readdata


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp
clk => dual_boot_int_clk.DATAIN
nreset => nreset.IN1
avmm_rcv_address[0] => Equal0.IN2
avmm_rcv_address[0] => Equal1.IN2
avmm_rcv_address[0] => Equal2.IN2
avmm_rcv_address[0] => Equal3.IN0
avmm_rcv_address[0] => Equal4.IN1
avmm_rcv_address[0] => Equal5.IN2
avmm_rcv_address[0] => Equal6.IN1
avmm_rcv_address[0] => Equal7.IN2
avmm_rcv_address[0] => Equal8.IN2
avmm_rcv_address[1] => Equal0.IN1
avmm_rcv_address[1] => Equal1.IN1
avmm_rcv_address[1] => Equal2.IN0
avmm_rcv_address[1] => Equal3.IN2
avmm_rcv_address[1] => Equal4.IN0
avmm_rcv_address[1] => Equal5.IN1
avmm_rcv_address[1] => Equal6.IN2
avmm_rcv_address[1] => Equal7.IN1
avmm_rcv_address[1] => Equal8.IN1
avmm_rcv_address[2] => Equal0.IN0
avmm_rcv_address[2] => Equal1.IN0
avmm_rcv_address[2] => Equal2.IN1
avmm_rcv_address[2] => Equal3.IN1
avmm_rcv_address[2] => Equal4.IN2
avmm_rcv_address[2] => Equal5.IN0
avmm_rcv_address[2] => Equal6.IN0
avmm_rcv_address[2] => Equal7.IN0
avmm_rcv_address[2] => Equal8.IN0
avmm_rcv_writedata[0] => avmm_rcv_writedata[0].IN1
avmm_rcv_writedata[1] => avmm_rcv_writedata[1].IN1
avmm_rcv_writedata[2] => comb.DATAB
avmm_rcv_writedata[3] => comb.DATAB
avmm_rcv_writedata[4] => ~NO_FANOUT~
avmm_rcv_writedata[5] => ~NO_FANOUT~
avmm_rcv_writedata[6] => ~NO_FANOUT~
avmm_rcv_writedata[7] => ~NO_FANOUT~
avmm_rcv_writedata[8] => ~NO_FANOUT~
avmm_rcv_writedata[9] => ~NO_FANOUT~
avmm_rcv_writedata[10] => ~NO_FANOUT~
avmm_rcv_writedata[11] => ~NO_FANOUT~
avmm_rcv_writedata[12] => ~NO_FANOUT~
avmm_rcv_writedata[13] => ~NO_FANOUT~
avmm_rcv_writedata[14] => ~NO_FANOUT~
avmm_rcv_writedata[15] => ~NO_FANOUT~
avmm_rcv_writedata[16] => ~NO_FANOUT~
avmm_rcv_writedata[17] => ~NO_FANOUT~
avmm_rcv_writedata[18] => ~NO_FANOUT~
avmm_rcv_writedata[19] => ~NO_FANOUT~
avmm_rcv_writedata[20] => ~NO_FANOUT~
avmm_rcv_writedata[21] => ~NO_FANOUT~
avmm_rcv_writedata[22] => ~NO_FANOUT~
avmm_rcv_writedata[23] => ~NO_FANOUT~
avmm_rcv_writedata[24] => ~NO_FANOUT~
avmm_rcv_writedata[25] => ~NO_FANOUT~
avmm_rcv_writedata[26] => ~NO_FANOUT~
avmm_rcv_writedata[27] => ~NO_FANOUT~
avmm_rcv_writedata[28] => ~NO_FANOUT~
avmm_rcv_writedata[29] => ~NO_FANOUT~
avmm_rcv_writedata[30] => ~NO_FANOUT~
avmm_rcv_writedata[31] => ~NO_FANOUT~
avmm_rcv_write => comb.IN1
avmm_rcv_write => comb.IN1
avmm_rcv_write => comb.IN1
avmm_rcv_write => comb.IN1
avmm_rcv_read => always0.IN1
avmm_rcv_read => always0.IN1
avmm_rcv_readdata[0] <= avmm_rcv_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[1] <= avmm_rcv_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[2] <= avmm_rcv_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[3] <= avmm_rcv_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[4] <= avmm_rcv_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[5] <= avmm_rcv_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[6] <= avmm_rcv_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[7] <= avmm_rcv_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[8] <= avmm_rcv_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[9] <= avmm_rcv_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[10] <= avmm_rcv_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[11] <= avmm_rcv_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[12] <= avmm_rcv_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[13] <= avmm_rcv_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[14] <= avmm_rcv_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[15] <= avmm_rcv_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[16] <= avmm_rcv_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[17] <= avmm_rcv_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[18] <= avmm_rcv_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[19] <= avmm_rcv_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[20] <= avmm_rcv_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[21] <= avmm_rcv_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[22] <= avmm_rcv_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[23] <= avmm_rcv_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[24] <= avmm_rcv_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[25] <= avmm_rcv_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[26] <= avmm_rcv_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[27] <= avmm_rcv_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[28] <= avmm_rcv_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[29] <= avmm_rcv_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[30] <= avmm_rcv_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avmm_rcv_readdata[31] <= avmm_rcv_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot
clk => clk.IN3
nreset => rd_boot_sel~reg0.ACLR
nreset => rd_boot_sel_overwrite~reg0.ACLR
nreset => app_msm_cs2[0]~reg0.ACLR
nreset => app_msm_cs2[1]~reg0.ACLR
nreset => app_msm_cs2[2]~reg0.ACLR
nreset => app_msm_cs2[3]~reg0.ACLR
nreset => app_reconfig_source2[0]~reg0.ACLR
nreset => app_reconfig_source2[1]~reg0.ACLR
nreset => app_reconfig_source2[2]~reg0.ACLR
nreset => app_reconfig_source2[3]~reg0.ACLR
nreset => app_msm_cs1[0]~reg0.ACLR
nreset => app_msm_cs1[1]~reg0.ACLR
nreset => app_msm_cs1[2]~reg0.ACLR
nreset => app_msm_cs1[3]~reg0.ACLR
nreset => app_reconfig_source1[0]~reg0.ACLR
nreset => app_reconfig_source1[1]~reg0.ACLR
nreset => app_reconfig_source1[2]~reg0.ACLR
nreset => app_reconfig_source1[3]~reg0.ACLR
nreset => watchdog_timer[0]~reg0.ACLR
nreset => watchdog_timer[1]~reg0.ACLR
nreset => watchdog_timer[2]~reg0.ACLR
nreset => watchdog_timer[3]~reg0.ACLR
nreset => watchdog_timer[4]~reg0.ACLR
nreset => watchdog_timer[5]~reg0.ACLR
nreset => watchdog_timer[6]~reg0.ACLR
nreset => watchdog_timer[7]~reg0.ACLR
nreset => watchdog_timer[8]~reg0.ACLR
nreset => watchdog_timer[9]~reg0.ACLR
nreset => watchdog_timer[10]~reg0.ACLR
nreset => watchdog_timer[11]~reg0.ACLR
nreset => watchdog_en~reg0.ACLR
nreset => msm_cs[0]~reg0.ACLR
nreset => msm_cs[1]~reg0.ACLR
nreset => msm_cs[2]~reg0.ACLR
nreset => msm_cs[3]~reg0.ACLR
nreset => busy~reg0.ACLR
nreset => reconfig_counter[0].ACLR
nreset => reconfig_counter[1].ACLR
nreset => reconfig_counter[2].ACLR
nreset => reconfig_counter[3].ACLR
nreset => reconfig_counter[4].ACLR
nreset => rst_timer_counter[0].ACLR
nreset => rst_timer_counter[1].ACLR
nreset => rst_timer_counter[2].ACLR
nreset => rst_timer_counter[3].ACLR
nreset => rst_timer_counter[4].ACLR
nreset => operations_reg[0].ACLR
nreset => operations_reg[1].ACLR
nreset => operations_reg[2].ACLR
nreset => operations_reg[3].ACLR
nreset => operations_reg[4].ACLR
nreset => boot_sel_overwrite_reg.ACLR
nreset => boot_sel_reg.ACLR
nreset => write_reg_data[0].ACLR
nreset => write_reg_data[1].ACLR
nreset => write_reg_data[2].ACLR
nreset => write_reg_data[3].ACLR
nreset => write_reg_data[4].ACLR
nreset => write_reg_data[5].ACLR
nreset => write_reg_data[6].ACLR
nreset => write_reg_data[7].ACLR
nreset => write_reg_data[8].ACLR
nreset => write_reg_data[9].ACLR
nreset => write_reg_data[10].ACLR
nreset => write_reg_data[11].ACLR
nreset => write_reg_data[12].ACLR
nreset => write_reg_data[13].ACLR
nreset => write_reg_data[14].ACLR
nreset => write_reg_data[15].ACLR
nreset => write_reg_data[16].ACLR
nreset => write_reg_data[17].ACLR
nreset => write_reg_data[18].ACLR
nreset => write_reg_data[19].ACLR
nreset => write_reg_data[20].ACLR
nreset => write_reg_data[21].ACLR
nreset => write_reg_data[22].ACLR
nreset => write_reg_data[23].ACLR
nreset => write_reg_data[24].ACLR
nreset => write_reg_data[25].ACLR
nreset => write_reg_data[26].ACLR
nreset => write_reg_data[27].ACLR
nreset => write_reg_data[28].ACLR
nreset => write_reg_data[29].ACLR
nreset => write_reg_data[30].ACLR
nreset => write_reg_data[31].ACLR
nreset => write_reg_data[32].ACLR
nreset => write_reg_data[33].ACLR
nreset => write_reg_data[34].ACLR
nreset => write_reg_data[35].ACLR
nreset => write_reg_data[36].ACLR
nreset => write_reg_data[37].ACLR
nreset => write_reg_data[38].ACLR
nreset => write_reg_data[39].ACLR
nreset => write_reg_data[40].ACLR
nreset => next_state.STATE_SAME.OUTPUTSELECT
nreset => next_state.STATE_INIT.OUTPUTSELECT
nreset => next_state.STATE_READ_SETUP.OUTPUTSELECT
nreset => next_state.STATE_READ_WRITE.OUTPUTSELECT
nreset => next_state.STATE_READ_DUMMY.OUTPUTSELECT
nreset => next_state.STATE_READ_CAPTURE.OUTPUTSELECT
nreset => next_state.STATE_READ.OUTPUTSELECT
nreset => next_state.STATE_READ_EXTRA.OUTPUTSELECT
nreset => next_state.STATE_READ_UPDATE.OUTPUTSELECT
nreset => next_state.STATE_WRITE_SETUP.OUTPUTSELECT
nreset => next_state.STATE_WRITE.OUTPUTSELECT
nreset => next_state.STATE_WRITE_UPDATE.OUTPUTSELECT
nreset => next_state.STATE_CLR.OUTPUTSELECT
nreset => next_state.STATE_CLR_RD_WD.OUTPUTSELECT
nreset => next_state.STATE_CLR_RD_APP1.OUTPUTSELECT
nreset => next_state.STATE_CLR_RD_APP2.OUTPUTSELECT
nreset => next_state.STATE_CLR_RD_INREG.OUTPUTSELECT
nreset => next_state.STATE_CLR_WR_INREG.OUTPUTSELECT
nreset => next_state.STATE_CLR_END.OUTPUTSELECT
nreset => next_state.STATE_CLR_BUSY.OUTPUTSELECT
nreset => ru_clk.ACLR
nreset => current_state~4.DATAIN
rconfig => reconfig_counter.OUTPUTSELECT
rconfig => reconfig_counter.OUTPUTSELECT
rconfig => reconfig_counter.OUTPUTSELECT
rconfig => reconfig_counter.OUTPUTSELECT
rconfig => reconfig_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
rst_timer => rst_timer_counter.OUTPUTSELECT
read_watchdog => operations_reg.DATAA
read_watchdog => Equal2.IN4
msm_cs[0] <= msm_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msm_cs[1] <= msm_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msm_cs[2] <= msm_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msm_cs[3] <= msm_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_en <= watchdog_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[0] <= watchdog_timer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[1] <= watchdog_timer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[2] <= watchdog_timer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[3] <= watchdog_timer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[4] <= watchdog_timer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[5] <= watchdog_timer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[6] <= watchdog_timer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[7] <= watchdog_timer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[8] <= watchdog_timer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[9] <= watchdog_timer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[10] <= watchdog_timer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timer[11] <= watchdog_timer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_app_reconfig1 => operations_reg.DATAA
read_app_reconfig1 => Equal2.IN3
app_reconfig_source1[0] <= app_reconfig_source1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source1[1] <= app_reconfig_source1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source1[2] <= app_reconfig_source1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source1[3] <= app_reconfig_source1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs1[0] <= app_msm_cs1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs1[1] <= app_msm_cs1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs1[2] <= app_msm_cs1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs1[3] <= app_msm_cs1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_app_reconfig2 => operations_reg.DATAA
read_app_reconfig2 => Equal2.IN2
app_reconfig_source2[0] <= app_reconfig_source2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source2[1] <= app_reconfig_source2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source2[2] <= app_reconfig_source2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_reconfig_source2[3] <= app_reconfig_source2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs2[0] <= app_msm_cs2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs2[1] <= app_msm_cs2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs2[2] <= app_msm_cs2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
app_msm_cs2[3] <= app_msm_cs2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_inreg => operations_reg.DATAA
read_inreg => Equal2.IN1
rd_boot_sel_overwrite <= rd_boot_sel_overwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_boot_sel <= rd_boot_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_inreg => operations_reg.DATAA
write_inreg => always5.IN1
write_inreg => Equal2.IN0
boot_sel => boot_sel_reg.DATAIN
boot_sel_overwrite => boot_sel_overwrite_reg.DATAIN
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter
clock => cntr_d7i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_d7i:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_d7i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d7i:auto_generated.q[0]
q[1] <= cntr_d7i:auto_generated.q[1]
q[2] <= cntr_d7i:auto_generated.q[2]
q[3] <= cntr_d7i:auto_generated.q[3]
q[4] <= cntr_d7i:auto_generated.q[4]
q[5] <= cntr_d7i:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


