#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Apr  9 20:10:10 2022
# Process ID: 311517
# Current directory: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1
# Command line: vivado -log soc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc.tcl -notrace
# Log file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc.vdi
# Journal file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc.tcl -notrace
Command: link_design -top soc -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/call_stack_1/call_stack.dcp' for cell 'call_stk'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'frame_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/main_memory/main_memory.dcp' for cell 'main_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/program_memory/program_memory.dcp' for cell 'prog_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'sys_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2548.805 ; gain = 0.000 ; free physical = 2667 ; free virtual = 24318
INFO: [Netlist 29-17] Analyzing 552 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vga_pix_clk_gen'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vga_pix_clk_gen'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc will not be read for any cell of this module.
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2759.438 ; gain = 154.844 ; free physical = 2251 ; free virtual = 23902
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_late.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_late.xdc] for cell 'sys_clk_gen/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.438 ; gain = 0.000 ; free physical = 2253 ; free virtual = 23904
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 144 instances

16 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2759.438 ; gain = 210.871 ; free physical = 2253 ; free virtual = 23904
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2823.469 ; gain = 64.031 ; free physical = 2240 ; free virtual = 23891

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1ef12d85f

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2823.469 ; gain = 0.000 ; free physical = 2241 ; free virtual = 23892

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = d5ff0c1032d45dfe.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.039 ; gain = 0.000 ; free physical = 2042 ; free virtual = 23698
Phase 1 Generate And Synthesize Debug Cores | Checksum: 20660b7ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3019.039 ; gain = 43.773 ; free physical = 2042 ; free virtual = 23698

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16e266813

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3019.039 ; gain = 43.773 ; free physical = 2046 ; free virtual = 23702
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 72 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 17c1c5714

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3019.039 ; gain = 43.773 ; free physical = 2045 ; free virtual = 23702
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 15a7efdc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 3019.039 ; gain = 43.773 ; free physical = 2044 ; free virtual = 23701
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 41 cells
INFO: [Opt 31-1021] In phase Sweep, 965 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1f8ed569f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3019.039 ; gain = 43.773 ; free physical = 2044 ; free virtual = 23700
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1f8ed569f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3019.039 ; gain = 43.773 ; free physical = 2044 ; free virtual = 23700
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2005ddebe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3019.039 ; gain = 43.773 ; free physical = 2044 ; free virtual = 23700
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              72  |                                             66  |
|  Constant propagation         |               1  |              37  |                                             49  |
|  Sweep                        |               4  |              41  |                                            965  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.039 ; gain = 0.000 ; free physical = 2044 ; free virtual = 23700
Ending Logic Optimization Task | Checksum: 18cf6eaf3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3019.039 ; gain = 43.773 ; free physical = 2044 ; free virtual = 23700

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 60 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 11 Total Ports: 120
Ending PowerOpt Patch Enables Task | Checksum: 189b582ce

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 2000 ; free virtual = 23656
Ending Power Optimization Task | Checksum: 189b582ce

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3334.992 ; gain = 315.953 ; free physical = 2010 ; free virtual = 23666

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 21ca40ab1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 2015 ; free virtual = 23672
Ending Final Cleanup Task | Checksum: 21ca40ab1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 2015 ; free virtual = 23671

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 2015 ; free virtual = 23671
Ending Netlist Obfuscation Task | Checksum: 21ca40ab1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 2015 ; free virtual = 23671
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3334.992 ; gain = 575.555 ; free physical = 2015 ; free virtual = 23671
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 2014 ; free virtual = 23671
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
Command: report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1943 ; free virtual = 23602
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14c84d9dd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1943 ; free virtual = 23602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1943 ; free virtual = 23602

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b2c4b135

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1978 ; free virtual = 23637

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cd0fb9c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1981 ; free virtual = 23639

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cd0fb9c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1981 ; free virtual = 23639
Phase 1 Placer Initialization | Checksum: cd0fb9c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1981 ; free virtual = 23639

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dfc2e253

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1973 ; free virtual = 23632

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: df7240fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1972 ; free virtual = 23631

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f70e1ca8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1972 ; free virtual = 23631

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 204 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 3, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 99 nets or LUTs. Breaked 4 LUTs, combined 95 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1965 ; free virtual = 23623
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1964 ; free virtual = 23623

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |             95  |                    99  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           12  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |             95  |                   105  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 18d3c3d6b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1964 ; free virtual = 23623
Phase 2.4 Global Placement Core | Checksum: 16e03747a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1962 ; free virtual = 23621
Phase 2 Global Placement | Checksum: 16e03747a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1962 ; free virtual = 23621

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196becbf2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1962 ; free virtual = 23621

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ceaafbe9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1961 ; free virtual = 23620

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c33f4db2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1961 ; free virtual = 23620

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15c200aa7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1961 ; free virtual = 23620

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b6267aba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1961 ; free virtual = 23620

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b684ea25

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1955 ; free virtual = 23614

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f85ba5cf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1954 ; free virtual = 23613

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1845b4e54

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1954 ; free virtual = 23613

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: ea7af0a9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1949 ; free virtual = 23608
Phase 3 Detail Placement | Checksum: ea7af0a9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1949 ; free virtual = 23608

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14de5f0a8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.549 | TNS=-103.810 |
Phase 1 Physical Synthesis Initialization | Checksum: f4ccd900

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1947 ; free virtual = 23605
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16a23b9a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1946 ; free virtual = 23605
Phase 4.1.1.1 BUFG Insertion | Checksum: 14de5f0a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1946 ; free virtual = 23605

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.196. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2468a5109

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1947 ; free virtual = 23603

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1947 ; free virtual = 23603
Phase 4.1 Post Commit Optimization | Checksum: 2468a5109

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1947 ; free virtual = 23603

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2468a5109

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1946 ; free virtual = 23603

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2468a5109

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1946 ; free virtual = 23603
Phase 4.3 Placer Reporting | Checksum: 2468a5109

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1946 ; free virtual = 23603

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1946 ; free virtual = 23603

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1946 ; free virtual = 23603
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cd1c9080

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1947 ; free virtual = 23603
Ending Placer Task | Checksum: e1dca6cd

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1946 ; free virtual = 23603
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1963 ; free virtual = 23620
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1949 ; free virtual = 23616
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1948 ; free virtual = 23608
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_placed.rpt -pb soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1949 ; free virtual = 23609
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.84s |  WALL: 1.24s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1924 ; free virtual = 23584

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.196 | TNS=-90.082 |
Phase 1 Physical Synthesis Initialization | Checksum: e141b37d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1926 ; free virtual = 23587
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.196 | TNS=-90.082 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: e141b37d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1926 ; free virtual = 23586

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.196 | TNS=-90.082 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8_n_0.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[8]. Created 2 instances.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.190 | TNS=-89.956 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8_n_0.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DOADO[2]. Created 2 instances.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DOADO[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.190 | TNS=-89.785 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8_n_0.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[9]. Created 2 instances.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.165 | TNS=-89.629 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8_n_0.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]. Created 2 instances.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.150 | TNS=-89.614 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_18.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.147 | TNS=-89.338 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_n_0.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Created 2 instances.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.142 | TNS=-89.387 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_20.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.086 | TNS=-89.199 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_4.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.070 | TNS=-88.871 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_12.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.057 | TNS=-88.805 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_21.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.048 | TNS=-88.743 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.037 | TNS=-88.713 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.034 | TNS=-88.673 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_16.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.033 | TNS=-88.655 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DOADO[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.027 | TNS=-88.643 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.026 | TNS=-88.379 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.025 | TNS=-88.339 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-88.299 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_14.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DOADO[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.017 | TNS=-88.269 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.012 | TNS=-88.009 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.006 | TNS=-87.917 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.006 | TNS=-87.851 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.006 | TNS=-87.609 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_21.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_4.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.006 | TNS=-87.609 |
Phase 3 Critical Path Optimization | Checksum: e141b37d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1922 ; free virtual = 23583

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.006 | TNS=-87.609 |
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_21.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_4.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_21.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ila/inst/ila_core_inst/srlopt_n_4.  Did not re-place instance ila/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt
INFO: [Physopt 32-702] Processed net ila/inst/ila_core_inst/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.006 | TNS=-87.609 |
Phase 4 Critical Path Optimization | Checksum: e141b37d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1921 ; free virtual = 23582
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1921 ; free virtual = 23582
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.006 | TNS=-87.609 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.190  |          2.473  |           10  |              0  |                    22  |           0  |           2  |  00:00:03  |
|  Total          |          0.190  |          2.473  |           10  |              0  |                    22  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1921 ; free virtual = 23582
Ending Physical Synthesis Task | Checksum: 25974f021

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1921 ; free virtual = 23582
INFO: [Common 17-83] Releasing license: Implementation
253 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1925 ; free virtual = 23586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1914 ; free virtual = 23584
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f05c2367 ConstDB: 0 ShapeSum: d63584c4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1793c7314

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1806 ; free virtual = 23470
Post Restoration Checksum: NetGraph: eeaf38e6 NumContArr: 8a8d3a2e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1793c7314

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1817 ; free virtual = 23481

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1793c7314

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1784 ; free virtual = 23448

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1793c7314

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1784 ; free virtual = 23448
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1222abb58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1760 ; free virtual = 23424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.987 | TNS=-86.452| WHS=-0.807 | THS=-903.806|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: d9749a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1762 ; free virtual = 23426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.987 | TNS=-86.412| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1523e7a16

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1762 ; free virtual = 23426
Phase 2 Router Initialization | Checksum: 155792c4f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1762 ; free virtual = 23426

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6795
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6794
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 155792c4f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1758 ; free virtual = 23422
Phase 3 Initial Routing | Checksum: 208bb3921

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 3334.992 ; gain = 0.000 ; free physical = 1759 ; free virtual = 23423
INFO: [Route 35-580] Design has 151 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|          mem_clk_clk_gen |          ila_clk_clk_gen |ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
|          mem_clk_clk_gen |          ila_clk_clk_gen |                                           ila/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8_srlopt/D|
|          mem_clk_clk_gen |          ila_clk_clk_gen |ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
|          mem_clk_clk_gen |          ila_clk_clk_gen |ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
|          mem_clk_clk_gen |          ila_clk_clk_gen |ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 768
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.501 | TNS=-126.385| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12fca71b3

Time (s): cpu = 00:15:13 ; elapsed = 00:13:29 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1633 ; free virtual = 23300

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.674 | TNS=-112.809| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f0849a22

Time (s): cpu = 00:21:29 ; elapsed = 00:17:41 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1663 ; free virtual = 23330
Phase 4 Rip-up And Reroute | Checksum: 1f0849a22

Time (s): cpu = 00:21:29 ; elapsed = 00:17:41 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1663 ; free virtual = 23330

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15617abff

Time (s): cpu = 00:21:31 ; elapsed = 00:17:41 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1667 ; free virtual = 23334
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.501 | TNS=-126.373| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: b145c1e8

Time (s): cpu = 00:21:32 ; elapsed = 00:17:41 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1668 ; free virtual = 23335

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b145c1e8

Time (s): cpu = 00:21:32 ; elapsed = 00:17:41 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1668 ; free virtual = 23335
Phase 5 Delay and Skew Optimization | Checksum: b145c1e8

Time (s): cpu = 00:21:32 ; elapsed = 00:17:41 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1668 ; free virtual = 23335

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12afaa837

Time (s): cpu = 00:21:34 ; elapsed = 00:17:42 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1667 ; free virtual = 23334
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.501 | TNS=-126.329| WHS=-0.807 | THS=-1.655 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 17732fcab

Time (s): cpu = 00:21:36 ; elapsed = 00:17:43 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1669 ; free virtual = 23336
Phase 6.1 Hold Fix Iter | Checksum: 17732fcab

Time (s): cpu = 00:21:36 ; elapsed = 00:17:43 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1669 ; free virtual = 23336

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.501 | TNS=-126.965| WHS=-0.807 | THS=-1.575 |

Phase 6.2 Additional Hold Fix | Checksum: d3aeff07

Time (s): cpu = 00:21:38 ; elapsed = 00:17:44 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1668 ; free virtual = 23335
WARNING: [Route 35-468] The router encountered 21 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
	ila/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
	ila/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/S
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/S
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/S
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/S
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/S
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/S
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/S
	.. and 11 more pins.

Phase 6 Post Hold Fix | Checksum: d69b21d1

Time (s): cpu = 00:21:39 ; elapsed = 00:17:44 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1662 ; free virtual = 23329

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.38978 %
  Global Horizontal Routing Utilization  = 3.7254 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: d69b21d1

Time (s): cpu = 00:21:40 ; elapsed = 00:17:44 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1663 ; free virtual = 23330

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d69b21d1

Time (s): cpu = 00:21:40 ; elapsed = 00:17:44 . Memory (MB): peak = 3568.969 ; gain = 233.977 ; free physical = 1666 ; free virtual = 23333

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7df1d407

Time (s): cpu = 00:21:40 ; elapsed = 00:17:45 . Memory (MB): peak = 3600.984 ; gain = 265.992 ; free physical = 1667 ; free virtual = 23334
WARNING: [Route 35-419] Router was unable to fix hold violation on pin ila/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D driven by global clock buffer BUFGCTRL_X0Y1.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y1.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 58bda8e7

Time (s): cpu = 00:21:43 ; elapsed = 00:17:46 . Memory (MB): peak = 3600.984 ; gain = 265.992 ; free physical = 1665 ; free virtual = 23332
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.501 | TNS=-126.965| WHS=-0.807 | THS=-1.575 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 58bda8e7

Time (s): cpu = 00:21:43 ; elapsed = 00:17:46 . Memory (MB): peak = 3600.984 ; gain = 265.992 ; free physical = 1665 ; free virtual = 23332
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:21:43 ; elapsed = 00:17:46 . Memory (MB): peak = 3600.984 ; gain = 265.992 ; free physical = 1785 ; free virtual = 23452

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
274 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:21:49 ; elapsed = 00:17:47 . Memory (MB): peak = 3600.984 ; gain = 265.992 ; free physical = 1785 ; free virtual = 23452
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3600.984 ; gain = 0.000 ; free physical = 1769 ; free virtual = 23450
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
Command: report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
Command: report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
Command: report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
286 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_route_status.rpt -pb soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_bus_skew_routed.rpt -pb soc_bus_skew_routed.pb -rpx soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 3624.996 ; gain = 0.000 ; free physical = 1705 ; free virtual = 23391
INFO: [Common 17-206] Exiting Vivado at Sat Apr  9 20:30:29 2022...
