# Overlapping Sequence Detector (SystemVerilog)

This project implements a 4-pattern overlapping sequence detector using a Mealy FSM.

## ğŸ” Patterns Detected
- 1101  
- 1010  
- 1001  
- 0110  

## ğŸ—‚ Repository Structure
rtl/ â†’ RTL design
tb/ â†’ Testbench


## â–¶ Simulation
To run in ModelSim:
vsim -do scripts/run.do


## ğŸ‘¨â€ğŸ’» Author
Aryan Mahajan



