Input file: fe/ips/XIP/README.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |                        Name                         |Offset|Width|                                                           Description                                                           |
    +=====================================================+======+=====+=================================================================================================================================+
    |:ref:`CFG_XIP<xip_CFG_XIP>`                          |     0|   32|Main config register for XIP (tlb mode)                                                                                          |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_SOFT_RESET<xip_CFG_SOFT_RESET>`            |     4|   32|Flush mask register for pages, allow keeping page synced with EXT                                                                |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CLUSTER_ERR_PAGE<xip_CLUSTER_ERR_PAGE>`        |     8|   32|page address for first detected cluster error                                                                                    |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`ERR_PAGE<xip_ERR_PAGE>`                        |    12|   32|page address for first detected FC insn error + one hot for if/where ro violation                                                |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_VIRT_ADDR0<xip_CFG_VIRT_ADDR0>`            |    16|   32|Base virtual address for hyper0                                                                                                  |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_VIRT_ADDR1<xip_CFG_VIRT_ADDR1>`            |    20|   32|Base virtual address for hyper1                                                                                                  |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_VIRT_ADDR2<xip_CFG_VIRT_ADDR2>`            |    24|   32|Base virtual address for mram                                                                                                    |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_EXT_ADDR0<xip_CFG_EXT_ADDR0>`              |    28|   32|Base external address for hyper0                                                                                                 |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_EXT_ADDR1<xip_CFG_EXT_ADDR1>`              |    32|   32|Base external address for hyper1                                                                                                 |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_EXT_ADDR2<xip_CFG_EXT_ADDR2>`              |    36|   32|Base external address for mram                                                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_MNT_SIZE0<xip_CFG_MNT_SIZE0>`              |    40|   32|Virt memory size for hyper0 (pages)                                                                                              |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_MNT_SIZE1<xip_CFG_MNT_SIZE1>`              |    44|   32|Virt memory size for hyper1 (pages)                                                                                              |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_MNT_SIZE2<xip_CFG_MNT_SIZE2>`              |    48|   32|Virt memory size for mram   (pages)                                                                                              |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE_SIZE0<xip_CFG_PAGE_SIZE0>`            |    52|   32|Page size for hyper0 (512B - 64KB, power of two)                                                                                 |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE_SIZE1<xip_CFG_PAGE_SIZE1>`            |    56|   32|Page size for hyper1 (512B - 64KB, power of two)                                                                                 |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE_SIZE2<xip_CFG_PAGE_SIZE2>`            |    60|   32|Page size for mram (512B - 64KB, power of two)                                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE0<xip_CFG_PAGE0>`                      |    64|   32|page0 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE1<xip_CFG_PAGE1>`                      |    68|   32|page1 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE2<xip_CFG_PAGE2>`                      |    72|   32|page2 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE3<xip_CFG_PAGE3>`                      |    76|   32|page3 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE4<xip_CFG_PAGE4>`                      |    80|   32|page4 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE5<xip_CFG_PAGE5>`                      |    84|   32|page5 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE6<xip_CFG_PAGE6>`                      |    88|   32|page6 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE7<xip_CFG_PAGE7>`                      |    92|   32|page7 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE8<xip_CFG_PAGE8>`                      |    96|   32|page8 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE9<xip_CFG_PAGE9>`                      |   100|   32|page9 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE10<xip_CFG_PAGE10>`                    |   104|   32|page10 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE11<xip_CFG_PAGE11>`                    |   108|   32|page11 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE12<xip_CFG_PAGE12>`                    |   112|   32|page12 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE13<xip_CFG_PAGE13>`                    |   116|   32|page13 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE14<xip_CFG_PAGE14>`                    |   120|   32|page14 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_PAGE15<xip_CFG_PAGE15>`                    |   124|   32|page15 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)                                               |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_0<xip_CFG_TLB_VIRT_PAGE_0>`  |   128|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_1<xip_CFG_TLB_VIRT_PAGE_1>`  |   132|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_2<xip_CFG_TLB_VIRT_PAGE_2>`  |   136|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_3<xip_CFG_TLB_VIRT_PAGE_3>`  |   140|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_4<xip_CFG_TLB_VIRT_PAGE_4>`  |   144|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_5<xip_CFG_TLB_VIRT_PAGE_5>`  |   148|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_6<xip_CFG_TLB_VIRT_PAGE_6>`  |   152|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_7<xip_CFG_TLB_VIRT_PAGE_7>`  |   156|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_8<xip_CFG_TLB_VIRT_PAGE_8>`  |   160|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_9<xip_CFG_TLB_VIRT_PAGE_9>`  |   164|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_10<xip_CFG_TLB_VIRT_PAGE_10>`|   168|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_11<xip_CFG_TLB_VIRT_PAGE_11>`|   172|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_12<xip_CFG_TLB_VIRT_PAGE_12>`|   176|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_13<xip_CFG_TLB_VIRT_PAGE_13>`|   180|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_14<xip_CFG_TLB_VIRT_PAGE_14>`|   184|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_15<xip_CFG_TLB_VIRT_PAGE_15>`|   188|   32|TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)|
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_0<xip_CFG_TLB_PHYS_PAGE_0>`  |   192|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_1<xip_CFG_TLB_PHYS_PAGE_1>`  |   196|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_2<xip_CFG_TLB_PHYS_PAGE_2>`  |   200|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_3<xip_CFG_TLB_PHYS_PAGE_3>`  |   204|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_4<xip_CFG_TLB_PHYS_PAGE_4>`  |   208|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_5<xip_CFG_TLB_PHYS_PAGE_5>`  |   212|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_6<xip_CFG_TLB_PHYS_PAGE_6>`  |   216|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_7<xip_CFG_TLB_PHYS_PAGE_7>`  |   220|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_8<xip_CFG_TLB_PHYS_PAGE_8>`  |   224|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_9<xip_CFG_TLB_PHYS_PAGE_9>`  |   228|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_10<xip_CFG_TLB_PHYS_PAGE_10>`|   232|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_11<xip_CFG_TLB_PHYS_PAGE_11>`|   236|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_12<xip_CFG_TLB_PHYS_PAGE_12>`|   240|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_13<xip_CFG_TLB_PHYS_PAGE_13>`|   244|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_14<xip_CFG_TLB_PHYS_PAGE_14>`|   248|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_15<xip_CFG_TLB_PHYS_PAGE_15>`|   252|   32|TLB physical page configuration (bit [31:0]: physical address)                                                                   |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_XIP_LRU<xip_CFG_XIP_LRU>`                  |   256|   32|TLB current LRU entry                                                                                                            |
    +-----------------------------------------------------+------+-----+---------------------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_XIP:

CFG_XIP
"""""""

Main config register for XIP (tlb mode)

.. table:: 

    +-----+---+---------+-------------------------------------+
    |Bit #|R/W|  Name   |             Description             |
    +=====+===+=========+=====================================+
    |    0|R/W|TLB_EN   |Enable or Disable TLB mode           |
    +-----+---+---------+-------------------------------------+
    |3:1  |R/W|DEVICE_RO|Flag to check whether device is RO   |
    +-----+---+---------+-------------------------------------+
    |   16|R/W|POWER_ON |Inform XIP that cluster is powered on|
    +-----+---+---------+-------------------------------------+

.. _xip_CFG_SOFT_RESET:

CFG_SOFT_RESET
""""""""""""""

Flush mask register for pages, allow keeping page synced with EXT

.. table:: 

    +-----+---+-----+-----------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                    Description                                    |
    +=====+===+=====+===================================================================================+
    |    0|R/W|RESET|Flush dirty pages, and reset logic to enable reconfiguration. Falls to 0 when done.|
    +-----+---+-----+-----------------------------------------------------------------------------------+

.. _xip_CLUSTER_ERR_PAGE:

CLUSTER_ERR_PAGE
""""""""""""""""

page address for first detected cluster error

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _xip_ERR_PAGE:

ERR_PAGE
""""""""

page address for first detected FC insn error + one hot for if/where ro violation

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _xip_CFG_VIRT_ADDR0:

CFG_VIRT_ADDR0
""""""""""""""

Base virtual address for hyper0

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                          Description                                           |
    +=====+===+=========+================================================================================================+
    |31:0 |R/W|VIRT_ADDR|Start of Virtual Address for external peripheral 0 Must be in the range[0x2000_0000-0x2FFF_FFFF]|
    +-----+---+---------+------------------------------------------------------------------------------------------------+

.. _xip_CFG_VIRT_ADDR1:

CFG_VIRT_ADDR1
""""""""""""""

Base virtual address for hyper1

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                          Description                                           |
    +=====+===+=========+================================================================================================+
    |31:0 |R/W|VIRT_ADDR|Start of Virtual Address for external peripheral 0 Must be in the range[0x2000_0000-0x2FFF_FFFF]|
    +-----+---+---------+------------------------------------------------------------------------------------------------+

.. _xip_CFG_VIRT_ADDR2:

CFG_VIRT_ADDR2
""""""""""""""

Base virtual address for mram

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                          Description                                           |
    +=====+===+=========+================================================================================================+
    |31:0 |R/W|VIRT_ADDR|Start of Virtual Address for external peripheral 0 Must be in the range[0x2000_0000-0x2FFF_FFFF]|
    +-----+---+---------+------------------------------------------------------------------------------------------------+

.. _xip_CFG_EXT_ADDR0:

CFG_EXT_ADDR0
"""""""""""""

Base external address for hyper0

.. table:: 

    +-----+---+--------+---------------------------------------------------+
    |Bit #|R/W|  Name  |                    Description                    |
    +=====+===+========+===================================================+
    |31:0 |R/W|EXT_ADDR|Start of External Address for external peripheral 0|
    +-----+---+--------+---------------------------------------------------+

.. _xip_CFG_EXT_ADDR1:

CFG_EXT_ADDR1
"""""""""""""

Base external address for hyper1

.. table:: 

    +-----+---+--------+---------------------------------------------------+
    |Bit #|R/W|  Name  |                    Description                    |
    +=====+===+========+===================================================+
    |31:0 |R/W|EXT_ADDR|Start of External Address for external peripheral 0|
    +-----+---+--------+---------------------------------------------------+

.. _xip_CFG_EXT_ADDR2:

CFG_EXT_ADDR2
"""""""""""""

Base external address for mram

.. table:: 

    +-----+---+--------+---------------------------------------------------+
    |Bit #|R/W|  Name  |                    Description                    |
    +=====+===+========+===================================================+
    |31:0 |R/W|EXT_ADDR|Start of External Address for external peripheral 0|
    +-----+---+--------+---------------------------------------------------+

.. _xip_CFG_MNT_SIZE0:

CFG_MNT_SIZE0
"""""""""""""

Virt memory size for hyper0 (pages)

.. table:: 

    +-----+---+--------+------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                          Description                                           |
    +=====+===+========+================================================================================================+
    |15:0 |R/W|MNT_SIZE|Size of the mounted region in pages for peripheral 0 (total size of region = this reg*page size)|
    +-----+---+--------+------------------------------------------------------------------------------------------------+

.. _xip_CFG_MNT_SIZE1:

CFG_MNT_SIZE1
"""""""""""""

Virt memory size for hyper1 (pages)

.. table:: 

    +-----+---+--------+------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                          Description                                           |
    +=====+===+========+================================================================================================+
    |15:0 |R/W|MNT_SIZE|Size of the mounted region in pages for peripheral 0 (total size of region = this reg*page size)|
    +-----+---+--------+------------------------------------------------------------------------------------------------+

.. _xip_CFG_MNT_SIZE2:

CFG_MNT_SIZE2
"""""""""""""

Virt memory size for mram   (pages)

.. table:: 

    +-----+---+--------+------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                          Description                                           |
    +=====+===+========+================================================================================================+
    |15:0 |R/W|MNT_SIZE|Size of the mounted region in pages for peripheral 0 (total size of region = this reg*page size)|
    +-----+---+--------+------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE_SIZE0:

CFG_PAGE_SIZE0
""""""""""""""

Page size for hyper0 (512B - 64KB, power of two)

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                        Description                                         |
    +=====+===+=========+============================================================================================+
    |2:0  |R/W|PAGE_SIZE|Size of pages for peripheral 0 0: 512Bytes 1: 1KBytes 2: 2KBytes 3: 4KBytes ...  7: 64KBytes|
    +-----+---+---------+--------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE_SIZE1:

CFG_PAGE_SIZE1
""""""""""""""

Page size for hyper1 (512B - 64KB, power of two)

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                        Description                                         |
    +=====+===+=========+============================================================================================+
    |2:0  |R/W|PAGE_SIZE|Size of pages for peripheral 0 0: 512Bytes 1: 1KBytes 2: 2KBytes 3: 4KBytes ...  7: 64KBytes|
    +-----+---+---------+--------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE_SIZE2:

CFG_PAGE_SIZE2
""""""""""""""

Page size for mram (512B - 64KB, power of two)

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                        Description                                         |
    +=====+===+=========+============================================================================================+
    |2:0  |R/W|PAGE_SIZE|Size of pages for peripheral 0 0: 512Bytes 1: 1KBytes 2: 2KBytes 3: 4KBytes ...  7: 64KBytes|
    +-----+---+---------+--------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE0:

CFG_PAGE0
"""""""""

page0 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE1:

CFG_PAGE1
"""""""""

page1 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE2:

CFG_PAGE2
"""""""""

page2 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE3:

CFG_PAGE3
"""""""""

page3 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE4:

CFG_PAGE4
"""""""""

page4 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE5:

CFG_PAGE5
"""""""""

page5 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE6:

CFG_PAGE6
"""""""""

page6 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE7:

CFG_PAGE7
"""""""""

page7 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE8:

CFG_PAGE8
"""""""""

page8 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE9:

CFG_PAGE9
"""""""""

page9 configuration  (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE10:

CFG_PAGE10
""""""""""

page10 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE11:

CFG_PAGE11
""""""""""

page11 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE12:

CFG_PAGE12
""""""""""

page12 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE13:

CFG_PAGE13
""""""""""

page13 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE14:

CFG_PAGE14
""""""""""

page14 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_PAGE15:

CFG_PAGE15
""""""""""

page15 configuration (bit [31:30]: device id, [29]: active bit, [20:0]: l2 offset)

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                   Description                                                    |
    +=====+===+=========+==================================================================================================================+
    |20:0 |R/W|INT_ADDR |21 LSB of L2 Address of the page                                                                                  |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|Make icache aware of this page or not   Shared with TLB_VIRT_PAGE.CACHEABLE                                       |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |Make page "active" or "ignored                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with TLB_VIRT_PAGE.TLB_PAGE_ID|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_0:

CFG_TLB_VIRT_PAGE_0
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_1:

CFG_TLB_VIRT_PAGE_1
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_2:

CFG_TLB_VIRT_PAGE_2
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_3:

CFG_TLB_VIRT_PAGE_3
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_4:

CFG_TLB_VIRT_PAGE_4
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_5:

CFG_TLB_VIRT_PAGE_5
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_6:

CFG_TLB_VIRT_PAGE_6
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_7:

CFG_TLB_VIRT_PAGE_7
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_8:

CFG_TLB_VIRT_PAGE_8
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_9:

CFG_TLB_VIRT_PAGE_9
"""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_10:

CFG_TLB_VIRT_PAGE_10
""""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_11:

CFG_TLB_VIRT_PAGE_11
""""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_12:

CFG_TLB_VIRT_PAGE_12
""""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_13:

CFG_TLB_VIRT_PAGE_13
""""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_14:

CFG_TLB_VIRT_PAGE_14
""""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_VIRT_PAGE_15:

CFG_TLB_VIRT_PAGE_15
""""""""""""""""""""

TLB virtual page configuration (bit [31:8]: virtual address, [6:4]: page size, [3:2] page_id, [1]: page_lock, [0] page_cacheable)

.. table:: 

    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |                                              Description                                               |
    +=====+===+==================+========================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |Virtual address TAG entry that is compared against the virtual address seeking for access               |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |When system boots the data are invalid. When any register is written the data become valid              |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PAGE_ID       |Peripheral ID (0: Hyper0, 1: Hyper1, 2: MRAM, 3 is invalid and can't be set) Shared with CFG_PAGE.PER_ID|
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |1    |R/W|TLB_PAGE_LOCK     |Lock page so it cannot be deleted from the OS when a page has to be replaced                            |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|Make icache aware of this page or not (shared with CFG_PAGEN)  Shared with CFG_PAGE.CACHEABLE           |
    +-----+---+------------------+--------------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_0:

CFG_TLB_PHYS_PAGE_0
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_1:

CFG_TLB_PHYS_PAGE_1
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_2:

CFG_TLB_PHYS_PAGE_2
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_3:

CFG_TLB_PHYS_PAGE_3
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_4:

CFG_TLB_PHYS_PAGE_4
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_5:

CFG_TLB_PHYS_PAGE_5
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_6:

CFG_TLB_PHYS_PAGE_6
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_7:

CFG_TLB_PHYS_PAGE_7
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_8:

CFG_TLB_PHYS_PAGE_8
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_9:

CFG_TLB_PHYS_PAGE_9
"""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_10:

CFG_TLB_PHYS_PAGE_10
""""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_11:

CFG_TLB_PHYS_PAGE_11
""""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_12:

CFG_TLB_PHYS_PAGE_12
""""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_13:

CFG_TLB_PHYS_PAGE_13
""""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_14:

CFG_TLB_PHYS_PAGE_14
""""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_TLB_PHYS_PAGE_15:

CFG_TLB_PHYS_PAGE_15
""""""""""""""""""""

TLB physical page configuration (bit [31:0]: physical address)

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                           Description                                           |
    +=====+===+=============+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------+

.. _xip_CFG_XIP_LRU:

CFG_XIP_LRU
"""""""""""

TLB current LRU entry

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+
