

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:16,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_ti4VQT"
Parsing file _cuobjdump_complete_output_ti4VQT
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_knsOTA"
Running: cat _ptx_knsOTA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_jMHiXh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_jMHiXh --output-file  /dev/null 2> _ptx_knsOTAinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_knsOTA _ptx2_jMHiXh _ptx_knsOTAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Wed Apr 17 12:24:46 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=229524 (inst/sec) elapsed = 0:0:00:02 / Wed Apr 17 12:24:47 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=241680 (inst/sec) elapsed = 0:0:00:03 / Wed Apr 17 12:24:48 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=229173 (inst/sec) elapsed = 0:0:00:04 / Wed Apr 17 12:24:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f138fb939c0 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1487 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=213318 (inst/sec) elapsed = 0:0:00:06 / Wed Apr 17 12:24:51 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=206098 (inst/sec) elapsed = 0:0:00:08 / Wed Apr 17 12:24:53 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7948  inst.: 1835170 (ipc=458.7) sim_rate=203907 (inst/sec) elapsed = 0:0:00:09 / Wed Apr 17 12:24:54 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=204083

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f13744f7010 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 204083 (inst/sec)
gpgpu_simulation_rate = 1329 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (359,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(90,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (431,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(432,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (446,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(447,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2216024 (ipc=758.5) sim_rate=201456 (inst/sec) elapsed = 0:0:00:11 / Wed Apr 17 12:24:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(113,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (541,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(542,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(543,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(90,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (706,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(707,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (724,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (724,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(725,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(725,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(736,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (744,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(745,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (755,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(756,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (761,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(762,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (766,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(767,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (772,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(773,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (774,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (774,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(775,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(775,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (780,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (780,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(781,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(782,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (787,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(788,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (791,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(792,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (792,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(793,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(179,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (801,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(802,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (804,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(805,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (806,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(807,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (810,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(811,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (813,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(814,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (819,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (819,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (819,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(820,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(820,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(821,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(822,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (824,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(826,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(827,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (827,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(828,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (831,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(832,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (832,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (832,11966), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(833,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (839,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(840,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (841,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(842,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (845,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (845,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(846,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(847,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (851,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(852,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (865,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(866,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (872,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(873,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (874,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(875,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (881,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(882,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (885,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(886,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (887,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(888,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (892,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(893,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (896,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(897,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (901,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(902,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (909,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(910,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (911,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(912,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (920,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(921,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(187,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (957,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(958,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (959,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(960,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (960,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(961,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (961,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(962,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (978,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(979,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (995,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(996,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (997,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(998,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2563865 (ipc=727.1) sim_rate=197220 (inst/sec) elapsed = 0:0:00:13 / Wed Apr 17 12:24:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1020,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1020,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1037,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1038,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1038,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1039,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1039,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1040,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1049,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(235,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1059,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1060,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1063,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1064,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1070,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1071,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1071,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1072,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1095,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1096,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1113,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1113,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1119,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1120,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1120,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1121,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1124,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1128,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1129,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1130,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1130,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1132,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1133,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1141,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1142,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1162,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1163,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1165,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1171,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1184,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1184,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1194,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1197,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(210,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1204,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1206,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1209,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1210,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1212,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1212,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1214,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1222,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1226,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1233,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1242,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1243,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1245,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1251,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1257,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1262,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1277,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1299,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1301,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1307,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1313,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1313,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1337,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1340,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1350,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1361,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1390,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1392,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1396,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1402,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1406,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1448,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=196683 (inst/sec) elapsed = 0:0:00:14 / Wed Apr 17 12:24:59 2019
GPGPU-Sim uArch: cycles simulated: 14466  inst.: 2755747 (ipc=367.6) sim_rate=183716 (inst/sec) elapsed = 0:0:00:15 / Wed Apr 17 12:25:00 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2607,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2781,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2905,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3029,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3070,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3213,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3278,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3292,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3458,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3476,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3647,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3785,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3848,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3948,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4008,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4082,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4085,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4213,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4316,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4326,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4419,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4434,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4439,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16466  inst.: 2761630 (ipc=205.5) sim_rate=172601 (inst/sec) elapsed = 0:0:00:16 / Wed Apr 17 12:25:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4596,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4795,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4813,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4815,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4859,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4906,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4969,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5184,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5234,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5465,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5506,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5687,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5698,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5765,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5934,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6010,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6019,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6084,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6524,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6729,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6730
gpu_sim_insn = 926846
gpu_ipc =     137.7186
gpu_tot_sim_cycle = 18696
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.8176
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 527
gpu_total_sim_rate=172724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62289
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 696, Miss = 234, Miss_rate = 0.336, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[1]: Access = 692, Miss = 236, Miss_rate = 0.341, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[2]: Access = 648, Miss = 205, Miss_rate = 0.316, Pending_hits = 261, Reservation_fails = 0
	L1D_cache_core[3]: Access = 650, Miss = 204, Miss_rate = 0.314, Pending_hits = 255, Reservation_fails = 0
	L1D_cache_core[4]: Access = 568, Miss = 174, Miss_rate = 0.306, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[5]: Access = 618, Miss = 192, Miss_rate = 0.311, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[6]: Access = 562, Miss = 161, Miss_rate = 0.286, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 726, Miss = 251, Miss_rate = 0.346, Pending_hits = 249, Reservation_fails = 0
	L1D_cache_core[8]: Access = 608, Miss = 188, Miss_rate = 0.309, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[9]: Access = 564, Miss = 166, Miss_rate = 0.294, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 530, Miss = 141, Miss_rate = 0.266, Pending_hits = 246, Reservation_fails = 0
	L1D_cache_core[11]: Access = 548, Miss = 157, Miss_rate = 0.286, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 131, Miss_rate = 0.271, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[13]: Access = 676, Miss = 226, Miss_rate = 0.334, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[14]: Access = 726, Miss = 244, Miss_rate = 0.336, Pending_hits = 241, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2910
	L1D_total_cache_miss_rate = 0.3130
	L1D_total_cache_pending_hits = 3868
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1853
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1057
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 346, 120, 120, 120, 120, 120, 135, 135, 135, 135, 135, 135, 473, 135, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1853
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9032	W0_Idle:88104	W0_Scoreboard:135168	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14824 {8:1853,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252008 {136:1853,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18695 
mrq_lat_table:1190 	52 	104 	128 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2050 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3064 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1398 	452 	18 	0 	0 	0 	0 	2 	9 	35 	924 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2107      2857      1547      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2119      2922      1466      3497      4207      3007      2185      2332      1029      3007      1653      2256      1797      1766      2541      3990 
dram[2]:      1004      4903      4026      3113      2423      2645      2549      5229      2413      4325      2646       925      2077      2109      2132      3872 
dram[3]:      2340      3299      2313      5122      2205      4724      2624      3254      4504      4328      2149       938      1800      1893      2382      2494 
dram[4]:      3407      3916      3119      1643       957      5522      2829      1368      4978      2854      1272      4409      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1511      3829      3516      1241       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 16.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1531/263 = 5.821293
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         9         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 325
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        409       147       168       182       124       140       158       184       157       177       434       479       636       631       352       326
dram[1]:        112       124       155       126       158       138       125       192       190       123       441       478       586       576       329       478
dram[2]:        146       154       149       177       176       178       125       173       134       190       450       575       626       592       310       340
dram[3]:        188       143       174       175       185       186       142       191       173       132       474       547       607       518       365       331
dram[4]:        144       191       126       158       155       165       153       137       192       152      2338       437       537       606       433       352
dram[5]:        153       197       168       185       177       142       166       144       134       175       491       548       544       609       417       315
maximum mf latency per bank:
dram[0]:        283       277       278       282       253       273       268       286       268       277       283       287       281       291       270       278
dram[1]:        277       252       268       253       257       251       259       289       285       255       287       292       305       316       270       277
dram[2]:        269       259       280       277       269       277       253       281       257       290       288       279       291       282       268       268
dram[3]:        279       264       281       277       273       277       252       278       286       268       277       301       284       308       268       271
dram[4]:        256       283       257       282       277       277       254       276       277       251       277       286       294       301       279       278
dram[5]:        268       279       278       280       277       268       255       277       255       277       277       284       296       302       277       285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24151 n_act=41 n_pre=25 n_req=258 n_rd=404 n_write=56 bw_util=0.03728
n_activity=3797 dram_eff=0.2423
bk0: 18a 24487i bk1: 14a 24531i bk2: 16a 24474i bk3: 10a 24535i bk4: 12a 24564i bk5: 10a 24567i bk6: 10a 24563i bk7: 10a 24564i bk8: 14a 24553i bk9: 12a 24546i bk10: 46a 24495i bk11: 56a 24317i bk12: 54a 24536i bk13: 48a 24472i bk14: 34a 24593i bk15: 40a 24520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.029258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24153 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03712
n_activity=3493 dram_eff=0.2622
bk0: 10a 24573i bk1: 6a 24616i bk2: 10a 24544i bk3: 2a 24652i bk4: 14a 24508i bk5: 10a 24595i bk6: 10a 24566i bk7: 32a 24245i bk8: 20a 24491i bk9: 14a 24529i bk10: 50a 24402i bk11: 50a 24378i bk12: 64a 24419i bk13: 56a 24382i bk14: 26a 24567i bk15: 28a 24545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0414151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f138ec947e0 :  mf: uid= 95154, sid05:w25, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18693), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24169 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03566
n_activity=3622 dram_eff=0.243
bk0: 8a 24580i bk1: 8a 24602i bk2: 14a 24500i bk3: 16a 24484i bk4: 4a 24620i bk5: 14a 24531i bk6: 6a 24616i bk7: 16a 24461i bk8: 12a 24538i bk9: 32a 24324i bk10: 44a 24503i bk11: 46a 24496i bk12: 56a 24449i bk13: 50a 24462i bk14: 28a 24605i bk15: 32a 24598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0183572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24172 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03477
n_activity=3641 dram_eff=0.2356
bk0: 16a 24471i bk1: 8a 24596i bk2: 10a 24560i bk3: 10a 24543i bk4: 6a 24598i bk5: 6a 24589i bk6: 8a 24612i bk7: 12a 24552i bk8: 20a 24456i bk9: 20a 24483i bk10: 50a 24449i bk11: 50a 24357i bk12: 54a 24521i bk13: 60a 24332i bk14: 30a 24597i bk15: 24a 24595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0261377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24113 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.0389
n_activity=3906 dram_eff=0.2458
bk0: 14a 24542i bk1: 12a 24473i bk2: 4a 24631i bk3: 16a 24484i bk4: 18a 24478i bk5: 20a 24471i bk6: 10a 24585i bk7: 14a 24510i bk8: 12a 24542i bk9: 10a 24596i bk10: 52a 24435i bk11: 52a 24382i bk12: 58a 24387i bk13: 54a 24376i bk14: 40a 24519i bk15: 38a 24503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0325404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24137 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03809
n_activity=3819 dram_eff=0.2461
bk0: 12a 24568i bk1: 20a 24466i bk2: 20a 24466i bk3: 14a 24527i bk4: 16a 24493i bk5: 10a 24556i bk6: 10a 24578i bk7: 18a 24482i bk8: 14a 24543i bk9: 10a 24558i bk10: 50a 24436i bk11: 44a 24471i bk12: 52a 24507i bk13: 50a 24458i bk14: 34a 24546i bk15: 38a 24523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0281639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 102, Miss_rate = 0.381, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 230, Miss = 100, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 102, Miss_rate = 0.398, Pending_hits = 8, Reservation_fails = 115
L2_cache_bank[3]: Access = 221, Miss = 99, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 196, Miss = 86, Miss_rate = 0.439, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 239, Miss = 107, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 95, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 584, Miss = 104, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 230, Miss = 108, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 219, Miss = 102, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3095
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3897
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10777
icnt_total_pkts_simt_to_mem=4262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.74886
	minimum = 6
	maximum = 43
Network latency average = 7.60478
	minimum = 6
	maximum = 33
Slowest packet = 2933
Flit latency average = 6.63914
	minimum = 6
	maximum = 29
Slowest flit = 7996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Accepted packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Injected flit rate average = 0.0417864
	minimum = 0.0105498 (at node 10)
	maximum = 0.104903 (at node 23)
Accepted flit rate average= 0.0417864
	minimum = 0.0231798 (at node 22)
	maximum = 0.114859 (at node 23)
Injected packet length average = 2.16202
Accepted packet length average = 2.16202
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91792 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37.3333 (3 samples)
Network latency average = 8.54546 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30.3333 (3 samples)
Flit latency average = 7.40446 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Accepted packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Injected flit rate average = 0.0292877 (3 samples)
	minimum = 0.00713972 (3 samples)
	maximum = 0.0711391 (3 samples)
Accepted flit rate average = 0.0292877 (3 samples)
	minimum = 0.0129052 (3 samples)
	maximum = 0.0675932 (3 samples)
Injected packet size average = 2.44776 (3 samples)
Accepted packet size average = 2.44776 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 172724 (inst/sec)
gpgpu_simulation_rate = 1168 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18696)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(60,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (395,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(396,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (401,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (416,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(417,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (419,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(420,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(421,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (423,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(424,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (424,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(425,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (434,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(435,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (438,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(439,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (441,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(442,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (442,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(443,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (447,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(448,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (451,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(452,18696)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(63,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(458,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (461,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(462,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (486,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(487,18696)
GPGPU-Sim uArch: cycles simulated: 19196  inst.: 3104071 (ipc=680.9) sim_rate=172448 (inst/sec) elapsed = 0:0:00:18 / Wed Apr 17 12:25:03 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (507,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(508,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (513,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(514,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (516,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(517,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (527,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(528,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (529,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(530,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (532,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(533,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (542,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(543,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (545,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(546,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(550,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(550,18696)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(110,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (666,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(667,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (689,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(690,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (696,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(697,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (709,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(710,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (755,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(756,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (777,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(778,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (787,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (787,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(788,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(788,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (816,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(817,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (836,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(837,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (857,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(858,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (875,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (898,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(899,18696)
GPGPU-Sim uArch: cycles simulated: 19696  inst.: 3237207 (ipc=473.6) sim_rate=170379 (inst/sec) elapsed = 0:0:00:19 / Wed Apr 17 12:25:04 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1004,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1005,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1024,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1025,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1118,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1119,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1125,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1126,18696)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(109,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2163,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2164,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2424,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2425,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2493,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2494,18696)
GPGPU-Sim uArch: cycles simulated: 21196  inst.: 3275417 (ipc=204.7) sim_rate=163770 (inst/sec) elapsed = 0:0:00:20 / Wed Apr 17 12:25:05 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2559,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2560,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2743,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2744,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2875,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2887,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2888,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2889,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2890,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2970,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2971,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3008,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3009,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3049,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3050,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3100,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3101,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3135,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3136,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3144,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3145,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3248,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3249,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3345,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3346,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3383,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3384,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3413,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3414,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3433,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3434,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3478,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3479,18696)
GPGPU-Sim uArch: cycles simulated: 22196  inst.: 3339240 (ipc=164.5) sim_rate=159011 (inst/sec) elapsed = 0:0:00:21 / Wed Apr 17 12:25:06 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3563,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3564,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3573,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3574,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3614,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3615,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3632,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3633,18696)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(158,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3812,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3813,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3860,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3861,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3957,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3958,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3990,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3991,18696)
GPGPU-Sim uArch: cycles simulated: 22696  inst.: 3372934 (ipc=152.3) sim_rate=153315 (inst/sec) elapsed = 0:0:00:22 / Wed Apr 17 12:25:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4054,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4055,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4107,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4108,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4115,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4116,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4195,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4196,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4242,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4243,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4266,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4267,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4278,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4279,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4310,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4311,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4513,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4514,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4519,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4520,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4566,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4567,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4615,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4616,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4650,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4651,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4685,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4686,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4711,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4712,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4803,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4804,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4815,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4816,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4857,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4858,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4875,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4876,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4905,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4906,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4966,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4967,18696)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 23696  inst.: 3454278 (ipc=138.1) sim_rate=150186 (inst/sec) elapsed = 0:0:00:23 / Wed Apr 17 12:25:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5124,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5125,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5126,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5127,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5144,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5145,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5219,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5220,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5244,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5245,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5259,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5260,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5283,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5284,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5324,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5325,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5390,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5391,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5399,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5400,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5548,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5549,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5617,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5618,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5627,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5628,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5669,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5670,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5685,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5686,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5702,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5703,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5814,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5815,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5816,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5817,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5820,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5821,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5834,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5835,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5840,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5841,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5862,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5863,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5869,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5870,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5942,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5943,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5948,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5949,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5957,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5958,18696)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(208,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 24696  inst.: 3543372 (ipc=130.0) sim_rate=147640 (inst/sec) elapsed = 0:0:00:24 / Wed Apr 17 12:25:09 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6071,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6072,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6078,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6079,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6115,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6116,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6238,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6239,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6298,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6299,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6505,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6506,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6529,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6530,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6599,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6600,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6677,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6678,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7034,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7035,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7075,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7076,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7252,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7253,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7456,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7457,18696)
GPGPU-Sim uArch: cycles simulated: 26196  inst.: 3613023 (ipc=113.3) sim_rate=144520 (inst/sec) elapsed = 0:0:00:25 / Wed Apr 17 12:25:10 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7573,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7574,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7694,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7695,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7704,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7705,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8139,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8140,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8293,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8294,18696)
GPGPU-Sim uArch: cycles simulated: 27196  inst.: 3639733 (ipc=103.1) sim_rate=139989 (inst/sec) elapsed = 0:0:00:26 / Wed Apr 17 12:25:11 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(231,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8605,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8606,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8722,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8723,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8855,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8856,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8926,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8927,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8935,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8936,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8982,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8983,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9344,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9345,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9423,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9424,18696)
GPGPU-Sim uArch: cycles simulated: 28196  inst.: 3674408 (ipc=95.9) sim_rate=136089 (inst/sec) elapsed = 0:0:00:27 / Wed Apr 17 12:25:12 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9817,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9818,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9939,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9940,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10053,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10054,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10280,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10281,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10405,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(10406,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10603,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(10604,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10777,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10778,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10971,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10972,18696)
GPGPU-Sim uArch: cycles simulated: 29696  inst.: 3710463 (ipc=86.1) sim_rate=132516 (inst/sec) elapsed = 0:0:00:28 / Wed Apr 17 12:25:13 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11167,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(11168,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (11318,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(11319,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11537,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11538,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11586,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(11587,18696)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(251,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11874,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(11875,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12018,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12019,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12023,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12024,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12176,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12177,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12270,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12348,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12434,18696), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31196  inst.: 3758122 (ipc=79.6) sim_rate=129590 (inst/sec) elapsed = 0:0:00:29 / Wed Apr 17 12:25:14 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12631,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12738,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12823,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12839,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12957,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12997,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13038,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13040,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13063,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13189,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13380,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13417,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13531,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13574,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13584,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13645,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13807,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13938,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13967,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 32696  inst.: 3781915 (ipc=72.7) sim_rate=126063 (inst/sec) elapsed = 0:0:00:30 / Wed Apr 17 12:25:15 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14069,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14154,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14354,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14386,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14482,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14567,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14655,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14767,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14872,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14925,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14953,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14992,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15117,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15264,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15311,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15556,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15635,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15890,18696), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 34696  inst.: 3805784 (ipc=65.1) sim_rate=122767 (inst/sec) elapsed = 0:0:00:31 / Wed Apr 17 12:25:16 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16014,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16059,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16064,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16093,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16097,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16407,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16539,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16692,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16759,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16903,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16905,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16933,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17001,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17034,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17081,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17137,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17372,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17459,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17478,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17579,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17736,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17905,18696), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36696  inst.: 3827160 (ipc=59.1) sim_rate=119598 (inst/sec) elapsed = 0:0:00:32 / Wed Apr 17 12:25:17 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18153,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18244,18696), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(225,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18386,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18403,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18409,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18515,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18583,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18629,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18647,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18830,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18946,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18982,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18995,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19288,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19331,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19690,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19759,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19761,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19827,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19842,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19918,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19926,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20055,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20249,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20332,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20901,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21247,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21375,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 21376
gpu_sim_insn = 1079318
gpu_ipc =      50.4920
gpu_tot_sim_cycle = 40072
gpu_tot_sim_insn = 3842916
gpu_tot_ipc =      95.9003
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2823
gpu_stall_icnt2sh    = 9977
gpu_total_sim_rate=120091

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150510
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3516, Miss = 1575, Miss_rate = 0.448, Pending_hits = 351, Reservation_fails = 6809
	L1D_cache_core[1]: Access = 3430, Miss = 1560, Miss_rate = 0.455, Pending_hits = 334, Reservation_fails = 7550
	L1D_cache_core[2]: Access = 3675, Miss = 1653, Miss_rate = 0.450, Pending_hits = 333, Reservation_fails = 7535
	L1D_cache_core[3]: Access = 2995, Miss = 1336, Miss_rate = 0.446, Pending_hits = 346, Reservation_fails = 7053
	L1D_cache_core[4]: Access = 4135, Miss = 1852, Miss_rate = 0.448, Pending_hits = 403, Reservation_fails = 8772
	L1D_cache_core[5]: Access = 3840, Miss = 1730, Miss_rate = 0.451, Pending_hits = 384, Reservation_fails = 8551
	L1D_cache_core[6]: Access = 3366, Miss = 1505, Miss_rate = 0.447, Pending_hits = 356, Reservation_fails = 7960
	L1D_cache_core[7]: Access = 3507, Miss = 1606, Miss_rate = 0.458, Pending_hits = 334, Reservation_fails = 8593
	L1D_cache_core[8]: Access = 3153, Miss = 1413, Miss_rate = 0.448, Pending_hits = 365, Reservation_fails = 5157
	L1D_cache_core[9]: Access = 3752, Miss = 1686, Miss_rate = 0.449, Pending_hits = 375, Reservation_fails = 9211
	L1D_cache_core[10]: Access = 4294, Miss = 1943, Miss_rate = 0.452, Pending_hits = 354, Reservation_fails = 9546
	L1D_cache_core[11]: Access = 3472, Miss = 1547, Miss_rate = 0.446, Pending_hits = 388, Reservation_fails = 7991
	L1D_cache_core[12]: Access = 3227, Miss = 1444, Miss_rate = 0.447, Pending_hits = 357, Reservation_fails = 7195
	L1D_cache_core[13]: Access = 3857, Miss = 1742, Miss_rate = 0.452, Pending_hits = 324, Reservation_fails = 8130
	L1D_cache_core[14]: Access = 3246, Miss = 1462, Miss_rate = 0.450, Pending_hits = 336, Reservation_fails = 4953
	L1D_total_cache_accesses = 53465
	L1D_total_cache_misses = 24054
	L1D_total_cache_miss_rate = 0.4499
	L1D_total_cache_pending_hits = 5340
	L1D_total_cache_reservation_fails = 115006
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 27308
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53844
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26828
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61162
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 149518
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
279, 335, 645, 673, 363, 363, 165, 464, 195, 195, 195, 195, 488, 692, 776, 195, 195, 393, 337, 608, 195, 449, 686, 195, 335, 165, 447, 307, 363, 615, 165, 165, 322, 135, 417, 135, 305, 727, 333, 135, 165, 419, 673, 531, 374, 600, 165, 533, 
gpgpu_n_tot_thrd_icount = 8540864
gpgpu_n_tot_w_icount = 266902
gpgpu_n_stall_shd_mem = 124150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8530
gpgpu_n_mem_write_global = 16754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293255
gpgpu_n_store_insn = 18255
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120739
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198173	W0_Idle:111261	W0_Scoreboard:344130	W1:114413	W2:23796	W3:4477	W4:1114	W5:125	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68240 {8:8530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 670256 {40:16753,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160080 {136:8530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134032 {8:16754,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 754 
averagemflatency = 304 
max_icnt2mem_latency = 522 
max_icnt2sh_latency = 39978 
mrq_lat_table:5071 	157 	267 	616 	444 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8198 	15919 	1182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6310 	858 	1389 	3377 	9743 	3681 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4726 	3087 	715 	17 	0 	0 	0 	2 	9 	35 	924 	10547 	5237 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        18        16        26        18        23        28        28        27        20        22        27        24        17        17 
dram[1]:        12        10        25        20        22        16        23        18        18        20        20        22        25        23        16        11 
dram[2]:        12        24        24        16        20        18        22        16        22        18        20        22        22        22        14        16 
dram[3]:        18        10        16        18        18        22        24        17        26        18        20        22        27        20        15        12 
dram[4]:        14        16        14        18        16        16        19        15        24        26        22        22        22        23        12        15 
dram[5]:         8        10        12        20        20        22        23        18        18        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2156      3651      5929      4069      3434      3559      3499      5061      6217      4052      4407      5893      4450      4320      2490      5361 
dram[1]:      2751      3280      4616      3575      4207      4003      4033      3702      3948      3932      4820      3110      2626      5428      5463      4895 
dram[2]:      2164      7453      4026      3113      4251      4811      3994      5229      3883      4325      3746      3331      3499      3507      2934      5357 
dram[3]:      2340      3299      4188      5122      3164      4724      4513      5793      4504      4328      4581      6044      3293      1893      2466      2712 
dram[4]:      3407      5684      3119      3183      3469      5522      3348      3894      4978      3728      4093      4409      2691      2849      3278      2844 
dram[5]:      2985      2483      3723      3738      3127      3322      3707      4290      4271      3516      3475      4440      2963      1868      5858      3422 
average row accesses per activate:
dram[0]:  6.090909  4.600000  4.647059  3.148148  4.157895  3.818182  3.695652  4.095238  4.368421  3.772727  4.272727  3.277778  6.285714  4.888889  3.545455  4.181818 
dram[1]:  4.437500  4.187500  9.250000  4.812500  5.000000  4.368421  4.421052  3.680000  3.518518  3.818182  3.812500  3.333333  5.428571  5.285714  6.142857  3.833333 
dram[2]:  4.588235  5.230769  3.800000  3.500000  3.304348  3.727273  3.230769  3.307692  4.181818  3.750000  5.272727  3.600000  3.461539  4.363636  5.375000  6.000000 
dram[3]:  3.900000  4.666667  3.652174  3.818182  8.625000  3.440000  5.714286  3.103448  3.916667  3.535714  3.875000  3.928571  5.285714  3.142857  4.500000  5.857143 
dram[4]:  5.285714  3.541667  5.384615  3.240000  3.583333  3.894737  4.238095  4.529412  2.968750  4.894737  4.400000  4.230769  3.214286  2.933333  4.555555  4.500000 
dram[5]:  4.529412  3.789474  3.583333  4.157895  3.571429  4.300000  3.840000  3.782609  3.840000  2.470588  4.500000  6.000000  4.333333  3.818182  5.375000  3.142857 
average row locality = 6633/1647 = 4.027322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        48        55        50        54        54        57        55        53        38        51        44        44        39        46 
dram[1]:        41        39        43        47        57        53        51        61        62        55        49        50        38        37        43        46 
dram[2]:        46        37        48        53        46        53        51        57        58        59        46        47        45        47        43        42 
dram[3]:        46        40        53        53        38        54        51        57        63        67        51        46        37        44        45        41 
dram[4]:        43        54        40        52        56        46        59        47        64        61        55        45        45        44        41        36 
dram[5]:        46        46        53        50        46        54        65        56        64        56        52        41        39        42        43        44 
total reads: 4687
bank skew: 67/36 = 1.86
chip skew: 797/766 = 1.04
number of total write accesses:
dram[0]:        28        30        31        30        29        30        31        29        28        30         9         8         0         0         0         0 
dram[1]:        30        28        31        30        33        30        33        31        33        29        12        10         0         0         0         0 
dram[2]:        32        31        28        31        30        29        33        29        34        31        12         7         0         1         0         0 
dram[3]:        32        30        31        31        31        32        29        33        31        32        11         9         0         0         0         0 
dram[4]:        31        31        30        29        30        28        30        30        31        32        11        10         0         0         0         0 
dram[5]:        31        26        33        29        29        32        31        31        32        28        11         7         0         0         0         0 
total reads: 1946
min_bank_accesses = 0!
chip skew: 332/313 = 1.06
average mf latency per bank:
dram[0]:        488       441       466       459       498       469       439       486       575       566      1703      1740      2723      2819      2582      2032
dram[1]:        428       421       462       411       442       416       473       420       499       536      1472      1629      3652      3235      2097      2177
dram[2]:        514       474       496       448       408       411       508       462       514       517      1665      1647      2758      2819      2057      2451
dram[3]:        443       441       487       437       407       446       470       453       529       498      1385      1783      3274      2570      2191      2131
dram[4]:        556       437       535       496       532       449       550       496       585       504     25042      1649      3290      2629      2876      2652
dram[5]:        416       434       418       433       441       415       596       485       534       512      1473      1926      2881      3077      2394      2154
maximum mf latency per bank:
dram[0]:        584       602       707       607       604       629       645       617       578       643       565       613       651       567       564       608
dram[1]:        668       631       687       603       699       621       680       701       727       609       611       544       602       577       619       689
dram[2]:        663       703       583       602       606       662       656       754       664       628       538       599       639       639       609       671
dram[3]:        585       597       592       556       667       661       719       653       698       626       579       586       582       594       654       636
dram[4]:        663       606       745       635       632       616       704       685       684       647       700       621       733       551       618       574
dram[5]:        669       617       568       654       675       619       712       680       598       709       600       584       618       609       646       669

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52893 n_nop=50538 n_act=263 n_pre=247 n_req=1079 n_rd=1532 n_write=313 bw_util=0.06976
n_activity=15771 dram_eff=0.234
bk0: 78a 52066i bk1: 78a 52002i bk2: 96a 51884i bk3: 110a 51513i bk4: 100a 51633i bk5: 108a 51583i bk6: 108a 51557i bk7: 114a 51643i bk8: 110a 51714i bk9: 106a 51654i bk10: 76a 52182i bk11: 102a 51980i bk12: 88a 52464i bk13: 88a 52359i bk14: 78a 52431i bk15: 92a 52349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0917513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52893 n_nop=50529 n_act=253 n_pre=237 n_req=1102 n_rd=1544 n_write=330 bw_util=0.07086
n_activity=15582 dram_eff=0.2405
bk0: 82a 51926i bk1: 78a 51921i bk2: 86a 52003i bk3: 94a 51870i bk4: 114a 51734i bk5: 106a 51611i bk6: 102a 51732i bk7: 122a 51396i bk8: 124a 51397i bk9: 110a 51662i bk10: 98a 52017i bk11: 100a 51944i bk12: 76a 52483i bk13: 74a 52440i bk14: 86a 52502i bk15: 92a 52350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0849451
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52893 n_nop=50461 n_act=282 n_pre=266 n_req=1106 n_rd=1556 n_write=328 bw_util=0.07124
n_activity=15970 dram_eff=0.2359
bk0: 92a 51806i bk1: 74a 52063i bk2: 96a 51725i bk3: 106a 51527i bk4: 92a 51446i bk5: 106a 51568i bk6: 102a 51479i bk7: 114a 51483i bk8: 116a 51445i bk9: 118a 51548i bk10: 92a 52141i bk11: 94a 52181i bk12: 90a 52342i bk13: 94a 52311i bk14: 86a 52458i bk15: 84a 52576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.082941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52893 n_nop=50453 n_act=276 n_pre=260 n_req=1118 n_rd=1572 n_write=332 bw_util=0.07199
n_activity=16316 dram_eff=0.2334
bk0: 92a 51697i bk1: 80a 51985i bk2: 106a 51578i bk3: 106a 51566i bk4: 76a 51866i bk5: 108a 51481i bk6: 102a 51822i bk7: 114a 51379i bk8: 126a 51467i bk9: 134a 51340i bk10: 102a 52014i bk11: 92a 52047i bk12: 74a 52461i bk13: 88a 52257i bk14: 90a 52405i bk15: 82a 52527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0998242
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52893 n_nop=50446 n_act=282 n_pre=266 n_req=1111 n_rd=1576 n_write=323 bw_util=0.07181
n_activity=16795 dram_eff=0.2261
bk0: 86a 51973i bk1: 108a 51670i bk2: 80a 51959i bk3: 104a 51519i bk4: 112a 51521i bk5: 92a 51787i bk6: 118a 51641i bk7: 94a 51826i bk8: 128a 51410i bk9: 122a 51615i bk10: 110a 52050i bk11: 90a 52144i bk12: 90a 52293i bk13: 88a 52192i bk14: 82a 52488i bk15: 72a 52509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0759836
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52893 n_nop=50413 n_act=291 n_pre=275 n_req=1117 n_rd=1594 n_write=320 bw_util=0.07237
n_activity=16345 dram_eff=0.2342
bk0: 92a 51890i bk1: 92a 51809i bk2: 106a 51648i bk3: 100a 51720i bk4: 92a 51736i bk5: 108a 51614i bk6: 130a 51396i bk7: 112a 51550i bk8: 128a 51505i bk9: 112a 51381i bk10: 104a 52055i bk11: 82a 52262i bk12: 78a 52418i bk13: 84a 52334i bk14: 86a 52481i bk15: 88a 52322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0961564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1740, Miss = 367, Miss_rate = 0.211, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 1790, Miss = 399, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1775, Miss = 384, Miss_rate = 0.216, Pending_hits = 14, Reservation_fails = 115
L2_cache_bank[3]: Access = 1692, Miss = 388, Miss_rate = 0.229, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1735, Miss = 383, Miss_rate = 0.221, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 1766, Miss = 395, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1702, Miss = 384, Miss_rate = 0.226, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1683, Miss = 402, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6251, Miss = 403, Miss_rate = 0.064, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1733, Miss = 385, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 1771, Miss = 408, Miss_rate = 0.230, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 1721, Miss = 389, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25359
L2_total_cache_misses = 4687
L2_total_cache_miss_rate = 0.1848
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2776
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1906
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=59749
icnt_total_pkts_simt_to_mem=42116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.4801
	minimum = 6
	maximum = 415
Network latency average = 31.9838
	minimum = 6
	maximum = 332
Slowest packet = 10122
Flit latency average = 27.6831
	minimum = 6
	maximum = 331
Slowest flit = 44597
Fragmentation average = 0.00720895
	minimum = 0
	maximum = 130
Injected packet rate average = 0.0771513
	minimum = 0.0556231 (at node 3)
	maximum = 0.26511 (at node 23)
Accepted packet rate average = 0.0771513
	minimum = 0.0556231 (at node 3)
	maximum = 0.26511 (at node 23)
Injected flit rate average = 0.150439
	minimum = 0.0941243 (at node 3)
	maximum = 0.368591 (at node 23)
Accepted flit rate average= 0.150439
	minimum = 0.111621 (at node 18)
	maximum = 0.504351 (at node 23)
Injected packet length average = 1.94992
Accepted packet length average = 1.94992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5585 (4 samples)
	minimum = 6 (4 samples)
	maximum = 131.75 (4 samples)
Network latency average = 14.4051 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.75 (4 samples)
Flit latency average = 12.4741 (4 samples)
	minimum = 6 (4 samples)
	maximum = 102.75 (4 samples)
Fragmentation average = 0.00180224 (4 samples)
	minimum = 0 (4 samples)
	maximum = 32.5 (4 samples)
Injected packet rate average = 0.0282616 (4 samples)
	minimum = 0.0185176 (4 samples)
	maximum = 0.0895935 (4 samples)
Accepted packet rate average = 0.0282616 (4 samples)
	minimum = 0.0185176 (4 samples)
	maximum = 0.0895935 (4 samples)
Injected flit rate average = 0.0595754 (4 samples)
	minimum = 0.0288859 (4 samples)
	maximum = 0.145502 (4 samples)
Accepted flit rate average = 0.0595754 (4 samples)
	minimum = 0.037584 (4 samples)
	maximum = 0.176783 (4 samples)
Injected packet size average = 2.108 (4 samples)
Accepted packet size average = 2.108 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 120091 (inst/sec)
gpgpu_simulation_rate = 1252 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40072)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40072)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40072)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,40072)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,40072)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,40072)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,40072)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(26,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(44,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(59,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 40572  inst.: 4119546 (ipc=553.3) sim_rate=121163 (inst/sec) elapsed = 0:0:00:34 / Wed Apr 17 12:25:19 2019
GPGPU-Sim uArch: cycles simulated: 41572  inst.: 4144567 (ipc=201.1) sim_rate=118416 (inst/sec) elapsed = 0:0:00:35 / Wed Apr 17 12:25:20 2019
GPGPU-Sim uArch: cycles simulated: 42572  inst.: 4158866 (ipc=126.4) sim_rate=115524 (inst/sec) elapsed = 0:0:00:36 / Wed Apr 17 12:25:21 2019
GPGPU-Sim uArch: cycles simulated: 43572  inst.: 4172133 (ipc=94.1) sim_rate=112760 (inst/sec) elapsed = 0:0:00:37 / Wed Apr 17 12:25:22 2019
GPGPU-Sim uArch: cycles simulated: 44072  inst.: 4179466 (ipc=84.1) sim_rate=109985 (inst/sec) elapsed = 0:0:00:38 / Wed Apr 17 12:25:23 2019
GPGPU-Sim uArch: cycles simulated: 45572  inst.: 4201537 (ipc=65.2) sim_rate=107731 (inst/sec) elapsed = 0:0:00:39 / Wed Apr 17 12:25:24 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(10,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 46072  inst.: 4209592 (ipc=61.1) sim_rate=105239 (inst/sec) elapsed = 0:0:00:40 / Wed Apr 17 12:25:25 2019
GPGPU-Sim uArch: cycles simulated: 47072  inst.: 4222948 (ipc=54.3) sim_rate=102998 (inst/sec) elapsed = 0:0:00:41 / Wed Apr 17 12:25:26 2019
GPGPU-Sim uArch: cycles simulated: 48072  inst.: 4237435 (ipc=49.3) sim_rate=100891 (inst/sec) elapsed = 0:0:00:42 / Wed Apr 17 12:25:27 2019
GPGPU-Sim uArch: cycles simulated: 49572  inst.: 4259135 (ipc=43.8) sim_rate=99049 (inst/sec) elapsed = 0:0:00:43 / Wed Apr 17 12:25:28 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9843,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9844,40072)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10468,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10469,40072)
GPGPU-Sim uArch: cycles simulated: 50572  inst.: 4274519 (ipc=41.1) sim_rate=97148 (inst/sec) elapsed = 0:0:00:44 / Wed Apr 17 12:25:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11089,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11090,40072)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11255,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11256,40072)
GPGPU-Sim uArch: cycles simulated: 51572  inst.: 4292350 (ipc=39.1) sim_rate=95385 (inst/sec) elapsed = 0:0:00:45 / Wed Apr 17 12:25:30 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11510,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11511,40072)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(62,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11833,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11834,40072)
GPGPU-Sim uArch: cycles simulated: 52072  inst.: 4302666 (ipc=38.3) sim_rate=93536 (inst/sec) elapsed = 0:0:00:46 / Wed Apr 17 12:25:31 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12070,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12071,40072)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12077,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12078,40072)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12407,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12408,40072)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12895,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12896,40072)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13028,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13029,40072)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13150,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13151,40072)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13276,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13277,40072)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13444,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13445,40072)
GPGPU-Sim uArch: cycles simulated: 53572  inst.: 4338111 (ipc=36.7) sim_rate=92300 (inst/sec) elapsed = 0:0:00:47 / Wed Apr 17 12:25:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13993,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13994,40072)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14810,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14811,40072)
GPGPU-Sim uArch: cycles simulated: 55072  inst.: 4371203 (ipc=35.2) sim_rate=91066 (inst/sec) elapsed = 0:0:00:48 / Wed Apr 17 12:25:33 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15054,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15055,40072)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15191,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15192,40072)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15416,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15417,40072)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15539,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15540,40072)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15698,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15699,40072)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(66,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15903,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15904,40072)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16028,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16029,40072)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16269,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16270,40072)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16392,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16393,40072)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16450,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16451,40072)
GPGPU-Sim uArch: cycles simulated: 56572  inst.: 4416728 (ipc=34.8) sim_rate=90137 (inst/sec) elapsed = 0:0:00:49 / Wed Apr 17 12:25:34 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16719,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16720,40072)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16997,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16998,40072)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17331,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17332,40072)
GPGPU-Sim uArch: cycles simulated: 57572  inst.: 4440671 (ipc=34.2) sim_rate=88813 (inst/sec) elapsed = 0:0:00:50 / Wed Apr 17 12:25:35 2019
GPGPU-Sim uArch: cycles simulated: 58072  inst.: 4451042 (ipc=33.8) sim_rate=87275 (inst/sec) elapsed = 0:0:00:51 / Wed Apr 17 12:25:36 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18043,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18044,40072)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18205,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18206,40072)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18433,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18434,40072)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18595,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18596,40072)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18895,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18896,40072)
GPGPU-Sim uArch: cycles simulated: 59072  inst.: 4479773 (ipc=33.5) sim_rate=86149 (inst/sec) elapsed = 0:0:00:52 / Wed Apr 17 12:25:37 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19002,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19003,40072)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(61,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19330,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19331,40072)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20351,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20352,40072)
GPGPU-Sim uArch: cycles simulated: 60572  inst.: 4514853 (ipc=32.8) sim_rate=85185 (inst/sec) elapsed = 0:0:00:53 / Wed Apr 17 12:25:38 2019
GPGPU-Sim uArch: cycles simulated: 61072  inst.: 4524462 (ipc=32.5) sim_rate=83786 (inst/sec) elapsed = 0:0:00:54 / Wed Apr 17 12:25:39 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21622,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21623,40072)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21773,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(21774,40072)
GPGPU-Sim uArch: cycles simulated: 62072  inst.: 4548290 (ipc=32.1) sim_rate=82696 (inst/sec) elapsed = 0:0:00:55 / Wed Apr 17 12:25:40 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22196,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22197,40072)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22780,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(22781,40072)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22805,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22806,40072)
GPGPU-Sim uArch: cycles simulated: 63072  inst.: 4578011 (ipc=32.0) sim_rate=81750 (inst/sec) elapsed = 0:0:00:56 / Wed Apr 17 12:25:41 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(130,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23555,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23556,40072)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23625,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23626,40072)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23835,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23836,40072)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23905,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23906,40072)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24387,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24388,40072)
GPGPU-Sim uArch: cycles simulated: 64572  inst.: 4626899 (ipc=32.0) sim_rate=81173 (inst/sec) elapsed = 0:0:00:57 / Wed Apr 17 12:25:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24706,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(24707,40072)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25202,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(25203,40072)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25411,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25412,40072)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25438,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(25439,40072)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25878,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(25879,40072)
GPGPU-Sim uArch: cycles simulated: 66072  inst.: 4671254 (ipc=31.9) sim_rate=80538 (inst/sec) elapsed = 0:0:00:58 / Wed Apr 17 12:25:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26048,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(26049,40072)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(70,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26357,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26358,40072)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26442,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(26443,40072)
GPGPU-Sim uArch: cycles simulated: 66572  inst.: 4690641 (ipc=32.0) sim_rate=79502 (inst/sec) elapsed = 0:0:00:59 / Wed Apr 17 12:25:44 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27337,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(27338,40072)
GPGPU-Sim uArch: cycles simulated: 67572  inst.: 4720798 (ipc=31.9) sim_rate=78679 (inst/sec) elapsed = 0:0:01:00 / Wed Apr 17 12:25:45 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27729,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(27730,40072)
GPGPU-Sim uArch: cycles simulated: 68572  inst.: 4752914 (ipc=31.9) sim_rate=77916 (inst/sec) elapsed = 0:0:01:01 / Wed Apr 17 12:25:46 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29114,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29115,40072)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(147,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29381,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(29382,40072)
GPGPU-Sim uArch: cycles simulated: 69572  inst.: 4783019 (ipc=31.9) sim_rate=77145 (inst/sec) elapsed = 0:0:01:02 / Wed Apr 17 12:25:47 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30199,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30200,40072)
GPGPU-Sim uArch: cycles simulated: 70572  inst.: 4812527 (ipc=31.8) sim_rate=76389 (inst/sec) elapsed = 0:0:01:03 / Wed Apr 17 12:25:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30571,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30572,40072)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30885,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30886,40072)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31398,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31399,40072)
GPGPU-Sim uArch: cycles simulated: 72072  inst.: 4856301 (ipc=31.7) sim_rate=75879 (inst/sec) elapsed = 0:0:01:04 / Wed Apr 17 12:25:49 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(113,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32993,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32994,40072)
GPGPU-Sim uArch: cycles simulated: 73072  inst.: 4885623 (ipc=31.6) sim_rate=75163 (inst/sec) elapsed = 0:0:01:05 / Wed Apr 17 12:25:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33633,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33634,40072)
GPGPU-Sim uArch: cycles simulated: 74072  inst.: 4914001 (ipc=31.5) sim_rate=74454 (inst/sec) elapsed = 0:0:01:06 / Wed Apr 17 12:25:51 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (34007,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(34008,40072)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (34602,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(34603,40072)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34774,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34775,40072)
GPGPU-Sim uArch: cycles simulated: 75072  inst.: 4945819 (ipc=31.5) sim_rate=73818 (inst/sec) elapsed = 0:0:01:07 / Wed Apr 17 12:25:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35387,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35388,40072)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35402,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35403,40072)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(128,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35515,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35516,40072)
GPGPU-Sim uArch: cycles simulated: 76072  inst.: 4982320 (ipc=31.7) sim_rate=73269 (inst/sec) elapsed = 0:0:01:08 / Wed Apr 17 12:25:53 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36177,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36178,40072)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36780,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36781,40072)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36808,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36809,40072)
GPGPU-Sim uArch: cycles simulated: 77072  inst.: 5014087 (ipc=31.7) sim_rate=72667 (inst/sec) elapsed = 0:0:01:09 / Wed Apr 17 12:25:54 2019
GPGPU-Sim uArch: cycles simulated: 78072  inst.: 5044666 (ipc=31.6) sim_rate=72066 (inst/sec) elapsed = 0:0:01:10 / Wed Apr 17 12:25:55 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (38262,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(38263,40072)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(148,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38389,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38390,40072)
GPGPU-Sim uArch: cycles simulated: 79072  inst.: 5081887 (ipc=31.8) sim_rate=71575 (inst/sec) elapsed = 0:0:01:11 / Wed Apr 17 12:25:56 2019
GPGPU-Sim uArch: cycles simulated: 80072  inst.: 5109828 (ipc=31.7) sim_rate=70969 (inst/sec) elapsed = 0:0:01:12 / Wed Apr 17 12:25:57 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (40063,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(40064,40072)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40215,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(40216,40072)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40266,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(40267,40072)
GPGPU-Sim uArch: cycles simulated: 81072  inst.: 5145891 (ipc=31.8) sim_rate=70491 (inst/sec) elapsed = 0:0:01:13 / Wed Apr 17 12:25:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41011,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(41012,40072)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(156,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41261,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(41262,40072)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41314,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41315,40072)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (42136,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(42137,40072)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42139,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(42140,40072)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (42180,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(42181,40072)
GPGPU-Sim uArch: cycles simulated: 82572  inst.: 5205401 (ipc=32.1) sim_rate=70343 (inst/sec) elapsed = 0:0:01:14 / Wed Apr 17 12:25:59 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42834,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(42835,40072)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (43242,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(43243,40072)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43492,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(43493,40072)
GPGPU-Sim uArch: cycles simulated: 83572  inst.: 5238787 (ipc=32.1) sim_rate=69850 (inst/sec) elapsed = 0:0:01:15 / Wed Apr 17 12:26:00 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43500,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43501,40072)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(168,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43790,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(43791,40072)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (43860,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(43861,40072)
GPGPU-Sim uArch: cycles simulated: 84572  inst.: 5280181 (ipc=32.3) sim_rate=69476 (inst/sec) elapsed = 0:0:01:16 / Wed Apr 17 12:26:01 2019
GPGPU-Sim uArch: cycles simulated: 86072  inst.: 5321480 (ipc=32.1) sim_rate=69110 (inst/sec) elapsed = 0:0:01:17 / Wed Apr 17 12:26:02 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46557,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46558,40072)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(179,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 87572  inst.: 5369941 (ipc=32.1) sim_rate=68845 (inst/sec) elapsed = 0:0:01:18 / Wed Apr 17 12:26:03 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47662,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(47663,40072)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47738,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47739,40072)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48223,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48224,40072)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48228,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48229,40072)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (48308,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(48309,40072)
GPGPU-Sim uArch: cycles simulated: 88572  inst.: 5409086 (ipc=32.3) sim_rate=68469 (inst/sec) elapsed = 0:0:01:19 / Wed Apr 17 12:26:04 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (48791,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(48792,40072)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(168,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49308,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49309,40072)
GPGPU-Sim uArch: cycles simulated: 89572  inst.: 5452054 (ipc=32.5) sim_rate=68150 (inst/sec) elapsed = 0:0:01:20 / Wed Apr 17 12:26:05 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (49692,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(49693,40072)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (49712,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(49713,40072)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49895,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49896,40072)
GPGPU-Sim uArch: cycles simulated: 90572  inst.: 5486946 (ipc=32.6) sim_rate=67740 (inst/sec) elapsed = 0:0:01:21 / Wed Apr 17 12:26:06 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (51408,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(51409,40072)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(181,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 92072  inst.: 5532122 (ipc=32.5) sim_rate=67464 (inst/sec) elapsed = 0:0:01:22 / Wed Apr 17 12:26:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (52345,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(52346,40072)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52348,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52349,40072)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52472,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52473,40072)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52620,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52621,40072)
GPGPU-Sim uArch: cycles simulated: 93072  inst.: 5571083 (ipc=32.6) sim_rate=67121 (inst/sec) elapsed = 0:0:01:23 / Wed Apr 17 12:26:08 2019
GPGPU-Sim uArch: cycles simulated: 94072  inst.: 5605889 (ipc=32.6) sim_rate=66736 (inst/sec) elapsed = 0:0:01:24 / Wed Apr 17 12:26:09 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(117,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54909,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54910,40072)
GPGPU-Sim uArch: cycles simulated: 95072  inst.: 5639946 (ipc=32.7) sim_rate=66352 (inst/sec) elapsed = 0:0:01:25 / Wed Apr 17 12:26:10 2019
GPGPU-Sim uArch: cycles simulated: 96072  inst.: 5672955 (ipc=32.7) sim_rate=65964 (inst/sec) elapsed = 0:0:01:26 / Wed Apr 17 12:26:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56833,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56834,40072)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(124,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 97572  inst.: 5726385 (ipc=32.8) sim_rate=65820 (inst/sec) elapsed = 0:0:01:27 / Wed Apr 17 12:26:12 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (58938,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(58939,40072)
GPGPU-Sim uArch: cycles simulated: 99072  inst.: 5778416 (ipc=32.8) sim_rate=65663 (inst/sec) elapsed = 0:0:01:28 / Wed Apr 17 12:26:13 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (59348,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(59349,40072)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59418,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(59419,40072)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (59531,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(59532,40072)
GPGPU-Sim uArch: cycles simulated: 100072  inst.: 5817754 (ipc=32.9) sim_rate=65368 (inst/sec) elapsed = 0:0:01:29 / Wed Apr 17 12:26:14 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(155,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (60047,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(60048,40072)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60569,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(60570,40072)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (60801,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(60802,40072)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (61168,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(61169,40072)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61269,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(61270,40072)
GPGPU-Sim uArch: cycles simulated: 101572  inst.: 5884414 (ipc=33.2) sim_rate=65382 (inst/sec) elapsed = 0:0:01:30 / Wed Apr 17 12:26:15 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (61778,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(61779,40072)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61874,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(61875,40072)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(144,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62214,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62215,40072)
GPGPU-Sim uArch: cycles simulated: 103072  inst.: 5949302 (ipc=33.4) sim_rate=65376 (inst/sec) elapsed = 0:0:01:31 / Wed Apr 17 12:26:16 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64016,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64017,40072)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64081,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64082,40072)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64315,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(64316,40072)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(203,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 104572  inst.: 6009348 (ipc=33.6) sim_rate=65319 (inst/sec) elapsed = 0:0:01:32 / Wed Apr 17 12:26:17 2019
GPGPU-Sim uArch: cycles simulated: 106072  inst.: 6064811 (ipc=33.7) sim_rate=65213 (inst/sec) elapsed = 0:0:01:33 / Wed Apr 17 12:26:18 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (66880,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(66881,40072)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(123,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (67099,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(67100,40072)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (67178,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(67179,40072)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (67436,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(67437,40072)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (67440,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(67441,40072)
GPGPU-Sim uArch: cycles simulated: 107572  inst.: 6124657 (ipc=33.8) sim_rate=65155 (inst/sec) elapsed = 0:0:01:34 / Wed Apr 17 12:26:19 2019
GPGPU-Sim uArch: cycles simulated: 108572  inst.: 6164878 (ipc=33.9) sim_rate=64893 (inst/sec) elapsed = 0:0:01:35 / Wed Apr 17 12:26:20 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (68634,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(68635,40072)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (68804,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(68805,40072)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(161,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (69242,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(69243,40072)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (69317,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(69318,40072)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (69409,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(69410,40072)
GPGPU-Sim uArch: cycles simulated: 109572  inst.: 6212551 (ipc=34.1) sim_rate=64714 (inst/sec) elapsed = 0:0:01:36 / Wed Apr 17 12:26:21 2019
GPGPU-Sim uArch: cycles simulated: 110072  inst.: 6236751 (ipc=34.2) sim_rate=64296 (inst/sec) elapsed = 0:0:01:37 / Wed Apr 17 12:26:22 2019
GPGPU-Sim uArch: cycles simulated: 111072  inst.: 6270441 (ipc=34.2) sim_rate=63984 (inst/sec) elapsed = 0:0:01:38 / Wed Apr 17 12:26:23 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(150,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (71896,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(71897,40072)
GPGPU-Sim uArch: cycles simulated: 112072  inst.: 6307386 (ipc=34.2) sim_rate=63710 (inst/sec) elapsed = 0:0:01:39 / Wed Apr 17 12:26:24 2019
GPGPU-Sim uArch: cycles simulated: 112572  inst.: 6327146 (ipc=34.3) sim_rate=63271 (inst/sec) elapsed = 0:0:01:40 / Wed Apr 17 12:26:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (72600,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(72601,40072)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (73067,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(73068,40072)
GPGPU-Sim uArch: cycles simulated: 113572  inst.: 6369890 (ipc=34.4) sim_rate=63068 (inst/sec) elapsed = 0:0:01:41 / Wed Apr 17 12:26:26 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (73576,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(73577,40072)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(218,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 114572  inst.: 6410001 (ipc=34.5) sim_rate=62843 (inst/sec) elapsed = 0:0:01:42 / Wed Apr 17 12:26:27 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (75299,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(75300,40072)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (75773,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(75774,40072)
GPGPU-Sim uArch: cycles simulated: 116072  inst.: 6470808 (ipc=34.6) sim_rate=62823 (inst/sec) elapsed = 0:0:01:43 / Wed Apr 17 12:26:28 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(181,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (76505,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(76506,40072)
GPGPU-Sim uArch: cycles simulated: 117072  inst.: 6511695 (ipc=34.7) sim_rate=62612 (inst/sec) elapsed = 0:0:01:44 / Wed Apr 17 12:26:29 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (77082,40072), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(77083,40072)
GPGPU-Sim uArch: cycles simulated: 118072  inst.: 6554581 (ipc=34.8) sim_rate=62424 (inst/sec) elapsed = 0:0:01:45 / Wed Apr 17 12:26:30 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(143,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (78624,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(78625,40072)
GPGPU-Sim uArch: cycles simulated: 119072  inst.: 6594977 (ipc=34.8) sim_rate=62216 (inst/sec) elapsed = 0:0:01:46 / Wed Apr 17 12:26:31 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (79496,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(79497,40072)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (79660,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(79661,40072)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (80061,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(80062,40072)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (80070,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(80071,40072)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (80178,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(80179,40072)
GPGPU-Sim uArch: cycles simulated: 120572  inst.: 6662059 (ipc=35.0) sim_rate=62262 (inst/sec) elapsed = 0:0:01:47 / Wed Apr 17 12:26:32 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(197,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (81069,40072), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(81070,40072)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (81099,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(81100,40072)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (81313,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(81314,40072)
GPGPU-Sim uArch: cycles simulated: 121572  inst.: 6712668 (ipc=35.2) sim_rate=62154 (inst/sec) elapsed = 0:0:01:48 / Wed Apr 17 12:26:33 2019
GPGPU-Sim uArch: cycles simulated: 122572  inst.: 6754567 (ipc=35.3) sim_rate=61968 (inst/sec) elapsed = 0:0:01:49 / Wed Apr 17 12:26:34 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(231,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 123572  inst.: 6793045 (ipc=35.3) sim_rate=61754 (inst/sec) elapsed = 0:0:01:50 / Wed Apr 17 12:26:35 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (83602,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(83603,40072)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (84254,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(84255,40072)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (84686,40072), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(84687,40072)
GPGPU-Sim uArch: cycles simulated: 125072  inst.: 6854280 (ipc=35.4) sim_rate=61750 (inst/sec) elapsed = 0:0:01:51 / Wed Apr 17 12:26:36 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(239,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 126072  inst.: 6896121 (ipc=35.5) sim_rate=61572 (inst/sec) elapsed = 0:0:01:52 / Wed Apr 17 12:26:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (86354,40072), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(86355,40072)
GPGPU-Sim uArch: cycles simulated: 127072  inst.: 6935913 (ipc=35.6) sim_rate=61379 (inst/sec) elapsed = 0:0:01:53 / Wed Apr 17 12:26:38 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (87297,40072), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(87298,40072)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (87384,40072), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(87385,40072)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(231,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (87611,40072), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(87612,40072)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (88114,40072), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(88115,40072)
GPGPU-Sim uArch: cycles simulated: 128572  inst.: 7005373 (ipc=35.7) sim_rate=61450 (inst/sec) elapsed = 0:0:01:54 / Wed Apr 17 12:26:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (88604,40072), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(88605,40072)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (89432,40072), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(89433,40072)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(224,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (89684,40072), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(89685,40072)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (89864,40072), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(89865,40072)
GPGPU-Sim uArch: cycles simulated: 130072  inst.: 7072361 (ipc=35.9) sim_rate=61498 (inst/sec) elapsed = 0:0:01:55 / Wed Apr 17 12:26:40 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (90538,40072), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(90539,40072)
GPGPU-Sim uArch: cycles simulated: 131572  inst.: 7141038 (ipc=36.0) sim_rate=61560 (inst/sec) elapsed = 0:0:01:56 / Wed Apr 17 12:26:41 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(179,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (92389,40072), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(92390,40072)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (92699,40072), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(92700,40072)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (92718,40072), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 133072  inst.: 7196718 (ipc=36.1) sim_rate=61510 (inst/sec) elapsed = 0:0:01:57 / Wed Apr 17 12:26:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (93599,40072), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(192,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 134572  inst.: 7259643 (ipc=36.2) sim_rate=61522 (inst/sec) elapsed = 0:0:01:58 / Wed Apr 17 12:26:43 2019
GPGPU-Sim uArch: cycles simulated: 135572  inst.: 7302825 (ipc=36.2) sim_rate=61368 (inst/sec) elapsed = 0:0:01:59 / Wed Apr 17 12:26:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (95912,40072), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(250,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (96660,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (96683,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (96840,40072), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 137572  inst.: 7381074 (ipc=36.3) sim_rate=61508 (inst/sec) elapsed = 0:0:02:00 / Wed Apr 17 12:26:45 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (98128,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (98211,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (98682,40072), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(192,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 139072  inst.: 7439777 (ipc=36.3) sim_rate=61485 (inst/sec) elapsed = 0:0:02:01 / Wed Apr 17 12:26:46 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (99340,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (99377,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (100393,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (100453,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (100522,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (100999,40072), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 141072  inst.: 7524550 (ipc=36.5) sim_rate=61676 (inst/sec) elapsed = 0:0:02:02 / Wed Apr 17 12:26:47 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(211,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (101564,40072), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 142572  inst.: 7595273 (ipc=36.6) sim_rate=61750 (inst/sec) elapsed = 0:0:02:03 / Wed Apr 17 12:26:48 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(227,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (103265,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103453,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (103461,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (103657,40072), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (103972,40072), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 144072  inst.: 7665365 (ipc=36.8) sim_rate=61817 (inst/sec) elapsed = 0:0:02:04 / Wed Apr 17 12:26:49 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (104034,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (104656,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (104744,40072), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(226,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (105849,40072), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 146072  inst.: 7758296 (ipc=36.9) sim_rate=62066 (inst/sec) elapsed = 0:0:02:05 / Wed Apr 17 12:26:50 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (106022,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (106291,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (106805,40072), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 147072  inst.: 7804672 (ipc=37.0) sim_rate=61941 (inst/sec) elapsed = 0:0:02:06 / Wed Apr 17 12:26:51 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (107122,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (107240,40072), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(208,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (107422,40072), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (107565,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (107616,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (108283,40072), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 148572  inst.: 7865014 (ipc=37.1) sim_rate=61929 (inst/sec) elapsed = 0:0:02:07 / Wed Apr 17 12:26:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (109101,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (109373,40072), 4 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(224,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (109784,40072), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 150072  inst.: 7926237 (ipc=37.1) sim_rate=61923 (inst/sec) elapsed = 0:0:02:08 / Wed Apr 17 12:26:53 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (110265,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (111641,40072), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 152072  inst.: 8007480 (ipc=37.2) sim_rate=62073 (inst/sec) elapsed = 0:0:02:09 / Wed Apr 17 12:26:54 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(228,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (112415,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (112939,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (112949,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113051,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (113183,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (113795,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (113812,40072), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 154072  inst.: 8092734 (ipc=37.3) sim_rate=62251 (inst/sec) elapsed = 0:0:02:10 / Wed Apr 17 12:26:55 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (114032,40072), 2 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(229,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (114355,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (114643,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (115102,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (115165,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (115232,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 155572  inst.: 8152729 (ipc=37.3) sim_rate=62234 (inst/sec) elapsed = 0:0:02:11 / Wed Apr 17 12:26:56 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (115501,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115814,40072), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (115990,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116074,40072), 2 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (116891,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (116930,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117278,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117388,40072), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 157572  inst.: 8232054 (ipc=37.4) sim_rate=62364 (inst/sec) elapsed = 0:0:02:12 / Wed Apr 17 12:26:57 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117510,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118284,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (118333,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (118745,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (119118,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (119154,40072), 1 CTAs running
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(246,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (119415,40072), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 160072  inst.: 8317359 (ipc=37.3) sim_rate=62536 (inst/sec) elapsed = 0:0:02:13 / Wed Apr 17 12:26:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (120281,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (120404,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (120538,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120632,40072), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (120688,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (120971,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (121340,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (121501,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (121671,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (121693,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (121936,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (121952,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (121997,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (122335,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (122375,40072), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 162572  inst.: 8382325 (ipc=37.1) sim_rate=62554 (inst/sec) elapsed = 0:0:02:14 / Wed Apr 17 12:26:59 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (122902,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (122908,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (123044,40072), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (123422,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (123446,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(254,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (123832,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (124041,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (124610,40072), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 124611
gpu_sim_insn = 4550782
gpu_ipc =      36.5199
gpu_tot_sim_cycle = 164683
gpu_tot_sim_insn = 8393698
gpu_tot_ipc =      50.9688
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15565
gpu_stall_icnt2sh    = 67526
gpu_total_sim_rate=62639

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 485515
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 40437, Miss = 18473, Miss_rate = 0.457, Pending_hits = 400, Reservation_fails = 86988
	L1D_cache_core[1]: Access = 40229, Miss = 18312, Miss_rate = 0.455, Pending_hits = 393, Reservation_fails = 87090
	L1D_cache_core[2]: Access = 41337, Miss = 18947, Miss_rate = 0.458, Pending_hits = 381, Reservation_fails = 87904
	L1D_cache_core[3]: Access = 38832, Miss = 17698, Miss_rate = 0.456, Pending_hits = 411, Reservation_fails = 85146
	L1D_cache_core[4]: Access = 40886, Miss = 18492, Miss_rate = 0.452, Pending_hits = 461, Reservation_fails = 87936
	L1D_cache_core[5]: Access = 37644, Miss = 17189, Miss_rate = 0.457, Pending_hits = 448, Reservation_fails = 84041
	L1D_cache_core[6]: Access = 39966, Miss = 18139, Miss_rate = 0.454, Pending_hits = 416, Reservation_fails = 87640
	L1D_cache_core[7]: Access = 37675, Miss = 17256, Miss_rate = 0.458, Pending_hits = 386, Reservation_fails = 83980
	L1D_cache_core[8]: Access = 39450, Miss = 17940, Miss_rate = 0.455, Pending_hits = 422, Reservation_fails = 83730
	L1D_cache_core[9]: Access = 42449, Miss = 19262, Miss_rate = 0.454, Pending_hits = 444, Reservation_fails = 88695
	L1D_cache_core[10]: Access = 42037, Miss = 19118, Miss_rate = 0.455, Pending_hits = 403, Reservation_fails = 89277
	L1D_cache_core[11]: Access = 40917, Miss = 18604, Miss_rate = 0.455, Pending_hits = 447, Reservation_fails = 86667
	L1D_cache_core[12]: Access = 40257, Miss = 18208, Miss_rate = 0.452, Pending_hits = 419, Reservation_fails = 86843
	L1D_cache_core[13]: Access = 40469, Miss = 18429, Miss_rate = 0.455, Pending_hits = 389, Reservation_fails = 87232
	L1D_cache_core[14]: Access = 38793, Miss = 17667, Miss_rate = 0.455, Pending_hits = 395, Reservation_fails = 82294
	L1D_total_cache_accesses = 601378
	L1D_total_cache_misses = 273734
	L1D_total_cache_miss_rate = 0.4552
	L1D_total_cache_pending_hits = 6215
	L1D_total_cache_reservation_fails = 1295463
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 76699
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 315951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221429
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76219
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 244217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1074034
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 484523
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1025, 1090, 1458, 1654, 1153, 1282, 1151, 1277, 1249, 1254, 935, 1365, 1385, 1656, 1385, 1058, 1198, 1609, 1351, 1583, 1081, 1542, 1566, 963, 1249, 1090, 1400, 1215, 1011, 1392, 1269, 1196, 1090, 1060, 1398, 1116, 1499, 1926, 1185, 976, 877, 1187, 1368, 1198, 1142, 1228, 664, 1183, 
gpgpu_n_tot_thrd_icount = 28736896
gpgpu_n_tot_w_icount = 898028
gpgpu_n_stall_shd_mem = 1683018
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29517
gpgpu_n_mem_write_global = 249764
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1008807
gpgpu_n_store_insn = 377147
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 945178
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1679607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2690809	W0_Idle:451856	W0_Scoreboard:523759	W1:249417	W2:107594	W3:64504	W4:45002	W5:33316	W6:28446	W7:24835	W8:22268	W9:20541	W10:18418	W11:16806	W12:15990	W13:14682	W14:12593	W15:11362	W16:9159	W17:8429	W18:7256	W19:5818	W20:5116	W21:4759	W22:3390	W23:3706	W24:3398	W25:2675	W26:2209	W27:1344	W28:919	W29:353	W30:123	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 236136 {8:29517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10002304 {40:249617,72:37,136:110,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4014312 {136:29517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1998112 {8:249764,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 413 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 264 
max_icnt2mem_latency = 653 
max_icnt2sh_latency = 164682 
mrq_lat_table:15850 	1448 	525 	1157 	1689 	305 	96 	40 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	162061 	114445 	2789 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8343 	2779 	16221 	167068 	74858 	10082 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12824 	11548 	4808 	351 	1 	0 	0 	2 	9 	35 	924 	10547 	34302 	131748 	72197 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	173 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        30        19        16        28        26        26        32        28        27        27        23        27        24        35        20 
dram[1]:        28        30        25        20        22        16        32        32        32        32        32        22        29        24        24        40 
dram[2]:        20        24        30        26        24        24        32        32        22        23        20        22        22        22        30        23 
dram[3]:        18        24        27        30        33        28        26        30        26        23        20        22        27        20        18        26 
dram[4]:        32        27        24        19        26        28        32        31        32        32        22        22        22        23        19        15 
dram[5]:        35        20        21        20        25        26        32        30        30        26        22        22        25        21        22        16 
maximum service time to same row:
dram[0]:     21800     25448     18372     17800     22061     24947     18356     17475     23342     22825     36629     22571     13155     19657     35442     13616 
dram[1]:     23780     23465     16763     25602     21653     22223     20072     36372     25939     58411     53994     38094     19802     18962     31026     25091 
dram[2]:     17147     30250     24528     26807     28397     28636     21364     21412     19202     20673     25857     22900     20890     18916     20390     16272 
dram[3]:     16301     23367     22359     12602     32880     25743     23822     38002     28225     28064     30727     31083     24459     26785     23241     20890 
dram[4]:     31870     29792     33636     17670     23613     24308     14167     25860     27725     19481     28853     31984     24841     26855     19135     19284 
dram[5]:     29249     27025     22728     44908     25111     25034     40885     46460     26277     24028     27756     35712     19188     23232     23528     17031 
average row accesses per activate:
dram[0]:  3.980769  3.905660  5.159091  3.297297  5.534883  4.816327  5.906977  5.422222  4.941176  4.421052  4.916667  3.829787  4.150000  3.977778  4.744186  4.622222 
dram[1]:  5.648649  6.257143  4.844444  3.775862  4.033333  4.200000  5.500000  5.428571  4.961538  5.404255  4.282609  3.620000  3.693877  3.283019  4.034483  4.218182 
dram[2]:  5.567567  5.023809  3.881356  4.203704  4.016667  5.266667  5.156863  5.117647  4.075758  4.060606  4.288889  3.979167  3.259259  3.440000  4.729167  3.872727 
dram[3]:  4.829268  6.343750  4.695652  5.046512  8.666667  5.022222  6.861111  5.642857  4.551724  4.888889  3.826923  3.611111  3.717391  3.181818  3.661290  4.017241 
dram[4]:  8.038462  5.564103  6.055555  4.500000  5.133333  5.536585  5.285714  6.416667  5.240000  6.365854  4.744186  5.222222  3.346939  3.428571  3.500000  3.389831 
dram[5]:  4.489796  3.827586  4.420000  4.777778  5.042553  5.422222  6.648649  5.688889  4.946429  3.923077  4.422222  4.575000  3.396226  3.071429  3.836364  4.511111 
average row locality = 21113/4639 = 4.551197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       168       172       190       200       201       193       220       209       210       212       165       166       157       167       169       172 
dram[1]:       173       180       180       184       201       197       213       225       223       216       182       169       171       164       188       186 
dram[2]:       174       173       190       181       197       201       216       221       223       227       179       180       166       159       185       176 
dram[3]:       164       168       182       183       173       188       212       204       229       229       187       185       161       163       181       180 
dram[4]:       175       183       180       183       195       192       216       196       226       221       189       176       154       156       178       165 
dram[5]:       184       185       187       183       197       205       211       218       237       217       186       173       170       160       169       169 
total reads: 18096
bank skew: 237/154 = 1.54
chip skew: 3052/2971 = 1.03
number of total write accesses:
dram[0]:        39        35        37        44        37        43        34        35        42        40        12        14         9        12        35        36 
dram[1]:        36        39        38        35        41        34        40        41        35        38        15        12        10        10        46        46 
dram[2]:        32        38        39        46        44        36        47        40        46        41        14        11        10        13        42        37 
dram[3]:        34        35        34        34        35        38        35        33        35        35        12        10        10        12        46        53 
dram[4]:        34        34        38        33        36        35        43        35        36        40        15        12        10        12        32        35 
dram[5]:        36        37        34        32        40        39        35        38        40        38        13        10        10        12        42        34 
total reads: 3017
bank skew: 53/9 = 5.89
chip skew: 536/480 = 1.12
average mf latency per bank:
dram[0]:       2694      2692      2485      2244      2117      2046      1828      1944      1883      1900      7965      8185      7421      6965      1327      1259
dram[1]:       2644      2534      2439      2548      2056      2173      1851      1855      1879      1955      7143      8154      6835      7130      1171      1175
dram[2]:       2730      2671      2374      2428      2095      2149      1781      1838      1870      1833      7369      7856      7069      6744      1218      1321
dram[3]:       2711      2643      2563      2564      2314      2231      1968      1949      1890      1907      7213      7720      7214      6519      1174      1130
dram[4]:       2832      2537      2733      2497      2375      2240      2027      2034      2042      1843     43451      7995      8431      6903      1548      1319
dram[5]:       2469      2453      2441      2483      2072      2009      1913      1775      1776      1884      7532      8152      6927      6699      1253      1283
maximum mf latency per bank:
dram[0]:        584       620       707       607       604       629       645       617       655       652       636       613       670       665       638       631
dram[1]:        668       631       707       654       699       621       680       701       727       609       611       631       639       590       619       689
dram[2]:        690       703       730       702       744       662       718       754      1084       658       807       834       798       750       666       671
dram[3]:        635       684       718       638       667       661       719       653       698       626       662       638       632       594       667       636
dram[4]:        681       688       745       645       671       666       704       746       714       680       787       750       733       906       762       715
dram[5]:        669       617       568       654       675       658       712       680       598       709       600       671       645       609       646       669

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217379 n_nop=209316 n_act=767 n_pre=751 n_req=3475 n_rd=5942 n_write=603 bw_util=0.06022
n_activity=51742 dram_eff=0.253
bk0: 336a 214727i bk1: 344a 214780i bk2: 380a 214733i bk3: 400a 213799i bk4: 402a 214603i bk5: 386a 214511i bk6: 440a 214548i bk7: 418a 214284i bk8: 420a 214404i bk9: 424a 214177i bk10: 330a 215097i bk11: 332a 214859i bk12: 314a 215179i bk13: 334a 214833i bk14: 338a 214710i bk15: 344a 214631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0847736
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217379 n_nop=209088 n_act=795 n_pre=779 n_req=3568 n_rd=6104 n_write=613 bw_util=0.0618
n_activity=52473 dram_eff=0.256
bk0: 346a 215064i bk1: 360a 215034i bk2: 360a 214753i bk3: 368a 214440i bk4: 402a 214267i bk5: 394a 214336i bk6: 426a 214447i bk7: 450a 214074i bk8: 446a 214391i bk9: 432a 214536i bk10: 364a 214806i bk11: 338a 214886i bk12: 342a 214956i bk13: 328a 214814i bk14: 376a 214289i bk15: 372a 213933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0789267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217379 n_nop=208993 n_act=831 n_pre=815 n_req=3584 n_rd=6096 n_write=644 bw_util=0.06201
n_activity=53375 dram_eff=0.2526
bk0: 348a 215089i bk1: 346a 215089i bk2: 380a 214347i bk3: 362a 214170i bk4: 394a 213902i bk5: 402a 214582i bk6: 432a 214074i bk7: 442a 213830i bk8: 446a 213427i bk9: 454a 213619i bk10: 358a 214829i bk11: 360a 214769i bk12: 332a 214770i bk13: 318a 214707i bk14: 370a 214430i bk15: 352a 214449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.114845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217379 n_nop=209340 n_act=748 n_pre=732 n_req=3480 n_rd=5978 n_write=581 bw_util=0.06035
n_activity=52075 dram_eff=0.2519
bk0: 328a 214905i bk1: 336a 215312i bk2: 364a 214763i bk3: 366a 214812i bk4: 346a 215234i bk5: 376a 214722i bk6: 424a 214888i bk7: 408a 214731i bk8: 458a 214187i bk9: 458a 214309i bk10: 374a 214845i bk11: 370a 214731i bk12: 322a 215158i bk13: 326a 214768i bk14: 362a 214122i bk15: 360a 214370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0665244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217379 n_nop=209445 n_act=707 n_pre=691 n_req=3465 n_rd=5970 n_write=566 bw_util=0.06013
n_activity=52134 dram_eff=0.2507
bk0: 350a 215390i bk1: 366a 214992i bk2: 360a 215070i bk3: 366a 214697i bk4: 390a 214647i bk5: 384a 214773i bk6: 432a 214154i bk7: 392a 214845i bk8: 452a 214678i bk9: 442a 214638i bk10: 378a 215104i bk11: 352a 215293i bk12: 308a 215143i bk13: 312a 214933i bk14: 356a 214367i bk15: 330a 214385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0818478
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217379 n_nop=209129 n_act=791 n_pre=775 n_req=3541 n_rd=6102 n_write=582 bw_util=0.0615
n_activity=53842 dram_eff=0.2483
bk0: 368a 214647i bk1: 370a 214481i bk2: 374a 214748i bk3: 366a 214824i bk4: 394a 214572i bk5: 410a 214630i bk6: 422a 214752i bk7: 436a 214569i bk8: 474a 214304i bk9: 434a 214086i bk10: 372a 215058i bk11: 346a 215172i bk12: 340a 214897i bk13: 320a 214790i bk14: 338a 214479i bk15: 338a 214806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0677526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21189, Miss = 1480, Miss_rate = 0.070, Pending_hits = 14, Reservation_fails = 227
L2_cache_bank[1]: Access = 21504, Miss = 1491, Miss_rate = 0.069, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 21007, Miss = 1531, Miss_rate = 0.073, Pending_hits = 21, Reservation_fails = 115
L2_cache_bank[3]: Access = 21605, Miss = 1521, Miss_rate = 0.070, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[4]: Access = 21069, Miss = 1530, Miss_rate = 0.073, Pending_hits = 12, Reservation_fails = 28
L2_cache_bank[5]: Access = 21180, Miss = 1518, Miss_rate = 0.072, Pending_hits = 11, Reservation_fails = 221
L2_cache_bank[6]: Access = 21301, Miss = 1489, Miss_rate = 0.070, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 21231, Miss = 1500, Miss_rate = 0.071, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 45444, Miss = 1513, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 21250, Miss = 1472, Miss_rate = 0.069, Pending_hits = 8, Reservation_fails = 73
L2_cache_bank[10]: Access = 21541, Miss = 1541, Miss_rate = 0.072, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[11]: Access = 21035, Miss = 1510, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 279356
L2_total_cache_misses = 18096
L2_total_cache_miss_rate = 0.0648
L2_total_cache_pending_hits = 141
L2_total_cache_reservation_fails = 664
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 322
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2330
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.154
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=397694
icnt_total_pkts_simt_to_mem=529487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.9581
	minimum = 6
	maximum = 466
Network latency average = 21.5043
	minimum = 6
	maximum = 381
Slowest packet = 57080
Flit latency average = 22.5318
	minimum = 6
	maximum = 381
Slowest flit = 117714
Fragmentation average = 0.0026142
	minimum = 0
	maximum = 214
Injected packet rate average = 0.150987
	minimum = 0.126337 (at node 5)
	maximum = 0.314523 (at node 23)
Accepted packet rate average = 0.150987
	minimum = 0.126337 (at node 5)
	maximum = 0.314523 (at node 23)
Injected flit rate average = 0.245301
	minimum = 0.211121 (at node 17)
	maximum = 0.370698 (at node 23)
Accepted flit rate average= 0.245301
	minimum = 0.170218 (at node 5)
	maximum = 0.615299 (at node 23)
Injected packet length average = 1.62466
Accepted packet length average = 1.62466
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.8384 (5 samples)
	minimum = 6 (5 samples)
	maximum = 198.6 (5 samples)
Network latency average = 15.8249 (5 samples)
	minimum = 6 (5 samples)
	maximum = 160.8 (5 samples)
Flit latency average = 14.4856 (5 samples)
	minimum = 6 (5 samples)
	maximum = 158.4 (5 samples)
Fragmentation average = 0.00196463 (5 samples)
	minimum = 0 (5 samples)
	maximum = 68.8 (5 samples)
Injected packet rate average = 0.0528066 (5 samples)
	minimum = 0.0400815 (5 samples)
	maximum = 0.134579 (5 samples)
Accepted packet rate average = 0.0528066 (5 samples)
	minimum = 0.0400815 (5 samples)
	maximum = 0.134579 (5 samples)
Injected flit rate average = 0.0967206 (5 samples)
	minimum = 0.0653329 (5 samples)
	maximum = 0.190541 (5 samples)
Accepted flit rate average = 0.0967206 (5 samples)
	minimum = 0.0641108 (5 samples)
	maximum = 0.264486 (5 samples)
Injected packet size average = 1.8316 (5 samples)
Accepted packet size average = 1.8316 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 62639 (inst/sec)
gpgpu_simulation_rate = 1228 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,164683)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,164683)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,164683)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,164683)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,164683)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,164683)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,164683)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(53,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(71,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 165183  inst.: 8732389 (ipc=677.4) sim_rate=64208 (inst/sec) elapsed = 0:0:02:16 / Wed Apr 17 12:27:01 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(80,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(62,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 166683  inst.: 8844110 (ipc=225.2) sim_rate=64555 (inst/sec) elapsed = 0:0:02:17 / Wed Apr 17 12:27:02 2019
GPGPU-Sim uArch: cycles simulated: 168683  inst.: 8927903 (ipc=133.6) sim_rate=64694 (inst/sec) elapsed = 0:0:02:18 / Wed Apr 17 12:27:03 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 169683  inst.: 8975334 (ipc=116.3) sim_rate=64570 (inst/sec) elapsed = 0:0:02:19 / Wed Apr 17 12:27:04 2019
GPGPU-Sim uArch: cycles simulated: 170683  inst.: 9017838 (ipc=104.0) sim_rate=64413 (inst/sec) elapsed = 0:0:02:20 / Wed Apr 17 12:27:05 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(9,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 171683  inst.: 9061766 (ipc=95.4) sim_rate=64267 (inst/sec) elapsed = 0:0:02:21 / Wed Apr 17 12:27:06 2019
GPGPU-Sim uArch: cycles simulated: 172683  inst.: 9107871 (ipc=89.3) sim_rate=64139 (inst/sec) elapsed = 0:0:02:22 / Wed Apr 17 12:27:07 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 173683  inst.: 9149503 (ipc=84.0) sim_rate=63982 (inst/sec) elapsed = 0:0:02:23 / Wed Apr 17 12:27:08 2019
GPGPU-Sim uArch: cycles simulated: 175183  inst.: 9209245 (ipc=77.7) sim_rate=63953 (inst/sec) elapsed = 0:0:02:24 / Wed Apr 17 12:27:09 2019
GPGPU-Sim uArch: cycles simulated: 175683  inst.: 9228618 (ipc=75.9) sim_rate=63645 (inst/sec) elapsed = 0:0:02:25 / Wed Apr 17 12:27:10 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(9,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 176683  inst.: 9266301 (ipc=72.7) sim_rate=63467 (inst/sec) elapsed = 0:0:02:26 / Wed Apr 17 12:27:11 2019
GPGPU-Sim uArch: cycles simulated: 177683  inst.: 9308178 (ipc=70.3) sim_rate=63320 (inst/sec) elapsed = 0:0:02:27 / Wed Apr 17 12:27:12 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(36,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 178683  inst.: 9349998 (ipc=68.3) sim_rate=63175 (inst/sec) elapsed = 0:0:02:28 / Wed Apr 17 12:27:13 2019
GPGPU-Sim uArch: cycles simulated: 180183  inst.: 9403047 (ipc=65.1) sim_rate=63107 (inst/sec) elapsed = 0:0:02:29 / Wed Apr 17 12:27:14 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(17,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 181183  inst.: 9443776 (ipc=63.6) sim_rate=62958 (inst/sec) elapsed = 0:0:02:30 / Wed Apr 17 12:27:15 2019
GPGPU-Sim uArch: cycles simulated: 182683  inst.: 9503663 (ipc=61.7) sim_rate=62938 (inst/sec) elapsed = 0:0:02:31 / Wed Apr 17 12:27:16 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(15,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 184183  inst.: 9569521 (ipc=60.3) sim_rate=62957 (inst/sec) elapsed = 0:0:02:32 / Wed Apr 17 12:27:17 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(26,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 185683  inst.: 9629348 (ipc=58.8) sim_rate=62936 (inst/sec) elapsed = 0:0:02:33 / Wed Apr 17 12:27:18 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21570,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21571,164683)
GPGPU-Sim uArch: cycles simulated: 187183  inst.: 9695922 (ipc=57.9) sim_rate=62960 (inst/sec) elapsed = 0:0:02:34 / Wed Apr 17 12:27:19 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22710,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22711,164683)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22779,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22780,164683)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(19,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23122,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23123,164683)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23186,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23187,164683)
GPGPU-Sim uArch: cycles simulated: 188183  inst.: 9743578 (ipc=57.4) sim_rate=62861 (inst/sec) elapsed = 0:0:02:35 / Wed Apr 17 12:27:20 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24213,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24214,164683)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24236,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24237,164683)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24568,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24569,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24696,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24697,164683)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24815,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24816,164683)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(68,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 189683  inst.: 9811441 (ipc=56.7) sim_rate=62893 (inst/sec) elapsed = 0:0:02:36 / Wed Apr 17 12:27:21 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25188,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25189,164683)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25812,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25813,164683)
GPGPU-Sim uArch: cycles simulated: 190683  inst.: 9859594 (ipc=56.4) sim_rate=62799 (inst/sec) elapsed = 0:0:02:37 / Wed Apr 17 12:27:22 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26174,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26175,164683)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(47,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 191683  inst.: 9907064 (ipc=56.1) sim_rate=62702 (inst/sec) elapsed = 0:0:02:38 / Wed Apr 17 12:27:23 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27017,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27018,164683)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27594,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27595,164683)
GPGPU-Sim uArch: cycles simulated: 192683  inst.: 9956371 (ipc=55.8) sim_rate=62618 (inst/sec) elapsed = 0:0:02:39 / Wed Apr 17 12:27:24 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(18,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 194183  inst.: 10027701 (ipc=55.4) sim_rate=62673 (inst/sec) elapsed = 0:0:02:40 / Wed Apr 17 12:27:25 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(62,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 195683  inst.: 10100998 (ipc=55.1) sim_rate=62739 (inst/sec) elapsed = 0:0:02:41 / Wed Apr 17 12:27:26 2019
GPGPU-Sim uArch: cycles simulated: 196183  inst.: 10125181 (ipc=55.0) sim_rate=62501 (inst/sec) elapsed = 0:0:02:42 / Wed Apr 17 12:27:27 2019
GPGPU-Sim uArch: cycles simulated: 197183  inst.: 10170526 (ipc=54.7) sim_rate=62395 (inst/sec) elapsed = 0:0:02:43 / Wed Apr 17 12:27:28 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 198683  inst.: 10242041 (ipc=54.4) sim_rate=62451 (inst/sec) elapsed = 0:0:02:44 / Wed Apr 17 12:27:29 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34508,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34509,164683)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(19,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34992,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34993,164683)
GPGPU-Sim uArch: cycles simulated: 200183  inst.: 10319343 (ipc=54.2) sim_rate=62541 (inst/sec) elapsed = 0:0:02:45 / Wed Apr 17 12:27:30 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35903,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35904,164683)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36181,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36182,164683)
GPGPU-Sim uArch: cycles simulated: 201183  inst.: 10368901 (ipc=54.1) sim_rate=62463 (inst/sec) elapsed = 0:0:02:46 / Wed Apr 17 12:27:31 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36604,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36605,164683)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36692,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36693,164683)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(33,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 201683  inst.: 10395341 (ipc=54.1) sim_rate=62247 (inst/sec) elapsed = 0:0:02:47 / Wed Apr 17 12:27:32 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37427,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37428,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37440,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37441,164683)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37592,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37593,164683)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38048,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38049,164683)
GPGPU-Sim uArch: cycles simulated: 203183  inst.: 10477214 (ipc=54.1) sim_rate=62364 (inst/sec) elapsed = 0:0:02:48 / Wed Apr 17 12:27:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38530,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38531,164683)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(36,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38872,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38873,164683)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38943,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38944,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39220,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39221,164683)
GPGPU-Sim uArch: cycles simulated: 204183  inst.: 10539368 (ipc=54.3) sim_rate=62363 (inst/sec) elapsed = 0:0:02:49 / Wed Apr 17 12:27:34 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(82,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 205183  inst.: 10592740 (ipc=54.3) sim_rate=62310 (inst/sec) elapsed = 0:0:02:50 / Wed Apr 17 12:27:35 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41789,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(41790,164683)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(114,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 206683  inst.: 10672076 (ipc=54.2) sim_rate=62409 (inst/sec) elapsed = 0:0:02:51 / Wed Apr 17 12:27:36 2019
GPGPU-Sim uArch: cycles simulated: 208183  inst.: 10750836 (ipc=54.2) sim_rate=62504 (inst/sec) elapsed = 0:0:02:52 / Wed Apr 17 12:27:37 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(95,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 209183  inst.: 10794312 (ipc=53.9) sim_rate=62394 (inst/sec) elapsed = 0:0:02:53 / Wed Apr 17 12:27:38 2019
GPGPU-Sim uArch: cycles simulated: 210183  inst.: 10841234 (ipc=53.8) sim_rate=62305 (inst/sec) elapsed = 0:0:02:54 / Wed Apr 17 12:27:39 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(113,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46492,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46493,164683)
GPGPU-Sim uArch: cycles simulated: 211183  inst.: 10890106 (ipc=53.7) sim_rate=62229 (inst/sec) elapsed = 0:0:02:55 / Wed Apr 17 12:27:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47591,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(47592,164683)
GPGPU-Sim uArch: cycles simulated: 212683  inst.: 10955012 (ipc=53.4) sim_rate=62244 (inst/sec) elapsed = 0:0:02:56 / Wed Apr 17 12:27:41 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48007,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(48008,164683)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(63,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48097,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48098,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48512,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(48513,164683)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (49172,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(49173,164683)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49205,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49206,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49345,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49346,164683)
GPGPU-Sim uArch: cycles simulated: 214183  inst.: 11043410 (ipc=53.5) sim_rate=62392 (inst/sec) elapsed = 0:0:02:57 / Wed Apr 17 12:27:42 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(49,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50144,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50145,164683)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (50246,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(50247,164683)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50251,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50252,164683)
GPGPU-Sim uArch: cycles simulated: 215183  inst.: 11097756 (ipc=53.5) sim_rate=62346 (inst/sec) elapsed = 0:0:02:58 / Wed Apr 17 12:27:43 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (50524,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(50525,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (51390,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(51391,164683)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(125,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (51404,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(51405,164683)
GPGPU-Sim uArch: cycles simulated: 216683  inst.: 11185495 (ipc=53.7) sim_rate=62488 (inst/sec) elapsed = 0:0:02:59 / Wed Apr 17 12:27:44 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (52599,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(52600,164683)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(124,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 218183  inst.: 11267660 (ipc=53.7) sim_rate=62598 (inst/sec) elapsed = 0:0:03:00 / Wed Apr 17 12:27:45 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(125,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 220183  inst.: 11368372 (ipc=53.6) sim_rate=62808 (inst/sec) elapsed = 0:0:03:01 / Wed Apr 17 12:27:46 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (55709,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(55710,164683)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (55801,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(55802,164683)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (56356,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(56357,164683)
GPGPU-Sim uArch: cycles simulated: 221183  inst.: 11420640 (ipc=53.6) sim_rate=62750 (inst/sec) elapsed = 0:0:03:02 / Wed Apr 17 12:27:47 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (56513,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(56514,164683)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (56837,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(56838,164683)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(127,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (57128,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(57129,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57198,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57199,164683)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (57350,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(57351,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57919,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57920,164683)
GPGPU-Sim uArch: cycles simulated: 222683  inst.: 11519202 (ipc=53.9) sim_rate=62946 (inst/sec) elapsed = 0:0:03:03 / Wed Apr 17 12:27:48 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58035,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58036,164683)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(78,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (58297,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(58298,164683)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (58598,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(58599,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58620,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58621,164683)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (59167,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(59168,164683)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (59265,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(59266,164683)
GPGPU-Sim uArch: cycles simulated: 224183  inst.: 11617806 (ipc=54.2) sim_rate=63140 (inst/sec) elapsed = 0:0:03:04 / Wed Apr 17 12:27:49 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(89,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60078,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60079,164683)
GPGPU-Sim uArch: cycles simulated: 225183  inst.: 11675008 (ipc=54.2) sim_rate=63108 (inst/sec) elapsed = 0:0:03:05 / Wed Apr 17 12:27:50 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60678,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60679,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (61261,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(61262,164683)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(74,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (61503,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(61504,164683)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (61599,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(61600,164683)
GPGPU-Sim uArch: cycles simulated: 226683  inst.: 11762881 (ipc=54.3) sim_rate=63241 (inst/sec) elapsed = 0:0:03:06 / Wed Apr 17 12:27:51 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (62053,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(62054,164683)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (62396,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(62397,164683)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (62487,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(62488,164683)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(157,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (63044,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(63045,164683)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (63054,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(63055,164683)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (63366,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(63367,164683)
GPGPU-Sim uArch: cycles simulated: 228183  inst.: 11856148 (ipc=54.5) sim_rate=63401 (inst/sec) elapsed = 0:0:03:07 / Wed Apr 17 12:27:52 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (63557,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(63558,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (63697,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(63698,164683)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (63935,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(63936,164683)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (64077,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(64078,164683)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(146,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (64213,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(64214,164683)
GPGPU-Sim uArch: cycles simulated: 229683  inst.: 11959100 (ipc=54.9) sim_rate=63612 (inst/sec) elapsed = 0:0:03:08 / Wed Apr 17 12:27:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (65191,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(65192,164683)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(99,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 231183  inst.: 12044322 (ipc=54.9) sim_rate=63726 (inst/sec) elapsed = 0:0:03:09 / Wed Apr 17 12:27:54 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (66681,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(66682,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (66866,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(66867,164683)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (67386,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(67387,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (67440,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(67441,164683)
GPGPU-Sim uArch: cycles simulated: 232183  inst.: 12103880 (ipc=55.0) sim_rate=63704 (inst/sec) elapsed = 0:0:03:10 / Wed Apr 17 12:27:55 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(169,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (67670,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(67671,164683)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (68152,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(68153,164683)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (68160,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(68161,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (68558,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(68559,164683)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (68581,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(68582,164683)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (68617,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(68618,164683)
GPGPU-Sim uArch: cycles simulated: 233683  inst.: 12198007 (ipc=55.1) sim_rate=63863 (inst/sec) elapsed = 0:0:03:11 / Wed Apr 17 12:27:56 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(92,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (69140,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(69141,164683)
GPGPU-Sim uArch: cycles simulated: 234183  inst.: 12230582 (ipc=55.2) sim_rate=63700 (inst/sec) elapsed = 0:0:03:12 / Wed Apr 17 12:27:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (70240,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(70241,164683)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(102,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 235683  inst.: 12303087 (ipc=55.1) sim_rate=63746 (inst/sec) elapsed = 0:0:03:13 / Wed Apr 17 12:27:58 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (71362,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(71363,164683)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (71544,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(71545,164683)
GPGPU-Sim uArch: cycles simulated: 236683  inst.: 12355038 (ipc=55.0) sim_rate=63685 (inst/sec) elapsed = 0:0:03:14 / Wed Apr 17 12:27:59 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (72024,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(72025,164683)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (72307,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(72308,164683)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(181,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (73128,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(73129,164683)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (73206,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(73207,164683)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (73435,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(73436,164683)
GPGPU-Sim uArch: cycles simulated: 238183  inst.: 12445216 (ipc=55.1) sim_rate=63821 (inst/sec) elapsed = 0:0:03:15 / Wed Apr 17 12:28:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (73712,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(73713,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73895,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73896,164683)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (74140,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(74141,164683)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(121,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (74324,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(74325,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (74447,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(74448,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (74493,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(74494,164683)
GPGPU-Sim uArch: cycles simulated: 239183  inst.: 12505181 (ipc=55.2) sim_rate=63801 (inst/sec) elapsed = 0:0:03:16 / Wed Apr 17 12:28:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (74605,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(74606,164683)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (74830,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(74831,164683)
GPGPU-Sim uArch: cycles simulated: 240183  inst.: 12566847 (ipc=55.3) sim_rate=63791 (inst/sec) elapsed = 0:0:03:17 / Wed Apr 17 12:28:02 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (75566,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(75567,164683)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(120,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 241183  inst.: 12607777 (ipc=55.1) sim_rate=63675 (inst/sec) elapsed = 0:0:03:18 / Wed Apr 17 12:28:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (77165,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(77166,164683)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (77272,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(77273,164683)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (77444,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(77445,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (77612,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(77613,164683)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (77672,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(77673,164683)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (77691,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(77692,164683)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(197,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (77888,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(77889,164683)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (77953,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(77954,164683)
GPGPU-Sim uArch: cycles simulated: 242683  inst.: 12695702 (ipc=55.2) sim_rate=63797 (inst/sec) elapsed = 0:0:03:19 / Wed Apr 17 12:28:04 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (78105,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(78106,164683)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (78418,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(78419,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (78574,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(78575,164683)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (79031,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(79032,164683)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(206,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79346,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(79347,164683)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79355,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79356,164683)
GPGPU-Sim uArch: cycles simulated: 244183  inst.: 12791322 (ipc=55.3) sim_rate=63956 (inst/sec) elapsed = 0:0:03:20 / Wed Apr 17 12:28:05 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (79635,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(79636,164683)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (80693,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(80694,164683)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (80812,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(80813,164683)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(193,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 245683  inst.: 12872607 (ipc=55.3) sim_rate=64042 (inst/sec) elapsed = 0:0:03:21 / Wed Apr 17 12:28:06 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (81024,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(81025,164683)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (81025,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(81026,164683)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (81743,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(81744,164683)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (81880,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(81881,164683)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (81939,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(81940,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (81990,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(81991,164683)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (82014,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(82015,164683)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (82099,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(82100,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (82190,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(82191,164683)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(141,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 247183  inst.: 12973517 (ipc=55.5) sim_rate=64225 (inst/sec) elapsed = 0:0:03:22 / Wed Apr 17 12:28:07 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (82624,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(82625,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (82949,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(82950,164683)
GPGPU-Sim uArch: cycles simulated: 248183  inst.: 13024318 (ipc=55.5) sim_rate=64159 (inst/sec) elapsed = 0:0:03:23 / Wed Apr 17 12:28:08 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (83585,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(83586,164683)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (83648,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(83649,164683)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(209,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (84152,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(84153,164683)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (84316,164683), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(84317,164683)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (84381,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(84382,164683)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (84750,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(84751,164683)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (84978,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(84979,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (84983,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(84984,164683)
GPGPU-Sim uArch: cycles simulated: 249683  inst.: 13130198 (ipc=55.7) sim_rate=64363 (inst/sec) elapsed = 0:0:03:24 / Wed Apr 17 12:28:09 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (85119,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(85120,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (85265,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(85266,164683)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(217,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (85391,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(85392,164683)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (85420,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(85421,164683)
GPGPU-Sim uArch: cycles simulated: 250183  inst.: 13171971 (ipc=55.9) sim_rate=64253 (inst/sec) elapsed = 0:0:03:25 / Wed Apr 17 12:28:10 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (85734,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(85735,164683)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (85790,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(85791,164683)
GPGPU-Sim uArch: cycles simulated: 250683  inst.: 13205810 (ipc=56.0) sim_rate=64105 (inst/sec) elapsed = 0:0:03:26 / Wed Apr 17 12:28:11 2019
GPGPU-Sim uArch: cycles simulated: 251183  inst.: 13241967 (ipc=56.0) sim_rate=63970 (inst/sec) elapsed = 0:0:03:27 / Wed Apr 17 12:28:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (86672,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(86673,164683)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(237,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (86785,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(86786,164683)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (86818,164683), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(86819,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (86858,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(86859,164683)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (86894,164683), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(86895,164683)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (87105,164683), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(87106,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (87157,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(87158,164683)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (87471,164683), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(87472,164683)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (87501,164683), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(87502,164683)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (87781,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(87782,164683)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (87818,164683), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(87819,164683)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(246,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (87850,164683), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(87851,164683)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (87929,164683), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(87930,164683)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (87944,164683), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(87945,164683)
GPGPU-Sim uArch: cycles simulated: 252683  inst.: 13364783 (ipc=56.5) sim_rate=64253 (inst/sec) elapsed = 0:0:03:28 / Wed Apr 17 12:28:13 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (88124,164683), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(88125,164683)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (88344,164683), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(88345,164683)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (88667,164683), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(88668,164683)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (88811,164683), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(88812,164683)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (88832,164683), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(88833,164683)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (88835,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (88857,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (88941,164683), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 253683  inst.: 13438498 (ipc=56.7) sim_rate=64299 (inst/sec) elapsed = 0:0:03:29 / Wed Apr 17 12:28:14 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(213,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (89401,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (89480,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (89537,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (89624,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (90059,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (90177,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (90195,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (90311,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (90400,164683), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 255183  inst.: 13521502 (ipc=56.7) sim_rate=64388 (inst/sec) elapsed = 0:0:03:30 / Wed Apr 17 12:28:15 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (90551,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (90646,164683), 5 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(244,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (90891,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (90903,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (91047,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (91051,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (91170,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (91178,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (91199,164683), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (91209,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (91255,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (91270,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (91433,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (91456,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (91494,164683), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 256183  inst.: 13576734 (ipc=56.6) sim_rate=64344 (inst/sec) elapsed = 0:0:03:31 / Wed Apr 17 12:28:16 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (91585,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (91591,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (91673,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (91777,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (91814,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (91928,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (91943,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (92159,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (92191,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (92224,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (92317,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (92409,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (92485,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (92542,164683), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (92722,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (92724,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (92729,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(228,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (92952,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (92962,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (92988,164683), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 257683  inst.: 13642330 (ipc=56.4) sim_rate=64350 (inst/sec) elapsed = 0:0:03:32 / Wed Apr 17 12:28:17 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (93045,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (93059,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (93107,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (93239,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (93248,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (93253,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (93310,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (93310,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (93359,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (93359,164683), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (93366,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (93392,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (93404,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (93446,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (93592,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (93653,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (93656,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (93694,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (93696,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (93723,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (93798,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (93801,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (93804,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (93862,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (93877,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (93906,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (93938,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (93978,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (93993,164683), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (94018,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (94112,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (94152,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (94185,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (94249,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (94447,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (94514,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (94545,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (94571,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (94609,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (94708,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (94758,164683), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (95012,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (95178,164683), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 95179
gpu_sim_insn = 5281122
gpu_ipc =      55.4862
gpu_tot_sim_cycle = 259862
gpu_tot_sim_insn = 13674820
gpu_tot_ipc =      52.6234
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 32281
gpu_stall_icnt2sh    = 138261
gpu_total_sim_rate=64503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 786165
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 78526, Miss = 30594, Miss_rate = 0.390, Pending_hits = 490, Reservation_fails = 137755
	L1D_cache_core[1]: Access = 78666, Miss = 30556, Miss_rate = 0.388, Pending_hits = 484, Reservation_fails = 138286
	L1D_cache_core[2]: Access = 79227, Miss = 31019, Miss_rate = 0.392, Pending_hits = 479, Reservation_fails = 138946
	L1D_cache_core[3]: Access = 76196, Miss = 29579, Miss_rate = 0.388, Pending_hits = 504, Reservation_fails = 136584
	L1D_cache_core[4]: Access = 79158, Miss = 30557, Miss_rate = 0.386, Pending_hits = 557, Reservation_fails = 139093
	L1D_cache_core[5]: Access = 75602, Miss = 29316, Miss_rate = 0.388, Pending_hits = 534, Reservation_fails = 134465
	L1D_cache_core[6]: Access = 77290, Miss = 30004, Miss_rate = 0.388, Pending_hits = 510, Reservation_fails = 138611
	L1D_cache_core[7]: Access = 75512, Miss = 29211, Miss_rate = 0.387, Pending_hits = 479, Reservation_fails = 134508
	L1D_cache_core[8]: Access = 76997, Miss = 29812, Miss_rate = 0.387, Pending_hits = 504, Reservation_fails = 134777
	L1D_cache_core[9]: Access = 80276, Miss = 31412, Miss_rate = 0.391, Pending_hits = 530, Reservation_fails = 139858
	L1D_cache_core[10]: Access = 77912, Miss = 30701, Miss_rate = 0.394, Pending_hits = 490, Reservation_fails = 140557
	L1D_cache_core[11]: Access = 78896, Miss = 30603, Miss_rate = 0.388, Pending_hits = 538, Reservation_fails = 137111
	L1D_cache_core[12]: Access = 77491, Miss = 30162, Miss_rate = 0.389, Pending_hits = 509, Reservation_fails = 137594
	L1D_cache_core[13]: Access = 78651, Miss = 30602, Miss_rate = 0.389, Pending_hits = 483, Reservation_fails = 137597
	L1D_cache_core[14]: Access = 76969, Miss = 29778, Miss_rate = 0.387, Pending_hits = 482, Reservation_fails = 132758
	L1D_total_cache_accesses = 1167369
	L1D_total_cache_misses = 453906
	L1D_total_cache_miss_rate = 0.3888
	L1D_total_cache_pending_hits = 7573
	L1D_total_cache_reservation_fails = 2058500
	L1D_cache_data_port_util = 0.191
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 116439
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 697916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 348021
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 115959
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 404107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1710479
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 785173
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2050, 2068, 2310, 2447, 2004, 2038, 1946, 1998, 2190, 2065, 1948, 2193, 2286, 2350, 2298, 1724, 2027, 2393, 2330, 2327, 1865, 2236, 2434, 1813, 2022, 1783, 2240, 1958, 1811, 2231, 2193, 2124, 1856, 1674, 2198, 1832, 2365, 2503, 2081, 1692, 1727, 1835, 2185, 1807, 2065, 1858, 1452, 1791, 
gpgpu_n_tot_thrd_icount = 46512768
gpgpu_n_tot_w_icount = 1453524
gpgpu_n_stall_shd_mem = 2870558
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49799
gpgpu_n_mem_write_global = 412230
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1837847
gpgpu_n_store_insn = 673247
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1340430
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2867147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4749996	W0_Idle:486287	W0_Scoreboard:702343	W1:347696	W2:163011	W3:103396	W4:77476	W5:60351	W6:52896	W7:46726	W8:43717	W9:41236	W10:35935	W11:32901	W12:29829	W13:26924	W14:23634	W15:20571	W16:16292	W17:14900	W18:14483	W19:13337	W20:12479	W21:11753	W22:11523	W23:12564	W24:12133	W25:12181	W26:11388	W27:9294	W28:6295	W29:2894	W30:1069	W31:279	W32:184361
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 398392 {8:49799,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16509808 {40:411964,72:77,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6772664 {136:49799,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3297840 {8:412230,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 544 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 267 
max_icnt2mem_latency = 653 
max_icnt2sh_latency = 259712 
mrq_lat_table:28617 	3119 	1162 	2319 	4264 	1189 	428 	328 	111 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	264221 	191094 	6725 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11240 	4701 	28808 	278562 	122710 	16018 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18868 	19903 	10196 	844 	3 	0 	0 	2 	9 	35 	924 	10547 	34302 	131748 	234663 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	263 	257 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        29        32        28        26        32        32        32        28        31        33        37        32        35        35 
dram[1]:        32        32        30        32        31        30        32        32        32        32        32        28        32        35        24        40 
dram[2]:        32        32        32        32        24        28        32        32        28        30        20        22        35        46        30        23 
dram[3]:        32        31        30        30        33        28        32        30        26        29        24        30        39        44        22        27 
dram[4]:        32        32        32        32        29        28        32        32        32        32        22        32        33        36        25        25 
dram[5]:        35        31        30        28        32        32        32        30        30        26        32        32        32        42        28        37 
maximum service time to same row:
dram[0]:     21800     25448     34529     36445     22096     24947     27304     24779     23342     23225     36629     25404     19748     20819     35442     20666 
dram[1]:     29997     25042     34362     33635     33338     34312     27870     36372     25939     58411     53994     38094     20273     26690     31026     25091 
dram[2]:     28157     30250     31919     33546     28397     34309     38897     26324     27075     21619     25857     23866     21607     23357     20390     22406 
dram[3]:     16301     23367     31914     33393     33288     25743     34028     38002     28225     28064     36684     31083     27282     26785     23241     20890 
dram[4]:     31870     29792     33636     33008     26992     24308     24222     38459     29461     19481     28853     31984     24841     26855     19135     24698 
dram[5]:     29249     27025     32508     44908     28270     41640     40885     46460     26277     24126     35203     35712     21894     25147     24978     25209 
average row accesses per activate:
dram[0]:  4.404255  3.765217  3.734513  3.581967  4.656250  4.277228  4.864583  4.495049  5.086957  4.978495  4.773334  4.849315  5.150685  4.722891  4.909091  5.147368 
dram[1]:  5.467533  6.546875  4.784091  4.377551  3.612903  3.484127  5.088889  5.208791  4.461538  4.305555  4.650000  4.297619  4.626506  4.476744  3.808824  4.139344 
dram[2]:  4.869048  4.566667  4.536842  4.474227  3.974138  5.000000  6.129870  5.790123  4.357798  4.342342  4.123596  4.044445  4.020833  4.588235  4.211382  3.934959 
dram[3]:  3.877358  4.483871  4.914634  4.630435  5.573333  4.604167  5.716049  5.090909  4.370370  4.938144  3.968421  4.108696  4.402299  4.271739  3.898438  3.887218 
dram[4]:  8.183674  5.500000  4.595506  3.940000  4.530612  5.000000  5.010870  5.180723  5.494253  6.329114  4.710844  5.825397  4.380952  4.554217  3.784615  4.084033 
dram[5]:  4.290000  3.824074  4.204082  3.893204  4.055046  4.271845  5.220930  4.628866  4.263158  4.069565  4.728395  4.918919  3.958763  4.494253  5.200000  4.803922 
average row locality = 41540/9156 = 4.536916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       341       350       355       366       373       354       408       398       406       406       338       336       328       342       365       369 
dram[1]:       347       350       351       357       370       370       399       413       416       410       349       338       344       338       384       381 
dram[2]:       347       343       363       354       375       379       412       412       413       421       345       347       342       333       384       366 
dram[3]:       339       341       344       355       344       365       406       394       414       421       358       358       332       337       374       375 
dram[4]:       344       349       340       338       362       368       400       379       419       423       364       348       320       327       373       362 
dram[5]:       357       348       350       343       366       368       391       394       426       409       359       346       338       335       363       366 
total reads: 35220
bank skew: 426/320 = 1.33
chip skew: 5936/5816 = 1.02
number of total write accesses:
dram[0]:        73        83        67        71        74        78        59        56        62        57        20        18        48        50       121       120 
dram[1]:        74        69        70        72        78        69        59        61        48        55        23        23        40        47       134       124 
dram[2]:        62        68        68        80        86        76        60        57        62        61        22        17        44        57       134       118 
dram[3]:        72        76        59        71        74        77        57        54        58        58        19        20        51        56       125       142 
dram[4]:        57        58        69        56        82        82        61        51        59        77        27        19        48        51       119       124 
dram[5]:        72        65        62        58        76        72        58        55        60        59        24        18        46        56       131       124 
total reads: 6320
bank skew: 142/17 = 8.35
chip skew: 1072/1036 = 1.03
average mf latency per bank:
dram[0]:       1858      1774      2180      2172      2121      2081      1997      2015      1763      1778      6235      6581      5869      5621       821       808
dram[1]:       1794      1883      2212      2246      2087      2117      1994      2023      1837      1853      5887      6513      5572      5831       777       794
dram[2]:       1935      1844      2157      2088      2066      2060      1990      1944      1831      1768      6152      6496      5694      5293       784       853
dram[3]:       1872      1782      2295      2179      2164      2115      1977      2080      1776      1801      5911      6168      5700      5096       792       750
dram[4]:       2170      1934      2392      2369      2292      2131      2295      2143      1998      1642     36323      6519      6808      5419       992       830
dram[5]:       1769      1850      2193      2306      2058      2069      1969      1998      1726      1772      6009      6497      5760      5187       799       794
maximum mf latency per bank:
dram[0]:        654       731       729       786       736       751       746       617       714       788       746       853       997       894       712       772
dram[1]:        668       705       774       706       712       775       680       860       738       689       626       632       690       654       648       834
dram[2]:        690       760       730       816       744       821       718       766      1084       706       807       834       882       953       666       870
dram[3]:        668       684       732       648       720       666       730       716       843       750       783       758       699       689       791       636
dram[4]:        844       843       783       924       838       953       755       878       902       945       896       797       819      1041      1071       948
dram[5]:        775       617       683       655       733       708       712       771       764       735       711       794       645       757       789       720

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343014 n_nop=326864 n_act=1521 n_pre=1505 n_req=6892 n_rd=11670 n_write=1454 bw_util=0.07652
n_activity=94202 dram_eff=0.2786
bk0: 682a 337594i bk1: 700a 336774i bk2: 710a 336906i bk3: 732a 336534i bk4: 746a 336966i bk5: 708a 337030i bk6: 816a 337001i bk7: 796a 336077i bk8: 812a 337164i bk9: 812a 336920i bk10: 676a 338435i bk11: 672a 338275i bk12: 656a 337189i bk13: 684a 336800i bk14: 730a 335374i bk15: 738a 335439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.222813
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343014 n_nop=326635 n_act=1561 n_pre=1545 n_req=6963 n_rd=11834 n_write=1439 bw_util=0.07739
n_activity=93838 dram_eff=0.2829
bk0: 694a 338062i bk1: 700a 338201i bk2: 702a 337540i bk3: 714a 337394i bk4: 740a 336324i bk5: 740a 335988i bk6: 798a 337024i bk7: 826a 336493i bk8: 832a 337143i bk9: 820a 337045i bk10: 698a 338246i bk11: 676a 338358i bk12: 688a 337824i bk13: 676a 337582i bk14: 768a 335426i bk15: 762a 335215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159816
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343014 n_nop=326601 n_act=1557 n_pre=1541 n_req=7008 n_rd=11872 n_write=1443 bw_util=0.07764
n_activity=96135 dram_eff=0.277
bk0: 694a 337849i bk1: 686a 337912i bk2: 726a 337400i bk3: 708a 336835i bk4: 750a 336250i bk5: 758a 336886i bk6: 824a 337422i bk7: 824a 336664i bk8: 826a 336612i bk9: 842a 336270i bk10: 690a 337929i bk11: 694a 337799i bk12: 684a 336879i bk13: 666a 336721i bk14: 768a 335138i bk15: 732a 335463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.21677
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343014 n_nop=326770 n_act=1545 n_pre=1529 n_req=6926 n_rd=11714 n_write=1456 bw_util=0.07679
n_activity=94976 dram_eff=0.2773
bk0: 678a 337101i bk1: 682a 337509i bk2: 688a 337728i bk3: 710a 337441i bk4: 688a 337567i bk5: 730a 336862i bk6: 812a 337353i bk7: 788a 337171i bk8: 828a 336942i bk9: 842a 337049i bk10: 716a 338084i bk11: 716a 338095i bk12: 664a 337436i bk13: 674a 337095i bk14: 748a 335382i bk15: 750a 335647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.176693
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343014 n_nop=327177 n_act=1403 n_pre=1387 n_req=6856 n_rd=11632 n_write=1415 bw_util=0.07607
n_activity=96029 dram_eff=0.2717
bk0: 688a 338836i bk1: 698a 338425i bk2: 680a 337922i bk3: 676a 337790i bk4: 724a 336926i bk5: 736a 337082i bk6: 800a 337242i bk7: 758a 337443i bk8: 838a 337680i bk9: 846a 336819i bk10: 728a 338142i bk11: 696a 338890i bk12: 640a 337114i bk13: 654a 336692i bk14: 746a 334919i bk15: 724a 335084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.218767
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343014 n_nop=326754 n_act=1569 n_pre=1553 n_req=6895 n_rd=11718 n_write=1420 bw_util=0.0766
n_activity=94948 dram_eff=0.2767
bk0: 714a 337428i bk1: 696a 337372i bk2: 700a 337555i bk3: 686a 337213i bk4: 732a 336476i bk5: 736a 336665i bk6: 782a 337126i bk7: 788a 336688i bk8: 852a 336585i bk9: 818a 336601i bk10: 718a 338379i bk11: 692a 338570i bk12: 676a 337255i bk13: 670a 336806i bk14: 726a 336089i bk15: 732a 335653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.200394

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35135, Miss = 2914, Miss_rate = 0.083, Pending_hits = 53, Reservation_fails = 623
L2_cache_bank[1]: Access = 35558, Miss = 2921, Miss_rate = 0.082, Pending_hits = 43, Reservation_fails = 548
L2_cache_bank[2]: Access = 34747, Miss = 2960, Miss_rate = 0.085, Pending_hits = 55, Reservation_fails = 116
L2_cache_bank[3]: Access = 36273, Miss = 2957, Miss_rate = 0.082, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[4]: Access = 35343, Miss = 2981, Miss_rate = 0.084, Pending_hits = 50, Reservation_fails = 113
L2_cache_bank[5]: Access = 34778, Miss = 2955, Miss_rate = 0.085, Pending_hits = 62, Reservation_fails = 886
L2_cache_bank[6]: Access = 35150, Miss = 2911, Miss_rate = 0.083, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 35027, Miss = 2946, Miss_rate = 0.084, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[8]: Access = 74471, Miss = 2922, Miss_rate = 0.039, Pending_hits = 43, Reservation_fails = 456
L2_cache_bank[9]: Access = 35254, Miss = 2894, Miss_rate = 0.082, Pending_hits = 51, Reservation_fails = 1030
L2_cache_bank[10]: Access = 35396, Miss = 2950, Miss_rate = 0.083, Pending_hits = 55, Reservation_fails = 116
L2_cache_bank[11]: Access = 34972, Miss = 2909, Miss_rate = 0.083, Pending_hits = 54, Reservation_fails = 1
L2_total_cache_accesses = 462104
L2_total_cache_misses = 35220
L2_total_cache_miss_rate = 0.0762
L2_total_cache_pending_hits = 624
L2_total_cache_reservation_fails = 3889
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3475
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.157
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=661570
icnt_total_pkts_simt_to_mem=874978
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.5626
	minimum = 6
	maximum = 509
Network latency average = 23.085
	minimum = 6
	maximum = 434
Slowest packet = 564507
Flit latency average = 23.738
	minimum = 6
	maximum = 434
Slowest flit = 1443313
Fragmentation average = 0.00562523
	minimum = 0
	maximum = 167
Injected packet rate average = 0.142226
	minimum = 0.123357 (at node 10)
	maximum = 0.304973 (at node 23)
Accepted packet rate average = 0.142226
	minimum = 0.123357 (at node 10)
	maximum = 0.304973 (at node 23)
Injected flit rate average = 0.237123
	minimum = 0.214144 (at node 20)
	maximum = 0.374778 (at node 23)
Accepted flit rate average= 0.237123
	minimum = 0.174461 (at node 10)
	maximum = 0.592662 (at node 23)
Injected packet length average = 1.66723
Accepted packet length average = 1.66723
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4591 (6 samples)
	minimum = 6 (6 samples)
	maximum = 250.333 (6 samples)
Network latency average = 17.0349 (6 samples)
	minimum = 6 (6 samples)
	maximum = 206.333 (6 samples)
Flit latency average = 16.0277 (6 samples)
	minimum = 6 (6 samples)
	maximum = 204.333 (6 samples)
Fragmentation average = 0.00257473 (6 samples)
	minimum = 0 (6 samples)
	maximum = 85.1667 (6 samples)
Injected packet rate average = 0.0677098 (6 samples)
	minimum = 0.0539608 (6 samples)
	maximum = 0.162978 (6 samples)
Accepted packet rate average = 0.0677098 (6 samples)
	minimum = 0.0539608 (6 samples)
	maximum = 0.162978 (6 samples)
Injected flit rate average = 0.120121 (6 samples)
	minimum = 0.0901347 (6 samples)
	maximum = 0.221247 (6 samples)
Accepted flit rate average = 0.120121 (6 samples)
	minimum = 0.0825024 (6 samples)
	maximum = 0.319182 (6 samples)
Injected packet size average = 1.77406 (6 samples)
Accepted packet size average = 1.77406 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 32 sec (212 sec)
gpgpu_simulation_rate = 64503 (inst/sec)
gpgpu_simulation_rate = 1225 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,259862)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,259862)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,259862)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,259862)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,259862)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,259862)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,259862)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(44,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(47,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(85,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 260362  inst.: 13978647 (ipc=607.7) sim_rate=65320 (inst/sec) elapsed = 0:0:03:34 / Wed Apr 17 12:28:19 2019
GPGPU-Sim uArch: cycles simulated: 260862  inst.: 13992994 (ipc=318.2) sim_rate=65083 (inst/sec) elapsed = 0:0:03:35 / Wed Apr 17 12:28:20 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(5,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 262362  inst.: 14028986 (ipc=141.7) sim_rate=64949 (inst/sec) elapsed = 0:0:03:36 / Wed Apr 17 12:28:21 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3732,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3733,259862)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(41,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3868,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3869,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3885,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3886,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3939,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3940,259862)
GPGPU-Sim uArch: cycles simulated: 263862  inst.: 14125596 (ipc=112.7) sim_rate=65094 (inst/sec) elapsed = 0:0:03:37 / Wed Apr 17 12:28:22 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4078,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4079,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4118,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4119,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4152,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4153,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4185,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4186,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4229,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4230,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4269,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4270,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4303,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4304,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4403,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4404,259862)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4406,259862), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4407,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4551,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4552,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4573,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4574,259862)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(101,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4625,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4626,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4652,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4653,259862)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4674,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4675,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4737,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4738,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4745,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4746,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4749,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4750,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4757,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4758,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4849,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4850,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4860,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4861,259862)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4878,259862), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4879,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4908,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4909,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4921,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4922,259862)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4977,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4978,259862)
GPGPU-Sim uArch: cycles simulated: 264862  inst.: 14257408 (ipc=116.5) sim_rate=65400 (inst/sec) elapsed = 0:0:03:38 / Wed Apr 17 12:28:23 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5090,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5091,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5175,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5176,259862)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(89,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5330,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5331,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5342,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5343,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5444,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5445,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5461,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5462,259862)
GPGPU-Sim uArch: cycles simulated: 265362  inst.: 14325348 (ipc=118.3) sim_rate=65412 (inst/sec) elapsed = 0:0:03:39 / Wed Apr 17 12:28:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5560,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5561,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5596,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5597,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5614,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5615,259862)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5617,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5618,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5687,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5688,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5735,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5736,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5815,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5816,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5875,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5875,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5876,259862)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5876,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5916,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5917,259862)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(131,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5939,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5940,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5963,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5964,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5977,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5978,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6002,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6003,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6016,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6017,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6054,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6055,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6090,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6091,259862)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6121,259862), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6122,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6127,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6128,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6213,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6214,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6244,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6245,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6247,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6248,259862)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6340,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6341,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6364,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6365,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6405,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6406,259862)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6411,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6412,259862)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(138,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 266362  inst.: 14486505 (ipc=124.9) sim_rate=65847 (inst/sec) elapsed = 0:0:03:40 / Wed Apr 17 12:28:25 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6556,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6557,259862)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6587,259862), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6588,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6620,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6621,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6656,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6657,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6663,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6664,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6697,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6698,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6721,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6722,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6729,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6730,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6735,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6736,259862)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6769,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6770,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6846,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6847,259862)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6855,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6856,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6867,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6868,259862)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6875,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6876,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6876,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6877,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6881,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6882,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6887,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6888,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6899,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6900,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6919,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6920,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6951,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6952,259862)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(150,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7031,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7032,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7037,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7038,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7043,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7044,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7050,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7051,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7090,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7091,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7124,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7125,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7146,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7147,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7163,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7164,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7170,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7171,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7172,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7173,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7194,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7195,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7232,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7233,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7251,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7252,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7255,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7256,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7321,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7322,259862)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7334,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7335,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7415,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7416,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7417,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7418,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7435,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7436,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7452,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7453,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7480,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7481,259862)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7488,259862), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7489,259862)
GPGPU-Sim uArch: cycles simulated: 267362  inst.: 14661236 (ipc=131.5) sim_rate=66340 (inst/sec) elapsed = 0:0:03:41 / Wed Apr 17 12:28:26 2019
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(185,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7533,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7533,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7534,259862)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7534,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7538,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7539,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7629,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7630,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7652,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7653,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7705,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7706,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7718,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7719,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7728,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7729,259862)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7747,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7748,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7779,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7780,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7796,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7797,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7801,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7802,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7802,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7803,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7805,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7806,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7865,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7866,259862)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7904,259862), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7905,259862)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7917,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7918,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7928,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7929,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7958,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7959,259862)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7974,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7975,259862)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8030,259862), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8031,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8065,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8066,259862)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(181,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8076,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8077,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8077,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8078,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8084,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8085,259862)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8085,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8086,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8086,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8087,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8113,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8114,259862)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8116,259862), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8117,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8147,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8148,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8151,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8152,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8182,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8183,259862)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8206,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8207,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8215,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8216,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8219,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8220,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8248,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8249,259862)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8275,259862), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8276,259862)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8354,259862), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8355,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8367,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8368,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8396,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(8397,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8439,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8440,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8491,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8492,259862)
GPGPU-Sim uArch: cycles simulated: 268362  inst.: 14846732 (ipc=137.9) sim_rate=66877 (inst/sec) elapsed = 0:0:03:42 / Wed Apr 17 12:28:27 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8503,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(8504,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8514,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(8515,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8553,259862), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8554,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8562,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8563,259862)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(232,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8590,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(8591,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8622,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8623,259862)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8627,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8627,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8628,259862)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8628,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8631,259862), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(8632,259862)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8639,259862), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8640,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8649,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8650,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8695,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8696,259862)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8721,259862), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8722,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8732,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8733,259862)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8780,259862), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8781,259862)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8796,259862), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8797,259862)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8798,259862), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8799,259862)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8848,259862), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8849,259862)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8849,259862), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8850,259862)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8859,259862), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(8860,259862)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8873,259862), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8874,259862)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8887,259862), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(8888,259862)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8903,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8907,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8909,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8915,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8931,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8967,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8993,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9019,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9026,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9062,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9080,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9083,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9091,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9119,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9143,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9169,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9175,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9188,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9207,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9237,259862), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(253,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9246,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9268,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9276,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9296,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9304,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9326,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9335,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9345,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9353,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9374,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9403,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9411,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9414,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9415,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9424,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9429,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9437,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9438,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9453,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9470,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9471,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9478,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9488,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9505,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9516,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9523,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9526,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9554,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9556,259862), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9557,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9594,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9597,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9600,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9615,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9625,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9656,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9679,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9721,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9730,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9767,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9774,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9779,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9799,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9829,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9840,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9863,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9871,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9908,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9912,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9918,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9928,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9940,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9955,259862), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9984,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 269862  inst.: 14964025 (ipc=128.9) sim_rate=67103 (inst/sec) elapsed = 0:0:03:43 / Wed Apr 17 12:28:28 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10015,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10066,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10143,259862), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10149,259862), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10161,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10201,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10214,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10222,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10268,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10299,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10463,259862), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10499,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10523,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10536,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10664,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10713,259862), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 10714
gpu_sim_insn = 1290818
gpu_ipc =     120.4796
gpu_tot_sim_cycle = 270576
gpu_tot_sim_insn = 14965638
gpu_tot_ipc =      55.3103
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 42882
gpu_stall_icnt2sh    = 166219
gpu_total_sim_rate=67110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 879996
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82219, Miss = 31293, Miss_rate = 0.381, Pending_hits = 601, Reservation_fails = 139936
	L1D_cache_core[1]: Access = 82919, Miss = 31222, Miss_rate = 0.377, Pending_hits = 597, Reservation_fails = 140733
	L1D_cache_core[2]: Access = 82724, Miss = 31676, Miss_rate = 0.383, Pending_hits = 601, Reservation_fails = 141591
	L1D_cache_core[3]: Access = 79843, Miss = 30204, Miss_rate = 0.378, Pending_hits = 622, Reservation_fails = 139324
	L1D_cache_core[4]: Access = 82966, Miss = 31214, Miss_rate = 0.376, Pending_hits = 665, Reservation_fails = 141606
	L1D_cache_core[5]: Access = 79207, Miss = 29932, Miss_rate = 0.378, Pending_hits = 659, Reservation_fails = 136903
	L1D_cache_core[6]: Access = 80977, Miss = 30690, Miss_rate = 0.379, Pending_hits = 613, Reservation_fails = 141008
	L1D_cache_core[7]: Access = 79183, Miss = 29836, Miss_rate = 0.377, Pending_hits = 577, Reservation_fails = 137415
	L1D_cache_core[8]: Access = 80615, Miss = 30510, Miss_rate = 0.378, Pending_hits = 621, Reservation_fails = 137312
	L1D_cache_core[9]: Access = 84074, Miss = 32070, Miss_rate = 0.381, Pending_hits = 638, Reservation_fails = 142027
	L1D_cache_core[10]: Access = 81661, Miss = 31349, Miss_rate = 0.384, Pending_hits = 594, Reservation_fails = 143130
	L1D_cache_core[11]: Access = 82833, Miss = 31319, Miss_rate = 0.378, Pending_hits = 657, Reservation_fails = 139246
	L1D_cache_core[12]: Access = 81423, Miss = 30804, Miss_rate = 0.378, Pending_hits = 615, Reservation_fails = 140436
	L1D_cache_core[13]: Access = 82314, Miss = 31216, Miss_rate = 0.379, Pending_hits = 609, Reservation_fails = 140290
	L1D_cache_core[14]: Access = 80524, Miss = 30439, Miss_rate = 0.378, Pending_hits = 597, Reservation_fails = 135017
	L1D_total_cache_accesses = 1223482
	L1D_total_cache_misses = 463774
	L1D_total_cache_miss_rate = 0.3791
	L1D_total_cache_pending_hits = 9266
	L1D_total_cache_reservation_fails = 2095974
	L1D_cache_data_port_util = 0.195
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 125034
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 741483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 383652
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 124554
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1712322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 879004
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2378, 2374, 2520, 2712, 2293, 2242, 2222, 2145, 2477, 2314, 2281, 2452, 2444, 2491, 2384, 1967, 2295, 2721, 2630, 2619, 2099, 2506, 2649, 1949, 2372, 2031, 2466, 2133, 2183, 2501, 2419, 2306, 2027, 1804, 2438, 2135, 2580, 2858, 2370, 1844, 1916, 2024, 2333, 1933, 2254, 2064, 1600, 1950, 
gpgpu_n_tot_thrd_icount = 51599520
gpgpu_n_tot_w_icount = 1612485
gpgpu_n_stall_shd_mem = 2937433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57348
gpgpu_n_mem_write_global = 415582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966622
gpgpu_n_store_insn = 684122
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1487287
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2934022
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4834391	W0_Idle:492408	W0_Scoreboard:758720	W1:402518	W2:186315	W3:117772	W4:88286	W5:67512	W6:58321	W7:50371	W8:46016	W9:42187	W10:36905	W11:33496	W12:30391	W13:27404	W14:24045	W15:21034	W16:16547	W17:15081	W18:14787	W19:13745	W20:12701	W21:11994	W22:11649	W23:12575	W24:12289	W25:12181	W26:11399	W27:9346	W28:6295	W29:2894	W30:1069	W31:279	W32:215081
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 458784 {8:57348,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16643888 {40:415316,72:77,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7799328 {136:57348,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3324656 {8:415582,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 544 
maxdqlatency = 0 
maxmflatency = 1238 
averagemflatency = 269 
max_icnt2mem_latency = 660 
max_icnt2sh_latency = 269348 
mrq_lat_table:32782 	3391 	1500 	2844 	5298 	2262 	1311 	802 	183 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	267123 	197300 	8488 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17747 	5449 	29607 	280106 	123602 	16421 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20762 	23816 	11896 	886 	3 	0 	0 	2 	9 	35 	924 	10547 	34302 	131748 	235585 	2430 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	274 	266 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        29        32        28        26        32        32        32        28        31        33        47        36        35        39 
dram[1]:        32        32        30        32        31        30        32        32        32        32        32        28        34        35        24        40 
dram[2]:        32        32        32        32        24        28        32        32        28        30        20        22        35        46        30        23 
dram[3]:        32        31        30        30        33        28        32        30        26        29        24        30        39        44        22        27 
dram[4]:        32        32        32        32        29        28        32        32        32        32        22        32        40        44        25        25 
dram[5]:        35        31        30        28        32        32        32        30        30        26        32        32        43        42        28        37 
maximum service time to same row:
dram[0]:     21800     25448     34529     36445     22096     24947     27304     24779     23342     23225     36629     25404     19748     20819     35442     20666 
dram[1]:     29997     25042     34362     33635     33338     34312     27870     36372     25939     58411     53994     38094     20273     26690     31026     25091 
dram[2]:     28157     30250     31919     33546     28397     34309     38897     26324     27075     21619     25857     23866     21607     23357     20390     22406 
dram[3]:     16301     23367     31914     33393     33288     25743     34028     38002     28225     28064     36684     31083     27282     26785     23241     20890 
dram[4]:     31870     29792     33636     33008     26992     24308     24222     38459     29461     19481     28853     31984     24841     26855     19135     24698 
dram[5]:     29249     27025     32508     44908     28270     41640     40885     46460     26277     24126     35203     35712     21894     25147     24978     25209 
average row accesses per activate:
dram[0]:  4.155172  3.581560  3.700000  3.382550  4.607143  4.269565  4.824562  4.365079  4.535433  4.647059  4.100000  3.991150  4.433333  4.274194  4.687500  4.934959 
dram[1]:  5.000000  5.602273  4.440367  4.191304  3.520548  3.513889  4.785714  4.937500  3.895105  3.867133  3.943089  3.841667  4.015625  4.030534  3.730994  4.081081 
dram[2]:  4.767677  4.185841  4.438597  4.428571  3.914729  4.916667  5.620000  5.242990  3.875862  4.298508  3.550388  3.637795  3.893130  4.333333  4.187097  3.921569 
dram[3]:  3.967742  4.363636  4.300000  4.307017  5.263736  4.305085  5.152381  4.687500  4.000000  4.315384  3.601504  3.560606  4.190083  4.164062  3.686047  3.767442 
dram[4]:  5.915663  4.957895  4.385321  3.720000  4.648148  4.962617  4.698276  4.887850  5.035088  5.708738  3.840000  4.358490  4.047244  4.596491  3.716049  4.039474 
dram[5]:  3.830769  3.573529  3.904000  3.710938  3.991935  4.410714  4.953271  4.068702  4.027586  3.643312  4.025000  4.275229  3.909775  4.256000  4.807693  4.694656 
average row locality = 50376/11885 = 4.238620
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       392       410       395       411       432       405       477       479       485       470       415       413       434       439       452       446 
dram[1]:       411       412       395       398       427       431       462       481       486       475       441       419       435       443       469       456 
dram[2]:       396       389       416       397       415       448       478       485       476       491       422       427       434       425       476       449 
dram[3]:       406       392       395       404       398       425       468       459       469       479       441       434       419       427       462       463 
dram[4]:       412       396       388       389       416       439       466       453       487       484       437       425       422       425       458       451 
dram[5]:       410       401       405       402       412       419       460       460       502       486       439       430       430       434       443       453 
total reads: 41895
bank skew: 502/388 = 1.29
chip skew: 7041/6941 = 1.01
number of total write accesses:
dram[0]:        90        95        86        93        84        86        73        71        91        83        36        38        98        91       148       161 
dram[1]:        89        81        89        84        87        75        74        72        71        78        44        42        79        85       169       148 
dram[2]:        76        84        90        99        90        83        84        76        86        85        36        35        76       108       173       151 
dram[3]:        86        88        78        87        81        83        73        66        83        82        38        36        88       106       172       185 
dram[4]:        79        75        90        76        86        92        79        70        87       104        43        37        92        99       144       163 
dram[5]:        88        85        83        73        83        75        70        73        82        86        44        36        90        98       182       162 
total reads: 8481
bank skew: 185/35 = 5.29
chip skew: 1432/1367 = 1.05
average mf latency per bank:
dram[0]:       1639      1575      1948      1929      1876      1878      1745      1724      1498      1548      5083      5321      4286      4292       759       747
dram[1]:       1555      1658      1959      2031      1855      1882      1748      1783      1579      1615      4633      5263      4272      4393       710       774
dram[2]:       1716      1640      1874      1864      1915      1815      1720      1680      1601      1537      5062      5244      4419      4003       712       777
dram[3]:       1613      1590      1999      1929      1932      1883      1736      1821      1561      1576      4768      5075      4412      3872       709       681
dram[4]:       1844      1721      2096      2051      2078      1858      2003      1825      1733      1453     29907      5310      5037      4063       931       757
dram[5]:       1565      1614      1895      1999      1868      1880      1719      1735      1489      1504      4888      5213      4363      3934       711       728
maximum mf latency per bank:
dram[0]:        654       731       729       848       736       771       746       718       821       820       880       853       997      1044       897      1238
dram[1]:        668       911       774       749       712       841       680       860       846       986       654       895       735       933       669       918
dram[2]:        690       760       730       816       744       821       718       766      1084       706       915       834       882      1199       908       870
dram[3]:        668       684       732       648       720       666       730       716       843       750       783       758       699       702       791       636
dram[4]:        949       843       884       924       838       953      1029       881      1014       945      1082       870      1089      1131      1233       948
dram[5]:        775       620       683       655       733       708       712       771       764       820       711       943       703       757       789       854

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357156 n_nop=337269 n_act=1967 n_pre=1951 n_req=8379 n_rd=13910 n_write=2059 bw_util=0.08942
n_activity=105151 dram_eff=0.3037
bk0: 784a 350132i bk1: 820a 348836i bk2: 790a 349179i bk3: 822a 348016i bk4: 864a 349167i bk5: 810a 349498i bk6: 954a 348785i bk7: 958a 347580i bk8: 970a 348085i bk9: 940a 348463i bk10: 830a 350258i bk11: 826a 348920i bk12: 868a 346311i bk13: 878a 346203i bk14: 904a 345222i bk15: 892a 345862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.388598
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357156 n_nop=337047 n_act=2033 n_pre=2017 n_req=8408 n_rd=14082 n_write=1977 bw_util=0.08993
n_activity=104952 dram_eff=0.306
bk0: 822a 350339i bk1: 824a 350876i bk2: 790a 349750i bk3: 796a 349775i bk4: 854a 348818i bk5: 862a 348207i bk6: 924a 349085i bk7: 962a 348376i bk8: 972a 348409i bk9: 950a 348532i bk10: 882a 349320i bk11: 838a 349509i bk12: 870a 347920i bk13: 886a 347344i bk14: 938a 345498i bk15: 912a 345935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.294572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357156 n_nop=337112 n_act=1979 n_pre=1963 n_req=8456 n_rd=14048 n_write=2054 bw_util=0.09017
n_activity=107566 dram_eff=0.2994
bk0: 792a 350006i bk1: 778a 350078i bk2: 832a 349503i bk3: 794a 349077i bk4: 830a 349472i bk5: 896a 348933i bk6: 956a 348975i bk7: 970a 348359i bk8: 952a 348277i bk9: 982a 348204i bk10: 844a 349363i bk11: 854a 349360i bk12: 868a 348025i bk13: 850a 346581i bk14: 952a 345078i bk15: 898a 345986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.369326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357156 n_nop=337228 n_act=2010 n_pre=1994 n_req=8373 n_rd=13882 n_write=2042 bw_util=0.08917
n_activity=106329 dram_eff=0.2995
bk0: 812a 349632i bk1: 784a 350007i bk2: 790a 349573i bk3: 808a 349583i bk4: 796a 350098i bk5: 850a 349387i bk6: 936a 348929i bk7: 918a 348986i bk8: 938a 348648i bk9: 958a 348810i bk10: 882a 349536i bk11: 868a 349514i bk12: 838a 348565i bk13: 854a 347745i bk14: 924a 345483i bk15: 926a 346093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.31458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357156 n_nop=337516 n_act=1853 n_pre=1837 n_req=8364 n_rd=13896 n_write=2054 bw_util=0.08932
n_activity=107156 dram_eff=0.2977
bk0: 824a 350687i bk1: 792a 350703i bk2: 776a 349621i bk3: 778a 349814i bk4: 832a 349772i bk5: 878a 349245i bk6: 932a 348881i bk7: 906a 348582i bk8: 974a 349060i bk9: 968a 348287i bk10: 874a 349531i bk11: 850a 350032i bk12: 844a 347025i bk13: 850a 346358i bk14: 916a 345386i bk15: 902a 345417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.389401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357156 n_nop=337083 n_act=2043 n_pre=2027 n_req=8396 n_rd=13972 n_write=2031 bw_util=0.08961
n_activity=106089 dram_eff=0.3017
bk0: 820a 349330i bk1: 802a 349157i bk2: 810a 349030i bk3: 804a 348738i bk4: 824a 349302i bk5: 838a 349196i bk6: 920a 349337i bk7: 920a 347603i bk8: 1004a 347923i bk9: 972a 347528i bk10: 878a 349471i bk11: 860a 349118i bk12: 860a 347597i bk13: 868a 347169i bk14: 886a 346221i bk15: 906a 345908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.361111

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36032, Miss = 3482, Miss_rate = 0.097, Pending_hits = 84, Reservation_fails = 773
L2_cache_bank[1]: Access = 36453, Miss = 3473, Miss_rate = 0.095, Pending_hits = 78, Reservation_fails = 1026
L2_cache_bank[2]: Access = 35650, Miss = 3526, Miss_rate = 0.099, Pending_hits = 86, Reservation_fails = 195
L2_cache_bank[3]: Access = 37173, Miss = 3515, Miss_rate = 0.095, Pending_hits = 68, Reservation_fails = 247
L2_cache_bank[4]: Access = 36202, Miss = 3513, Miss_rate = 0.097, Pending_hits = 77, Reservation_fails = 319
L2_cache_bank[5]: Access = 35672, Miss = 3511, Miss_rate = 0.098, Pending_hits = 101, Reservation_fails = 1555
L2_cache_bank[6]: Access = 36035, Miss = 3458, Miss_rate = 0.096, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[7]: Access = 35914, Miss = 3483, Miss_rate = 0.097, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[8]: Access = 75568, Miss = 3486, Miss_rate = 0.046, Pending_hits = 64, Reservation_fails = 1170
L2_cache_bank[9]: Access = 36170, Miss = 3462, Miss_rate = 0.096, Pending_hits = 93, Reservation_fails = 2142
L2_cache_bank[10]: Access = 36263, Miss = 3501, Miss_rate = 0.097, Pending_hits = 95, Reservation_fails = 228
L2_cache_bank[11]: Access = 35873, Miss = 3485, Miss_rate = 0.097, Pending_hits = 86, Reservation_fails = 77
L2_total_cache_accesses = 473005
L2_total_cache_misses = 41895
L2_total_cache_miss_rate = 0.0886
L2_total_cache_pending_hits = 1024
L2_total_cache_reservation_fails = 7732
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7170
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.155
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=702667
icnt_total_pkts_simt_to_mem=889231
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.7106
	minimum = 6
	maximum = 458
Network latency average = 20.021
	minimum = 6
	maximum = 437
Slowest packet = 931023
Flit latency average = 15.5651
	minimum = 6
	maximum = 437
Slowest flit = 1553104
Fragmentation average = 0.0322447
	minimum = 0
	maximum = 305
Injected packet rate average = 0.0753669
	minimum = 0.0635617 (at node 13)
	maximum = 0.102389 (at node 23)
Accepted packet rate average = 0.0753669
	minimum = 0.0635617 (at node 13)
	maximum = 0.102389 (at node 23)
Injected flit rate average = 0.191338
	minimum = 0.0816688 (at node 13)
	maximum = 0.340209 (at node 23)
Accepted flit rate average= 0.191338
	minimum = 0.103416 (at node 19)
	maximum = 0.278234 (at node 11)
Injected packet length average = 2.53876
Accepted packet length average = 2.53876
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6379 (7 samples)
	minimum = 6 (7 samples)
	maximum = 280 (7 samples)
Network latency average = 17.4615 (7 samples)
	minimum = 6 (7 samples)
	maximum = 239.286 (7 samples)
Flit latency average = 15.9616 (7 samples)
	minimum = 6 (7 samples)
	maximum = 237.571 (7 samples)
Fragmentation average = 0.0068133 (7 samples)
	minimum = 0 (7 samples)
	maximum = 116.571 (7 samples)
Injected packet rate average = 0.0688037 (7 samples)
	minimum = 0.0553323 (7 samples)
	maximum = 0.154323 (7 samples)
Accepted packet rate average = 0.0688037 (7 samples)
	minimum = 0.0553323 (7 samples)
	maximum = 0.154323 (7 samples)
Injected flit rate average = 0.130295 (7 samples)
	minimum = 0.0889253 (7 samples)
	maximum = 0.238242 (7 samples)
Accepted flit rate average = 0.130295 (7 samples)
	minimum = 0.0854901 (7 samples)
	maximum = 0.313332 (7 samples)
Injected packet size average = 1.89372 (7 samples)
Accepted packet size average = 1.89372 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 43 sec (223 sec)
gpgpu_simulation_rate = 67110 (inst/sec)
gpgpu_simulation_rate = 1213 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,270576)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,270576)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,270576)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,270576)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,270576)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,270576)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,270576)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(36,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(55,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (367,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(368,270576)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(37,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (390,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(391,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (398,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(399,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (402,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(403,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (408,270576), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(409,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (411,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(412,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (412,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (412,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(413,270576)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(413,270576)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (423,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(424,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (482,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(483,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (487,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(488,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (488,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(489,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (489,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(490,270576)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (493,270576), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(494,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (494,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(495,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (496,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(497,270576)
GPGPU-Sim uArch: cycles simulated: 271076  inst.: 15273789 (ipc=616.3) sim_rate=68186 (inst/sec) elapsed = 0:0:03:44 / Wed Apr 17 12:28:29 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (501,270576), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(502,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (507,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(508,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (510,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(511,270576)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (511,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (511,270576), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(512,270576)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(512,270576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (520,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(521,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (524,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(525,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (533,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(534,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (534,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (534,270576), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(535,270576)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(535,270576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (543,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (543,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(544,270576)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(544,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (548,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(549,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (553,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(554,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (554,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(555,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (556,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(557,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (560,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(561,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (562,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (562,270576), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(563,270576)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(564,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (565,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(566,270576)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(103,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (568,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(569,270576)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (571,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (571,270576), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(572,270576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (572,270576), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(573,270576)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(573,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (574,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(575,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (575,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(576,270576)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (576,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(577,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(586,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (587,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(588,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (596,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(597,270576)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (607,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (607,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (607,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(608,270576)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(608,270576)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(609,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (623,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(624,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (647,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(648,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (664,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(665,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (669,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (669,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(670,270576)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(670,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (683,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(684,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (709,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(710,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (710,270576), 5 CTAs running
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(133,0,0) tid=(123,0,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(711,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (730,270576), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(731,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (764,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(765,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (789,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(790,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,270576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (796,270576), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(797,270576)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (801,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(802,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (802,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(803,270576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (810,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(811,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (817,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(818,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (840,270576), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(841,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (841,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (841,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(842,270576)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(842,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (844,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(845,270576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (851,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(852,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (857,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(858,270576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (858,270576), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(859,270576)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (861,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(862,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (864,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(865,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (875,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(876,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (877,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(878,270576)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (888,270576), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(889,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (889,270576), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(890,270576)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(158,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (897,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(898,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (907,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(908,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (908,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(909,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (909,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(910,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (922,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(923,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (927,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(928,270576)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (930,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(931,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (931,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(932,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (933,270576), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(934,270576)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (939,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(940,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (942,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(943,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (949,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(950,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (954,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(955,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (956,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(957,270576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (958,270576), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(959,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (963,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(964,270576)
GPGPU-Sim uArch: cycles simulated: 271576  inst.: 15565841 (ipc=600.2) sim_rate=69181 (inst/sec) elapsed = 0:0:03:45 / Wed Apr 17 12:28:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1013,270576), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1014,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1017,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1018,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1025,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1026,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1036,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1036,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1037,270576)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1037,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1041,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1045,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1046,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1052,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1053,270576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1059,270576), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1060,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1061,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1061,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1062,270576)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1062,270576)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1064,270576), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1065,270576)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(190,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1072,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1073,270576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1075,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1076,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1084,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1085,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1090,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1091,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1116,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1117,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1119,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1120,270576)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1127,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1128,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1129,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1130,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1140,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1141,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1142,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1142,270576), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1143,270576)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1143,270576)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1146,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1147,270576)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1151,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1151,270576), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1152,270576)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1152,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1158,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1159,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1163,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1164,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1166,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1166,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1167,270576)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1167,270576)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1169,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1169,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1170,270576)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1170,270576)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1174,270576), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1175,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1177,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1178,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1186,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1187,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1190,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1191,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1191,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1192,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1196,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1197,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1206,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1207,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1222,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1223,270576)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1230,270576), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1231,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1231,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1231,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1232,270576)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1232,270576)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(197,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1236,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1237,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1237,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1238,270576)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1242,270576), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1243,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1244,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1245,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1255,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1256,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1277,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1278,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1279,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1280,270576)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1280,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1281,270576)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1291,270576), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1292,270576)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1293,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1293,270576), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1294,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1294,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1295,270576)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1318,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1318,270576), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1319,270576)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1320,270576)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1321,270576), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1322,270576)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1329,270576), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1330,270576)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1333,270576), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1334,270576)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1338,270576), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1339,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1346,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1347,270576)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1347,270576), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1348,270576)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1348,270576), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1349,270576)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1350,270576), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1351,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1354,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1355,270576)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1375,270576), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1376,270576)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1378,270576), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1379,270576)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(246,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1398,270576), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1399,270576)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1399,270576), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1400,270576)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1400,270576), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1401,270576)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1402,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1405,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1411,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1418,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1420,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1424,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1434,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1442,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1444,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1447,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1451,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1453,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1458,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1462,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1462,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1473,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1473,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1476,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1480,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1483,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1483,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1492,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1495,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1495,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1497,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1497,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1499,270576), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 272076  inst.: 15851578 (ipc=590.6) sim_rate=70139 (inst/sec) elapsed = 0:0:03:46 / Wed Apr 17 12:28:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1502,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1505,270576), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1509,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1510,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1513,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1516,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1518,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1523,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1524,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1524,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1528,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1529,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1530,270576), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1530,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1535,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1536,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1541,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1546,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1549,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1552,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1559,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1559,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1566,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1567,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1567,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1591,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1595,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1598,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1603,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1610,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1611,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1613,270576), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1615,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1616,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1616,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1623,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1626,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1628,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1631,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1637,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1641,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1647,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1648,270576), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1649,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1651,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1652,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1656,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1662,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1662,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1672,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1680,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1704,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1708,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1729,270576), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1763,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1797,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1815,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1818,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1850,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(87,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1920,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2008,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2018,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2084,270576), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2085
gpu_sim_insn = 922779
gpu_ipc =     442.5799
gpu_tot_sim_cycle = 272661
gpu_tot_sim_insn = 15888417
gpu_tot_ipc =      58.2717
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 42882
gpu_stall_icnt2sh    = 166416
gpu_total_sim_rate=70302

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 901242
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82425, Miss = 31342, Miss_rate = 0.380, Pending_hits = 703, Reservation_fails = 139936
	L1D_cache_core[1]: Access = 83091, Miss = 31263, Miss_rate = 0.376, Pending_hits = 699, Reservation_fails = 140733
	L1D_cache_core[2]: Access = 82934, Miss = 31725, Miss_rate = 0.383, Pending_hits = 703, Reservation_fails = 141591
	L1D_cache_core[3]: Access = 80069, Miss = 30257, Miss_rate = 0.378, Pending_hits = 718, Reservation_fails = 139324
	L1D_cache_core[4]: Access = 83194, Miss = 31266, Miss_rate = 0.376, Pending_hits = 743, Reservation_fails = 141606
	L1D_cache_core[5]: Access = 79427, Miss = 29983, Miss_rate = 0.377, Pending_hits = 752, Reservation_fails = 136903
	L1D_cache_core[6]: Access = 81181, Miss = 30735, Miss_rate = 0.379, Pending_hits = 706, Reservation_fails = 141008
	L1D_cache_core[7]: Access = 79373, Miss = 29878, Miss_rate = 0.376, Pending_hits = 685, Reservation_fails = 137415
	L1D_cache_core[8]: Access = 80836, Miss = 30561, Miss_rate = 0.378, Pending_hits = 735, Reservation_fails = 137312
	L1D_cache_core[9]: Access = 84276, Miss = 32119, Miss_rate = 0.381, Pending_hits = 740, Reservation_fails = 142027
	L1D_cache_core[10]: Access = 81823, Miss = 31390, Miss_rate = 0.384, Pending_hits = 708, Reservation_fails = 143130
	L1D_cache_core[11]: Access = 83001, Miss = 31361, Miss_rate = 0.378, Pending_hits = 783, Reservation_fails = 139246
	L1D_cache_core[12]: Access = 81627, Miss = 30851, Miss_rate = 0.378, Pending_hits = 726, Reservation_fails = 140436
	L1D_cache_core[13]: Access = 82554, Miss = 31275, Miss_rate = 0.379, Pending_hits = 711, Reservation_fails = 140290
	L1D_cache_core[14]: Access = 80730, Miss = 30485, Miss_rate = 0.378, Pending_hits = 675, Reservation_fails = 135017
	L1D_total_cache_accesses = 1226541
	L1D_total_cache_misses = 464491
	L1D_total_cache_miss_rate = 0.3787
	L1D_total_cache_pending_hits = 10787
	L1D_total_cache_reservation_fails = 2095974
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 129361
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 742176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 383652
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128881
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1712322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 900250
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2453, 2449, 2595, 2787, 2368, 2317, 2297, 2220, 2552, 2389, 2356, 2527, 2519, 2566, 2459, 2042, 2355, 2781, 2690, 2679, 2159, 2566, 2709, 2009, 2387, 2046, 2481, 2148, 2198, 2516, 2434, 2428, 2072, 1819, 2453, 2191, 2595, 2873, 2385, 1944, 1931, 2039, 2348, 2011, 2269, 2079, 1615, 2006, 
gpgpu_n_tot_thrd_icount = 52739904
gpgpu_n_tot_w_icount = 1648122
gpgpu_n_stall_shd_mem = 2937508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58039
gpgpu_n_mem_write_global = 415736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033038
gpgpu_n_store_insn = 684296
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1618620
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2934097
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4835210	W0_Idle:495331	W0_Scoreboard:773409	W1:406846	W2:186874	W3:117802	W4:88286	W5:67512	W6:58321	W7:50371	W8:46016	W9:42187	W10:36905	W11:33496	W12:30391	W13:27404	W14:24045	W15:21034	W16:16547	W17:15081	W18:14787	W19:13745	W20:12701	W21:11994	W22:11649	W23:12575	W24:12289	W25:12181	W26:11399	W27:9346	W28:6295	W29:2894	W30:1069	W31:279	W32:245801
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 464312 {8:58039,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16650048 {40:415470,72:77,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7893304 {136:58039,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3325888 {8:415736,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 544 
maxdqlatency = 0 
maxmflatency = 1238 
averagemflatency = 269 
max_icnt2mem_latency = 660 
max_icnt2sh_latency = 272309 
mrq_lat_table:32833 	3397 	1505 	2847 	5319 	2272 	1311 	802 	183 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	267877 	197391 	8488 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18589 	5452 	29607 	280106 	123602 	16421 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21263 	24003 	11899 	886 	3 	0 	0 	2 	9 	35 	924 	10547 	34302 	131748 	235585 	2584 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	278 	267 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        29        32        28        26        32        32        32        28        31        33        47        36        35        39 
dram[1]:        32        32        30        32        31        30        32        32        32        32        32        28        34        35        24        40 
dram[2]:        32        32        32        32        24        28        32        32        28        30        20        22        35        46        30        23 
dram[3]:        32        31        30        30        33        28        32        30        26        29        24        30        39        44        22        27 
dram[4]:        32        32        32        32        29        28        32        32        32        32        22        32        40        44        25        25 
dram[5]:        35        31        30        28        32        32        32        30        30        26        32        32        43        42        28        37 
maximum service time to same row:
dram[0]:     21800     25448     34529     36445     22096     24947     27304     24779     23342     23225     36629     25404     19748     20819     35442     20666 
dram[1]:     29997     25042     34362     33635     33338     34312     27870     36372     25939     58411     53994     38094     20273     26690     31026     25091 
dram[2]:     28157     30250     31919     33546     28397     34309     38897     26324     27075     21619     25857     23866     21607     23357     20390     22406 
dram[3]:     16301     23367     31914     33393     33288     25743     34028     38002     28225     28064     36684     31083     27282     26785     23241     20890 
dram[4]:     31870     29792     33636     33008     26992     24308     24222     38459     29461     19481     28853     31984     24841     26855     19135     24698 
dram[5]:     29249     27025     32508     44908     28270     41640     40885     46460     26277     24126     35203     35712     21894     25147     24978     25209 
average row accesses per activate:
dram[0]:  4.155172  3.581560  3.700000  3.382550  4.575221  4.241379  4.824562  4.365079  4.535433  4.647059  4.117117  3.956522  4.433333  4.274194  4.687500  4.903226 
dram[1]:  5.000000  5.602273  4.440367  4.163793  3.520548  3.513889  4.785714  4.937500  3.895105  3.867133  3.943548  3.852459  4.015625  4.030534  3.730994  4.081081 
dram[2]:  4.767677  4.157895  4.408696  4.428571  3.914729  4.916667  5.574257  5.242990  3.875862  4.274074  3.546154  3.708661  3.893130  4.349594  4.187097  3.883871 
dram[3]:  3.967742  4.363636  4.300000  4.307017  5.263736  4.305085  5.152381  4.663717  4.000000  4.315384  3.600000  3.578947  4.190083  4.164062  3.686047  3.767442 
dram[4]:  5.915663  4.957895  4.385321  3.698413  4.648148  4.962617  4.698276  4.887850  5.000000  5.708738  3.865079  4.433962  4.047244  4.596491  3.699387  4.039474 
dram[5]:  3.830769  3.573529  3.904000  3.710938  3.991935  4.410714  4.916667  4.068702  4.006849  3.643312  4.049587  4.330275  3.888060  4.256000  4.807693  4.694656 
average row locality = 50472/11914 = 4.236361
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       392       410       395       411       433       406       477       479       485       470       421       417       434       439       452       447 
dram[1]:       411       412       395       398       427       431       462       481       486       475       445       428       435       443       469       456 
dram[2]:       396       390       416       397       415       448       479       485       476       492       425       436       434       426       476       451 
dram[3]:       406       392       395       404       398       425       468       461       469       479       448       440       419       427       462       463 
dram[4]:       412       396       388       389       416       439       466       453       488       484       444       433       422       425       459       451 
dram[5]:       410       401       405       402       412       419       461       460       503       486       446       436       431       434       443       453 
total reads: 41987
bank skew: 503/388 = 1.30
chip skew: 7054/6956 = 1.01
number of total write accesses:
dram[0]:        90        95        86        93        84        86        73        71        91        83        36        38        98        91       148       161 
dram[1]:        89        81        89        85        87        75        74        72        71        78        44        42        79        85       169       148 
dram[2]:        76        84        91        99        90        83        84        76        86        85        36        35        76       109       173       151 
dram[3]:        86        88        78        87        81        83        73        66        83        82        38        36        88       106       172       185 
dram[4]:        79        75        90        77        86        92        79        70        87       104        43        37        92        99       144       163 
dram[5]:        88        85        83        73        83        75        70        73        82        86        44        36        90        98       182       162 
total reads: 8485
bank skew: 185/35 = 5.29
chip skew: 1434/1368 = 1.05
average mf latency per bank:
dram[0]:       1640      1575      1948      1929      1873      1876      1745      1724      1498      1548      5027      5286      4293      4300       761       747
dram[1]:       1555      1658      1959      2027      1856      1883      1748      1783      1579      1616      4604      5178      4279      4400       712       776
dram[2]:       1717      1637      1870      1864      1915      1815      1718      1680      1602      1535      5039      5155      4426      3995       714       777
dram[3]:       1613      1590      1999      1929      1932      1883      1736      1815      1561      1577      4711      5024      4420      3879       710       682
dram[4]:       1844      1721      2096      2046      2078      1858      2003      1826      1731      1453     29488      5233      5044      4071       931       759
dram[5]:       1566      1614      1896      1999      1869      1880      1716      1735      1488      1504      4831      5158      4362      3941       712       730
maximum mf latency per bank:
dram[0]:        654       731       729       848       736       771       746       718       821       820       880       853       997      1044       897      1238
dram[1]:        668       911       774       749       712       841       680       860       846       986       654       895       735       933       669       918
dram[2]:        690       760       730       816       744       821       718       766      1084       706       915       834       882      1199       908       870
dram[3]:        668       684       732       648       720       666       730       716       843       750       783       758       699       702       791       636
dram[4]:        949       843       884       924       838       953      1029       881      1014       945      1082       870      1089      1131      1233       948
dram[5]:        775       620       683       655       733       708       712       771       764       820       711       943       703       757       789       854

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359907 n_nop=339982 n_act=1973 n_pre=1957 n_req=8392 n_rd=13936 n_write=2059 bw_util=0.08888
n_activity=105446 dram_eff=0.3034
bk0: 784a 352883i bk1: 820a 351587i bk2: 790a 351931i bk3: 822a 350768i bk4: 866a 351891i bk5: 812a 352219i bk6: 954a 351535i bk7: 958a 350331i bk8: 970a 350836i bk9: 940a 351214i bk10: 842a 352957i bk11: 834a 351600i bk12: 868a 349059i bk13: 878a 348953i bk14: 904a 347973i bk15: 894a 348585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.385825
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359907 n_nop=339762 n_act=2037 n_pre=2021 n_req=8422 n_rd=14108 n_write=1979 bw_util=0.0894
n_activity=105156 dram_eff=0.306
bk0: 822a 353089i bk1: 824a 353627i bk2: 790a 352501i bk3: 796a 352503i bk4: 854a 351568i bk5: 862a 350958i bk6: 924a 351836i bk7: 962a 351128i bk8: 972a 351161i bk9: 950a 351284i bk10: 890a 352027i bk11: 856a 352140i bk12: 870a 350669i bk13: 886a 350094i bk14: 938a 348248i bk15: 912a 348685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.293248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359907 n_nop=339810 n_act=1986 n_pre=1970 n_req=8476 n_rd=14084 n_write=2057 bw_util=0.0897
n_activity=107906 dram_eff=0.2992
bk0: 792a 352758i bk1: 780a 352803i bk2: 832a 352210i bk3: 794a 351826i bk4: 830a 352224i bk5: 896a 351685i bk6: 958a 351699i bk7: 970a 351108i bk8: 952a 351029i bk9: 984a 350927i bk10: 850a 352070i bk11: 872a 352045i bk12: 868a 350773i bk13: 852a 349315i bk14: 952a 347831i bk15: 902a 348682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.366684
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359907 n_nop=339941 n_act=2014 n_pre=1998 n_req=8388 n_rd=13912 n_write=2042 bw_util=0.08866
n_activity=106566 dram_eff=0.2994
bk0: 812a 352383i bk1: 784a 352758i bk2: 790a 352324i bk3: 808a 352335i bk4: 796a 352850i bk5: 850a 352139i bk6: 936a 351681i bk7: 922a 351703i bk8: 938a 351399i bk9: 958a 351562i bk10: 896a 352201i bk11: 880a 352176i bk12: 838a 351313i bk13: 854a 350495i bk14: 924a 348234i bk15: 926a 348844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359907 n_nop=340223 n_act=1857 n_pre=1841 n_req=8382 n_rd=13930 n_write=2056 bw_util=0.08883
n_activity=107363 dram_eff=0.2978
bk0: 824a 353438i bk1: 792a 353454i bk2: 776a 352373i bk3: 778a 352487i bk4: 832a 352521i bk5: 878a 351994i bk6: 932a 351632i bk7: 906a 351333i bk8: 976a 351782i bk9: 968a 351039i bk10: 888a 352217i bk11: 866a 352696i bk12: 844a 349775i bk13: 850a 349110i bk14: 918a 348109i bk15: 902a 348168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359907 n_nop=339794 n_act=2047 n_pre=2031 n_req=8412 n_rd=14004 n_write=2031 bw_util=0.08911
n_activity=106339 dram_eff=0.3016
bk0: 820a 352081i bk1: 802a 351908i bk2: 810a 351781i bk3: 804a 351490i bk4: 824a 352054i bk5: 838a 351948i bk6: 922a 352060i bk7: 920a 350353i bk8: 1006a 350645i bk9: 972a 350277i bk10: 892a 352159i bk11: 872a 351805i bk12: 862a 350320i bk13: 868a 349919i bk14: 886a 348972i bk15: 906a 348659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.358745

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36096, Miss = 3489, Miss_rate = 0.097, Pending_hits = 84, Reservation_fails = 773
L2_cache_bank[1]: Access = 36523, Miss = 3479, Miss_rate = 0.095, Pending_hits = 78, Reservation_fails = 1026
L2_cache_bank[2]: Access = 35717, Miss = 3530, Miss_rate = 0.099, Pending_hits = 86, Reservation_fails = 195
L2_cache_bank[3]: Access = 37250, Miss = 3524, Miss_rate = 0.095, Pending_hits = 68, Reservation_fails = 247
L2_cache_bank[4]: Access = 36273, Miss = 3517, Miss_rate = 0.097, Pending_hits = 77, Reservation_fails = 319
L2_cache_bank[5]: Access = 35741, Miss = 3525, Miss_rate = 0.099, Pending_hits = 101, Reservation_fails = 1555
L2_cache_bank[6]: Access = 36104, Miss = 3465, Miss_rate = 0.096, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[7]: Access = 35991, Miss = 3491, Miss_rate = 0.097, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[8]: Access = 75633, Miss = 3495, Miss_rate = 0.046, Pending_hits = 64, Reservation_fails = 1170
L2_cache_bank[9]: Access = 36244, Miss = 3470, Miss_rate = 0.096, Pending_hits = 93, Reservation_fails = 2142
L2_cache_bank[10]: Access = 36334, Miss = 3511, Miss_rate = 0.097, Pending_hits = 95, Reservation_fails = 228
L2_cache_bank[11]: Access = 35944, Miss = 3491, Miss_rate = 0.097, Pending_hits = 86, Reservation_fails = 77
L2_total_cache_accesses = 473850
L2_total_cache_misses = 41987
L2_total_cache_miss_rate = 0.0886
L2_total_cache_pending_hits = 1024
L2_total_cache_reservation_fails = 7732
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7170
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.154
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=706276
icnt_total_pkts_simt_to_mem=890230
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.19112
	minimum = 6
	maximum = 36
Network latency average = 8.78402
	minimum = 6
	maximum = 33
Slowest packet = 946375
Flit latency average = 7.47461
	minimum = 6
	maximum = 29
Slowest flit = 1592795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0300204
	minimum = 0.0201439 (at node 11)
	maximum = 0.0369305 (at node 18)
Accepted packet rate average = 0.0300204
	minimum = 0.0201439 (at node 11)
	maximum = 0.0369305 (at node 18)
Injected flit rate average = 0.0818545
	minimum = 0.0201439 (at node 11)
	maximum = 0.157794 (at node 18)
Accepted flit rate average= 0.0818545
	minimum = 0.0359712 (at node 15)
	maximum = 0.139568 (at node 13)
Injected packet length average = 2.72663
Accepted packet length average = 2.72663
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.457 (8 samples)
	minimum = 6 (8 samples)
	maximum = 249.5 (8 samples)
Network latency average = 16.3768 (8 samples)
	minimum = 6 (8 samples)
	maximum = 213.5 (8 samples)
Flit latency average = 14.9007 (8 samples)
	minimum = 6 (8 samples)
	maximum = 211.5 (8 samples)
Fragmentation average = 0.00596164 (8 samples)
	minimum = 0 (8 samples)
	maximum = 102 (8 samples)
Injected packet rate average = 0.0639558 (8 samples)
	minimum = 0.0509338 (8 samples)
	maximum = 0.139649 (8 samples)
Accepted packet rate average = 0.0639558 (8 samples)
	minimum = 0.0509338 (8 samples)
	maximum = 0.139649 (8 samples)
Injected flit rate average = 0.12424 (8 samples)
	minimum = 0.0803276 (8 samples)
	maximum = 0.228186 (8 samples)
Accepted flit rate average = 0.12424 (8 samples)
	minimum = 0.0793002 (8 samples)
	maximum = 0.291612 (8 samples)
Injected packet size average = 1.94259 (8 samples)
Accepted packet size average = 1.94259 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 46 sec (226 sec)
gpgpu_simulation_rate = 70302 (inst/sec)
gpgpu_simulation_rate = 1206 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 226033.359375 (ms)
Result stored in result.txt
