---
layout: default
title: zenn-articles
---

# ã€Semiconductorã€‘ğŸ§ª 09. OpenLane superstable  
### â€” Verifying â€œMinimal RTL â†’ GDSâ€ with Pre-Declared Conditions
topics: ["OpenLane", "SKY130", "EDA", "Semiconductor", "VLSI"]

---

## ğŸ§­ Introduction

When working with OpenLane, the following questions naturally arise:

- â€œDoes this flow really complete with *ordinary RTL*?â€
- â€œDoes it require extensive tuning to work?â€
- â€œAre reported success cases adjusted *after* seeing the results?â€

When reading articles about EDA flows,  
it is not uncommon to find cases where **conditions are tweaked after success is observed**.

In this experiment, we therefore asked a stricter question:

> **If we pre-declare a minimal, self-written RTL design and fixed constraints,  
> can OpenLane superstable truly complete the flow from RTL to GDS without modification?**

---

## ğŸ§© What Was Done (Key Points)

The experiment was intentionally simple.

- Prepare a **self-written minimal RTL (a counter)**  
- **Fix all constraints before execution**  
- Run OpenLane **superstable without any modification**  
- Judge success **only by whether a GDS is generated**  

Performance evaluation and optimization were  
**explicitly excluded from the scope of this verification**.

---

## ğŸ“Œ What â€œPre-Declarationâ€ Means

The key concept here is **pre-declaration**.

This is not an official OpenLane term, but refers to:

> **Deciding the RTL, constraints, and success criteria  
> before seeing any results**

### ğŸ“ Pre-Declared Items

- RTL contents (no post-editing)  
- Constraints such as clock period and utilization (no post-tuning)  
- Success criterion: **â€œA GDS is generatedâ€ â€” nothing more**

This explicitly avoids:

- Relaxing constraints if the run fails  
- Presenting only hand-tuned configurations as â€œsuccess storiesâ€  

---

## ğŸ§± Design Contents (Minimal RTL)

The design is **truly minimal**.

| Item | Description |
|---|---|
| Function | Free-running counter |
| FSM | None |
| Clock | Single clock |
| Reset | None (simulation-only initialization) |
| Macros | Not used |

RTL file:  
`rtl/spm_min_counter.v`

---

## â± Pre-Fixed Constraints

| Item | Value |
|---|---|
| Clock period | 10 ns (100 MHz) |
| Core utilization | 30% |
| Aspect ratio | 1.0 |

Configuration file:  
`openlane/config.tcl`

---

## ğŸ§ª RTL Simulation (Testbench)

```
spm_min_counter/
â”œâ”€ README.md
â”œâ”€ rtl/
â”œâ”€ sim/
â”‚  â”œâ”€ tb_spm_min_counter.v
â”‚  â”œâ”€ run.sh
â”‚  â””â”€ wave/
â”œâ”€ openlane/
â”œâ”€ runs/
â”œâ”€ results/
â””â”€ run_log/
```

### Testbench Policy

- RTL not modified  
- No reset added  
- Simulation-only initialization only  

---

## ğŸ“ˆ GTKWave Waveform

<p align="center">
  <img
    src="https://raw.githubusercontent.com/Samizo-AITL/SemiDevKit/main/openlane/openlane-superstable/spm_min_counter/results/gtkwave.png"
    style="width:80%;"
  >
</p>

---

## ğŸ§© OpenLane Execution Results

- RTL â†’ GDS completed  
- DRC / LVS passed  

---

## ğŸ—º KLayout Layout View

<p align="center">
  <img
    src="https://raw.githubusercontent.com/Samizo-AITL/SemiDevKit/main/openlane/openlane-superstable/spm_min_counter/results/1_overview.png"
    style="width:80%;"
  >
</p>

---

## ğŸ“ Summary

This verification confirms that **OpenLane superstable**:

- Can complete **RTL â†’ GDS**  
- With a **minimal RTL design**  
- Under **pre-declared, fixed conditions**  
- **Without post-hoc tuning or modification**

---

## ğŸ”— Reference Links

- **GitHub Pages**  
  [https://samizo-aitl.github.io/SemiDevKit/openlane/openlane-superstable/spm_min_counter](https://samizo-aitl.github.io/SemiDevKit/openlane/openlane-superstable/spm_min_counter)

- **GitHub Repository**  
  [https://github.com/Samizo-AITL/SemiDevKit/tree/main/openlane/openlane-superstable/spm_min_counter](https://github.com/Samizo-AITL/SemiDevKit/tree/main/openlane/openlane-superstable/spm_min_counter)
