Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 23:34:31 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_14_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.073ns (31.577%)  route 2.325ns (68.423%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 6.425 - 4.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.921ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.836ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=42498, routed)       2.003     2.940    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X121Y465       FDCE                                         r  Delay1No13_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y465       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.018 r  Delay1No13_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.914     3.932    Delay1No12_instance/Y_reg[33]_0[24]
    SLICE_X127Y403       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.055 r  Delay1No12_instance/geqOp_carry__0_i_12__3/O
                         net (fo=1, routed)           0.007     4.062    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X127Y403       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.215 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.241    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y404       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.293 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.266     4.559    Delay1No13_instance/CO[0]
    SLICE_X128Y407       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     4.702 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.142     4.844    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X128Y405       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.945 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.069     5.014    Delay1No12_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X128Y405       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     5.163 r  Delay1No12_instance/shiftedFracY_d1[45]_i_4__3/O
                         net (fo=31, routed)          0.208     5.371    Delay1No13_instance/Y_reg[23]_0
    SLICE_X127Y401       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     5.494 r  Delay1No13_instance/shiftedFracY_d1[8]_i_3__3/O
                         net (fo=4, routed)           0.234     5.728    Delay1No13_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X126Y401       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.826 r  Delay1No13_instance/shiftedFracY_d1[8]_i_1__3/O
                         net (fo=2, routed)           0.401     6.227    Delay1No12_instance/Y_reg[26]_0[2]
    SLICE_X128Y403       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     6.280 r  Delay1No12_instance/shiftedFracY_d1[24]_i_1__3/O
                         net (fo=1, routed)           0.058     6.338    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X128Y403       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=42498, routed)       1.778     6.425    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y403       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.384     6.808    
                         clock uncertainty           -0.035     6.773    
    SLICE_X128Y403       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.798    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.798    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  0.460    




