{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683220625153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683220625154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 11:17:05 2023 " "Processing started: Thu May  4 11:17:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683220625154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220625154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_decoding -c vga_decoding " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_decoding -c vga_decoding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220625154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683220626472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683220626472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.sv(25) " "Verilog HDL information at vga_sync.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683220641524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683220641526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220641526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_decoder " "Found entity 1: vga_decoder" {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683220641531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220641531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_module " "Found entity 1: color_module" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683220641537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220641537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_decoder_tb " "Found entity 1: vga_decoder_tb" {  } { { "vga_decoder_tb.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683220641543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220641543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_selector " "Found entity 1: color_selector" {  } { { "color_selector.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683220641549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220641549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683220641554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220641554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_decoder " "Elaborating entity \"vga_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683220641686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_out_copy vga_decoder.sv(11) " "Verilog HDL or VHDL warning at vga_decoder.sv(11): object \"clk_out_copy\" assigned a value but never read" {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683220641687 "|vga_decoder"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_entrada " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_entrada\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683220641692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_sync_mod " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_sync_mod\"" {  } { { "vga_decoder.sv" "vga_sync_mod" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683220641707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(67) " "Verilog HDL assignment warning at vga_sync.sv(67): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641708 "|vga_decoder|vga_sync:vga_sync_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(71) " "Verilog HDL assignment warning at vga_sync.sv(71): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641708 "|vga_decoder|vga_sync:vga_sync_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom chargenrom:chargenromb " "Elaborating entity \"chargenrom\" for hierarchy \"chargenrom:chargenromb\"" {  } { { "vga_decoder.sv" "chargenromb" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683220641710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1) " "Verilog HDL assignment warning at charrom.txt(1): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641719 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2) " "Verilog HDL assignment warning at charrom.txt(2): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641719 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(3) " "Verilog HDL assignment warning at charrom.txt(3): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641719 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(4) " "Verilog HDL assignment warning at charrom.txt(4): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641719 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(5) " "Verilog HDL assignment warning at charrom.txt(5): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641719 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(6) " "Verilog HDL assignment warning at charrom.txt(6): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641719 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(7) " "Verilog HDL assignment warning at charrom.txt(7): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641719 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(8) " "Verilog HDL assignment warning at charrom.txt(8): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(9) " "Verilog HDL assignment warning at charrom.txt(9): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(10) " "Verilog HDL assignment warning at charrom.txt(10): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(11) " "Verilog HDL assignment warning at charrom.txt(11): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(12) " "Verilog HDL assignment warning at charrom.txt(12): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(13) " "Verilog HDL assignment warning at charrom.txt(13): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(14) " "Verilog HDL assignment warning at charrom.txt(14): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(15) " "Verilog HDL assignment warning at charrom.txt(15): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(16) " "Verilog HDL assignment warning at charrom.txt(16): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(17) " "Verilog HDL assignment warning at charrom.txt(17): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(18) " "Verilog HDL assignment warning at charrom.txt(18): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(19) " "Verilog HDL assignment warning at charrom.txt(19): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(20) " "Verilog HDL assignment warning at charrom.txt(20): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(21) " "Verilog HDL assignment warning at charrom.txt(21): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(22) " "Verilog HDL assignment warning at charrom.txt(22): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(23) " "Verilog HDL assignment warning at charrom.txt(23): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(24) " "Verilog HDL assignment warning at charrom.txt(24): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(25) " "Verilog HDL assignment warning at charrom.txt(25): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(26) " "Verilog HDL assignment warning at charrom.txt(26): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(27) " "Verilog HDL assignment warning at charrom.txt(27): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(28) " "Verilog HDL assignment warning at charrom.txt(28): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(29) " "Verilog HDL assignment warning at charrom.txt(29): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641720 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(30) " "Verilog HDL assignment warning at charrom.txt(30): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(31) " "Verilog HDL assignment warning at charrom.txt(31): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(32) " "Verilog HDL assignment warning at charrom.txt(32): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(33) " "Verilog HDL assignment warning at charrom.txt(33): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(34) " "Verilog HDL assignment warning at charrom.txt(34): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(35) " "Verilog HDL assignment warning at charrom.txt(35): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(36) " "Verilog HDL assignment warning at charrom.txt(36): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(37) " "Verilog HDL assignment warning at charrom.txt(37): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(38) " "Verilog HDL assignment warning at charrom.txt(38): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(39) " "Verilog HDL assignment warning at charrom.txt(39): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(40) " "Verilog HDL assignment warning at charrom.txt(40): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(41) " "Verilog HDL assignment warning at charrom.txt(41): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(42) " "Verilog HDL assignment warning at charrom.txt(42): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(43) " "Verilog HDL assignment warning at charrom.txt(43): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(44) " "Verilog HDL assignment warning at charrom.txt(44): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(45) " "Verilog HDL assignment warning at charrom.txt(45): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(46) " "Verilog HDL assignment warning at charrom.txt(46): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(47) " "Verilog HDL assignment warning at charrom.txt(47): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(48) " "Verilog HDL assignment warning at charrom.txt(48): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(49) " "Verilog HDL assignment warning at charrom.txt(49): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(50) " "Verilog HDL assignment warning at charrom.txt(50): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(51) " "Verilog HDL assignment warning at charrom.txt(51): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(52) " "Verilog HDL assignment warning at charrom.txt(52): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(53) " "Verilog HDL assignment warning at charrom.txt(53): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641721 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(54) " "Verilog HDL assignment warning at charrom.txt(54): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(55) " "Verilog HDL assignment warning at charrom.txt(55): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(56) " "Verilog HDL assignment warning at charrom.txt(56): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(57) " "Verilog HDL assignment warning at charrom.txt(57): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(58) " "Verilog HDL assignment warning at charrom.txt(58): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(59) " "Verilog HDL assignment warning at charrom.txt(59): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(60) " "Verilog HDL assignment warning at charrom.txt(60): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(61) " "Verilog HDL assignment warning at charrom.txt(61): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(62) " "Verilog HDL assignment warning at charrom.txt(62): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(63) " "Verilog HDL assignment warning at charrom.txt(63): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(64) " "Verilog HDL assignment warning at charrom.txt(64): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(65) " "Verilog HDL assignment warning at charrom.txt(65): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(66) " "Verilog HDL assignment warning at charrom.txt(66): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(67) " "Verilog HDL assignment warning at charrom.txt(67): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(68) " "Verilog HDL assignment warning at charrom.txt(68): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(69) " "Verilog HDL assignment warning at charrom.txt(69): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(70) " "Verilog HDL assignment warning at charrom.txt(70): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(71) " "Verilog HDL assignment warning at charrom.txt(71): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(72) " "Verilog HDL assignment warning at charrom.txt(72): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(73) " "Verilog HDL assignment warning at charrom.txt(73): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(74) " "Verilog HDL assignment warning at charrom.txt(74): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(75) " "Verilog HDL assignment warning at charrom.txt(75): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(76) " "Verilog HDL assignment warning at charrom.txt(76): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(77) " "Verilog HDL assignment warning at charrom.txt(77): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(78) " "Verilog HDL assignment warning at charrom.txt(78): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641722 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(79) " "Verilog HDL assignment warning at charrom.txt(79): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(80) " "Verilog HDL assignment warning at charrom.txt(80): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(81) " "Verilog HDL assignment warning at charrom.txt(81): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(82) " "Verilog HDL assignment warning at charrom.txt(82): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(83) " "Verilog HDL assignment warning at charrom.txt(83): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(84) " "Verilog HDL assignment warning at charrom.txt(84): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(85) " "Verilog HDL assignment warning at charrom.txt(85): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(86) " "Verilog HDL assignment warning at charrom.txt(86): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(87) " "Verilog HDL assignment warning at charrom.txt(87): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(88) " "Verilog HDL assignment warning at charrom.txt(88): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(89) " "Verilog HDL assignment warning at charrom.txt(89): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(90) " "Verilog HDL assignment warning at charrom.txt(90): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(91) " "Verilog HDL assignment warning at charrom.txt(91): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(92) " "Verilog HDL assignment warning at charrom.txt(92): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(93) " "Verilog HDL assignment warning at charrom.txt(93): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(94) " "Verilog HDL assignment warning at charrom.txt(94): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(95) " "Verilog HDL assignment warning at charrom.txt(95): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(96) " "Verilog HDL assignment warning at charrom.txt(96): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(97) " "Verilog HDL assignment warning at charrom.txt(97): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(98) " "Verilog HDL assignment warning at charrom.txt(98): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(99) " "Verilog HDL assignment warning at charrom.txt(99): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(100) " "Verilog HDL assignment warning at charrom.txt(100): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(101) " "Verilog HDL assignment warning at charrom.txt(101): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(102) " "Verilog HDL assignment warning at charrom.txt(102): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(103) " "Verilog HDL assignment warning at charrom.txt(103): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(104) " "Verilog HDL assignment warning at charrom.txt(104): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641723 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(105) " "Verilog HDL assignment warning at charrom.txt(105): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(106) " "Verilog HDL assignment warning at charrom.txt(106): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(107) " "Verilog HDL assignment warning at charrom.txt(107): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(108) " "Verilog HDL assignment warning at charrom.txt(108): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(109) " "Verilog HDL assignment warning at charrom.txt(109): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(110) " "Verilog HDL assignment warning at charrom.txt(110): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(111) " "Verilog HDL assignment warning at charrom.txt(111): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(112) " "Verilog HDL assignment warning at charrom.txt(112): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(113) " "Verilog HDL assignment warning at charrom.txt(113): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(114) " "Verilog HDL assignment warning at charrom.txt(114): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(115) " "Verilog HDL assignment warning at charrom.txt(115): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(116) " "Verilog HDL assignment warning at charrom.txt(116): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(117) " "Verilog HDL assignment warning at charrom.txt(117): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(118) " "Verilog HDL assignment warning at charrom.txt(118): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(119) " "Verilog HDL assignment warning at charrom.txt(119): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(120) " "Verilog HDL assignment warning at charrom.txt(120): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(121) " "Verilog HDL assignment warning at charrom.txt(121): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(122) " "Verilog HDL assignment warning at charrom.txt(122): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(123) " "Verilog HDL assignment warning at charrom.txt(123): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(124) " "Verilog HDL assignment warning at charrom.txt(124): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(125) " "Verilog HDL assignment warning at charrom.txt(125): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(126) " "Verilog HDL assignment warning at charrom.txt(126): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(127) " "Verilog HDL assignment warning at charrom.txt(127): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(128) " "Verilog HDL assignment warning at charrom.txt(128): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(129) " "Verilog HDL assignment warning at charrom.txt(129): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(130) " "Verilog HDL assignment warning at charrom.txt(130): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(131) " "Verilog HDL assignment warning at charrom.txt(131): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641724 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(132) " "Verilog HDL assignment warning at charrom.txt(132): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(133) " "Verilog HDL assignment warning at charrom.txt(133): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(134) " "Verilog HDL assignment warning at charrom.txt(134): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(135) " "Verilog HDL assignment warning at charrom.txt(135): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(136) " "Verilog HDL assignment warning at charrom.txt(136): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(137) " "Verilog HDL assignment warning at charrom.txt(137): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(138) " "Verilog HDL assignment warning at charrom.txt(138): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(139) " "Verilog HDL assignment warning at charrom.txt(139): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(140) " "Verilog HDL assignment warning at charrom.txt(140): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(141) " "Verilog HDL assignment warning at charrom.txt(141): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(142) " "Verilog HDL assignment warning at charrom.txt(142): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(143) " "Verilog HDL assignment warning at charrom.txt(143): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(144) " "Verilog HDL assignment warning at charrom.txt(144): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(145) " "Verilog HDL assignment warning at charrom.txt(145): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(146) " "Verilog HDL assignment warning at charrom.txt(146): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(147) " "Verilog HDL assignment warning at charrom.txt(147): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(148) " "Verilog HDL assignment warning at charrom.txt(148): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(149) " "Verilog HDL assignment warning at charrom.txt(149): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(150) " "Verilog HDL assignment warning at charrom.txt(150): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(151) " "Verilog HDL assignment warning at charrom.txt(151): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(152) " "Verilog HDL assignment warning at charrom.txt(152): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(153) " "Verilog HDL assignment warning at charrom.txt(153): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(154) " "Verilog HDL assignment warning at charrom.txt(154): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(155) " "Verilog HDL assignment warning at charrom.txt(155): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(156) " "Verilog HDL assignment warning at charrom.txt(156): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(157) " "Verilog HDL assignment warning at charrom.txt(157): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(158) " "Verilog HDL assignment warning at charrom.txt(158): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(159) " "Verilog HDL assignment warning at charrom.txt(159): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641725 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(160) " "Verilog HDL assignment warning at charrom.txt(160): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(161) " "Verilog HDL assignment warning at charrom.txt(161): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(162) " "Verilog HDL assignment warning at charrom.txt(162): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(163) " "Verilog HDL assignment warning at charrom.txt(163): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(164) " "Verilog HDL assignment warning at charrom.txt(164): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(165) " "Verilog HDL assignment warning at charrom.txt(165): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(166) " "Verilog HDL assignment warning at charrom.txt(166): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(167) " "Verilog HDL assignment warning at charrom.txt(167): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(168) " "Verilog HDL assignment warning at charrom.txt(168): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(169) " "Verilog HDL assignment warning at charrom.txt(169): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(170) " "Verilog HDL assignment warning at charrom.txt(170): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(171) " "Verilog HDL assignment warning at charrom.txt(171): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(172) " "Verilog HDL assignment warning at charrom.txt(172): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(173) " "Verilog HDL assignment warning at charrom.txt(173): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(174) " "Verilog HDL assignment warning at charrom.txt(174): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(175) " "Verilog HDL assignment warning at charrom.txt(175): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(176) " "Verilog HDL assignment warning at charrom.txt(176): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(177) " "Verilog HDL assignment warning at charrom.txt(177): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(178) " "Verilog HDL assignment warning at charrom.txt(178): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(179) " "Verilog HDL assignment warning at charrom.txt(179): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(180) " "Verilog HDL assignment warning at charrom.txt(180): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(181) " "Verilog HDL assignment warning at charrom.txt(181): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(182) " "Verilog HDL assignment warning at charrom.txt(182): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(183) " "Verilog HDL assignment warning at charrom.txt(183): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(184) " "Verilog HDL assignment warning at charrom.txt(184): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(185) " "Verilog HDL assignment warning at charrom.txt(185): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(186) " "Verilog HDL assignment warning at charrom.txt(186): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(187) " "Verilog HDL assignment warning at charrom.txt(187): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641726 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(188) " "Verilog HDL assignment warning at charrom.txt(188): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(189) " "Verilog HDL assignment warning at charrom.txt(189): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(190) " "Verilog HDL assignment warning at charrom.txt(190): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(191) " "Verilog HDL assignment warning at charrom.txt(191): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(192) " "Verilog HDL assignment warning at charrom.txt(192): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(193) " "Verilog HDL assignment warning at charrom.txt(193): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(194) " "Verilog HDL assignment warning at charrom.txt(194): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(195) " "Verilog HDL assignment warning at charrom.txt(195): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(196) " "Verilog HDL assignment warning at charrom.txt(196): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(197) " "Verilog HDL assignment warning at charrom.txt(197): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(198) " "Verilog HDL assignment warning at charrom.txt(198): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(199) " "Verilog HDL assignment warning at charrom.txt(199): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(200) " "Verilog HDL assignment warning at charrom.txt(200): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(201) " "Verilog HDL assignment warning at charrom.txt(201): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(202) " "Verilog HDL assignment warning at charrom.txt(202): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(203) " "Verilog HDL assignment warning at charrom.txt(203): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(204) " "Verilog HDL assignment warning at charrom.txt(204): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(205) " "Verilog HDL assignment warning at charrom.txt(205): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(206) " "Verilog HDL assignment warning at charrom.txt(206): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(207) " "Verilog HDL assignment warning at charrom.txt(207): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(208) " "Verilog HDL assignment warning at charrom.txt(208): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(209) " "Verilog HDL assignment warning at charrom.txt(209): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(210) " "Verilog HDL assignment warning at charrom.txt(210): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(211) " "Verilog HDL assignment warning at charrom.txt(211): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(212) " "Verilog HDL assignment warning at charrom.txt(212): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(213) " "Verilog HDL assignment warning at charrom.txt(213): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641727 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(214) " "Verilog HDL assignment warning at charrom.txt(214): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(215) " "Verilog HDL assignment warning at charrom.txt(215): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(216) " "Verilog HDL assignment warning at charrom.txt(216): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(217) " "Verilog HDL assignment warning at charrom.txt(217): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(218) " "Verilog HDL assignment warning at charrom.txt(218): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(219) " "Verilog HDL assignment warning at charrom.txt(219): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(220) " "Verilog HDL assignment warning at charrom.txt(220): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(221) " "Verilog HDL assignment warning at charrom.txt(221): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(222) " "Verilog HDL assignment warning at charrom.txt(222): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(223) " "Verilog HDL assignment warning at charrom.txt(223): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(224) " "Verilog HDL assignment warning at charrom.txt(224): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(225) " "Verilog HDL assignment warning at charrom.txt(225): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(226) " "Verilog HDL assignment warning at charrom.txt(226): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(227) " "Verilog HDL assignment warning at charrom.txt(227): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(228) " "Verilog HDL assignment warning at charrom.txt(228): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(229) " "Verilog HDL assignment warning at charrom.txt(229): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(230) " "Verilog HDL assignment warning at charrom.txt(230): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(231) " "Verilog HDL assignment warning at charrom.txt(231): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(232) " "Verilog HDL assignment warning at charrom.txt(232): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(233) " "Verilog HDL assignment warning at charrom.txt(233): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(234) " "Verilog HDL assignment warning at charrom.txt(234): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(235) " "Verilog HDL assignment warning at charrom.txt(235): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(236) " "Verilog HDL assignment warning at charrom.txt(236): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(237) " "Verilog HDL assignment warning at charrom.txt(237): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(238) " "Verilog HDL assignment warning at charrom.txt(238): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(239) " "Verilog HDL assignment warning at charrom.txt(239): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641728 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(240) " "Verilog HDL assignment warning at charrom.txt(240): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(241) " "Verilog HDL assignment warning at charrom.txt(241): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(242) " "Verilog HDL assignment warning at charrom.txt(242): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(243) " "Verilog HDL assignment warning at charrom.txt(243): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(244) " "Verilog HDL assignment warning at charrom.txt(244): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(245) " "Verilog HDL assignment warning at charrom.txt(245): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(246) " "Verilog HDL assignment warning at charrom.txt(246): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(247) " "Verilog HDL assignment warning at charrom.txt(247): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(248) " "Verilog HDL assignment warning at charrom.txt(248): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(249) " "Verilog HDL assignment warning at charrom.txt(249): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(250) " "Verilog HDL assignment warning at charrom.txt(250): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(251) " "Verilog HDL assignment warning at charrom.txt(251): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(252) " "Verilog HDL assignment warning at charrom.txt(252): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(253) " "Verilog HDL assignment warning at charrom.txt(253): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(254) " "Verilog HDL assignment warning at charrom.txt(254): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(255) " "Verilog HDL assignment warning at charrom.txt(255): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(256) " "Verilog HDL assignment warning at charrom.txt(256): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(257) " "Verilog HDL assignment warning at charrom.txt(257): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(258) " "Verilog HDL assignment warning at charrom.txt(258): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(259) " "Verilog HDL assignment warning at charrom.txt(259): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(260) " "Verilog HDL assignment warning at charrom.txt(260): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(261) " "Verilog HDL assignment warning at charrom.txt(261): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(262) " "Verilog HDL assignment warning at charrom.txt(262): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641729 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(263) " "Verilog HDL assignment warning at charrom.txt(263): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(264) " "Verilog HDL assignment warning at charrom.txt(264): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(265) " "Verilog HDL assignment warning at charrom.txt(265): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(266) " "Verilog HDL assignment warning at charrom.txt(266): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(267) " "Verilog HDL assignment warning at charrom.txt(267): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(268) " "Verilog HDL assignment warning at charrom.txt(268): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(269) " "Verilog HDL assignment warning at charrom.txt(269): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(270) " "Verilog HDL assignment warning at charrom.txt(270): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(271) " "Verilog HDL assignment warning at charrom.txt(271): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(272) " "Verilog HDL assignment warning at charrom.txt(272): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(273) " "Verilog HDL assignment warning at charrom.txt(273): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(274) " "Verilog HDL assignment warning at charrom.txt(274): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(275) " "Verilog HDL assignment warning at charrom.txt(275): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(276) " "Verilog HDL assignment warning at charrom.txt(276): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(277) " "Verilog HDL assignment warning at charrom.txt(277): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(278) " "Verilog HDL assignment warning at charrom.txt(278): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(279) " "Verilog HDL assignment warning at charrom.txt(279): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(280) " "Verilog HDL assignment warning at charrom.txt(280): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(281) " "Verilog HDL assignment warning at charrom.txt(281): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(282) " "Verilog HDL assignment warning at charrom.txt(282): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(283) " "Verilog HDL assignment warning at charrom.txt(283): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(284) " "Verilog HDL assignment warning at charrom.txt(284): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(285) " "Verilog HDL assignment warning at charrom.txt(285): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(286) " "Verilog HDL assignment warning at charrom.txt(286): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(287) " "Verilog HDL assignment warning at charrom.txt(287): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(288) " "Verilog HDL assignment warning at charrom.txt(288): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641730 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(289) " "Verilog HDL assignment warning at charrom.txt(289): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(290) " "Verilog HDL assignment warning at charrom.txt(290): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(291) " "Verilog HDL assignment warning at charrom.txt(291): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(292) " "Verilog HDL assignment warning at charrom.txt(292): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(293) " "Verilog HDL assignment warning at charrom.txt(293): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(294) " "Verilog HDL assignment warning at charrom.txt(294): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(295) " "Verilog HDL assignment warning at charrom.txt(295): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(296) " "Verilog HDL assignment warning at charrom.txt(296): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(297) " "Verilog HDL assignment warning at charrom.txt(297): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(298) " "Verilog HDL assignment warning at charrom.txt(298): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(299) " "Verilog HDL assignment warning at charrom.txt(299): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(300) " "Verilog HDL assignment warning at charrom.txt(300): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(301) " "Verilog HDL assignment warning at charrom.txt(301): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(302) " "Verilog HDL assignment warning at charrom.txt(302): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(303) " "Verilog HDL assignment warning at charrom.txt(303): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(304) " "Verilog HDL assignment warning at charrom.txt(304): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(305) " "Verilog HDL assignment warning at charrom.txt(305): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(306) " "Verilog HDL assignment warning at charrom.txt(306): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(307) " "Verilog HDL assignment warning at charrom.txt(307): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(308) " "Verilog HDL assignment warning at charrom.txt(308): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(309) " "Verilog HDL assignment warning at charrom.txt(309): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(310) " "Verilog HDL assignment warning at charrom.txt(310): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641731 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(311) " "Verilog HDL assignment warning at charrom.txt(311): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(312) " "Verilog HDL assignment warning at charrom.txt(312): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(313) " "Verilog HDL assignment warning at charrom.txt(313): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(314) " "Verilog HDL assignment warning at charrom.txt(314): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(315) " "Verilog HDL assignment warning at charrom.txt(315): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(316) " "Verilog HDL assignment warning at charrom.txt(316): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(317) " "Verilog HDL assignment warning at charrom.txt(317): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(318) " "Verilog HDL assignment warning at charrom.txt(318): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(319) " "Verilog HDL assignment warning at charrom.txt(319): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(320) " "Verilog HDL assignment warning at charrom.txt(320): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(321) " "Verilog HDL assignment warning at charrom.txt(321): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(322) " "Verilog HDL assignment warning at charrom.txt(322): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(323) " "Verilog HDL assignment warning at charrom.txt(323): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(324) " "Verilog HDL assignment warning at charrom.txt(324): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(325) " "Verilog HDL assignment warning at charrom.txt(325): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(326) " "Verilog HDL assignment warning at charrom.txt(326): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(327) " "Verilog HDL assignment warning at charrom.txt(327): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(328) " "Verilog HDL assignment warning at charrom.txt(328): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(329) " "Verilog HDL assignment warning at charrom.txt(329): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(330) " "Verilog HDL assignment warning at charrom.txt(330): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(331) " "Verilog HDL assignment warning at charrom.txt(331): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(332) " "Verilog HDL assignment warning at charrom.txt(332): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(333) " "Verilog HDL assignment warning at charrom.txt(333): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(334) " "Verilog HDL assignment warning at charrom.txt(334): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(335) " "Verilog HDL assignment warning at charrom.txt(335): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(336) " "Verilog HDL assignment warning at charrom.txt(336): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(337) " "Verilog HDL assignment warning at charrom.txt(337): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641732 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(338) " "Verilog HDL assignment warning at charrom.txt(338): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(339) " "Verilog HDL assignment warning at charrom.txt(339): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(340) " "Verilog HDL assignment warning at charrom.txt(340): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(341) " "Verilog HDL assignment warning at charrom.txt(341): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(342) " "Verilog HDL assignment warning at charrom.txt(342): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(343) " "Verilog HDL assignment warning at charrom.txt(343): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(344) " "Verilog HDL assignment warning at charrom.txt(344): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(345) " "Verilog HDL assignment warning at charrom.txt(345): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(346) " "Verilog HDL assignment warning at charrom.txt(346): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(347) " "Verilog HDL assignment warning at charrom.txt(347): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(348) " "Verilog HDL assignment warning at charrom.txt(348): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(349) " "Verilog HDL assignment warning at charrom.txt(349): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(350) " "Verilog HDL assignment warning at charrom.txt(350): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(351) " "Verilog HDL assignment warning at charrom.txt(351): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(352) " "Verilog HDL assignment warning at charrom.txt(352): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(353) " "Verilog HDL assignment warning at charrom.txt(353): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(354) " "Verilog HDL assignment warning at charrom.txt(354): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(355) " "Verilog HDL assignment warning at charrom.txt(355): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(356) " "Verilog HDL assignment warning at charrom.txt(356): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(357) " "Verilog HDL assignment warning at charrom.txt(357): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(358) " "Verilog HDL assignment warning at charrom.txt(358): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(359) " "Verilog HDL assignment warning at charrom.txt(359): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(360) " "Verilog HDL assignment warning at charrom.txt(360): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(361) " "Verilog HDL assignment warning at charrom.txt(361): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(362) " "Verilog HDL assignment warning at charrom.txt(362): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641733 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(363) " "Verilog HDL assignment warning at charrom.txt(363): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(364) " "Verilog HDL assignment warning at charrom.txt(364): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(365) " "Verilog HDL assignment warning at charrom.txt(365): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(366) " "Verilog HDL assignment warning at charrom.txt(366): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(367) " "Verilog HDL assignment warning at charrom.txt(367): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(368) " "Verilog HDL assignment warning at charrom.txt(368): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(369) " "Verilog HDL assignment warning at charrom.txt(369): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(370) " "Verilog HDL assignment warning at charrom.txt(370): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(371) " "Verilog HDL assignment warning at charrom.txt(371): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(372) " "Verilog HDL assignment warning at charrom.txt(372): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(373) " "Verilog HDL assignment warning at charrom.txt(373): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(374) " "Verilog HDL assignment warning at charrom.txt(374): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(375) " "Verilog HDL assignment warning at charrom.txt(375): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(376) " "Verilog HDL assignment warning at charrom.txt(376): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(377) " "Verilog HDL assignment warning at charrom.txt(377): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(378) " "Verilog HDL assignment warning at charrom.txt(378): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(379) " "Verilog HDL assignment warning at charrom.txt(379): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(380) " "Verilog HDL assignment warning at charrom.txt(380): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(381) " "Verilog HDL assignment warning at charrom.txt(381): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(382) " "Verilog HDL assignment warning at charrom.txt(382): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(383) " "Verilog HDL assignment warning at charrom.txt(383): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(384) " "Verilog HDL assignment warning at charrom.txt(384): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(385) " "Verilog HDL assignment warning at charrom.txt(385): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(386) " "Verilog HDL assignment warning at charrom.txt(386): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(387) " "Verilog HDL assignment warning at charrom.txt(387): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(388) " "Verilog HDL assignment warning at charrom.txt(388): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(389) " "Verilog HDL assignment warning at charrom.txt(389): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641734 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(390) " "Verilog HDL assignment warning at charrom.txt(390): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(391) " "Verilog HDL assignment warning at charrom.txt(391): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(392) " "Verilog HDL assignment warning at charrom.txt(392): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(393) " "Verilog HDL assignment warning at charrom.txt(393): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(394) " "Verilog HDL assignment warning at charrom.txt(394): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(395) " "Verilog HDL assignment warning at charrom.txt(395): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(396) " "Verilog HDL assignment warning at charrom.txt(396): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(397) " "Verilog HDL assignment warning at charrom.txt(397): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(398) " "Verilog HDL assignment warning at charrom.txt(398): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(399) " "Verilog HDL assignment warning at charrom.txt(399): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(400) " "Verilog HDL assignment warning at charrom.txt(400): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(401) " "Verilog HDL assignment warning at charrom.txt(401): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(402) " "Verilog HDL assignment warning at charrom.txt(402): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(403) " "Verilog HDL assignment warning at charrom.txt(403): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(404) " "Verilog HDL assignment warning at charrom.txt(404): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(405) " "Verilog HDL assignment warning at charrom.txt(405): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(406) " "Verilog HDL assignment warning at charrom.txt(406): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(407) " "Verilog HDL assignment warning at charrom.txt(407): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(408) " "Verilog HDL assignment warning at charrom.txt(408): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(409) " "Verilog HDL assignment warning at charrom.txt(409): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(410) " "Verilog HDL assignment warning at charrom.txt(410): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(411) " "Verilog HDL assignment warning at charrom.txt(411): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(412) " "Verilog HDL assignment warning at charrom.txt(412): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(413) " "Verilog HDL assignment warning at charrom.txt(413): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(414) " "Verilog HDL assignment warning at charrom.txt(414): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(415) " "Verilog HDL assignment warning at charrom.txt(415): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641735 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(416) " "Verilog HDL assignment warning at charrom.txt(416): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(417) " "Verilog HDL assignment warning at charrom.txt(417): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(418) " "Verilog HDL assignment warning at charrom.txt(418): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(419) " "Verilog HDL assignment warning at charrom.txt(419): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(420) " "Verilog HDL assignment warning at charrom.txt(420): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(421) " "Verilog HDL assignment warning at charrom.txt(421): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(422) " "Verilog HDL assignment warning at charrom.txt(422): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(423) " "Verilog HDL assignment warning at charrom.txt(423): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(424) " "Verilog HDL assignment warning at charrom.txt(424): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(425) " "Verilog HDL assignment warning at charrom.txt(425): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(426) " "Verilog HDL assignment warning at charrom.txt(426): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(427) " "Verilog HDL assignment warning at charrom.txt(427): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(428) " "Verilog HDL assignment warning at charrom.txt(428): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(429) " "Verilog HDL assignment warning at charrom.txt(429): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(430) " "Verilog HDL assignment warning at charrom.txt(430): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(431) " "Verilog HDL assignment warning at charrom.txt(431): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(432) " "Verilog HDL assignment warning at charrom.txt(432): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(433) " "Verilog HDL assignment warning at charrom.txt(433): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(434) " "Verilog HDL assignment warning at charrom.txt(434): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(435) " "Verilog HDL assignment warning at charrom.txt(435): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(436) " "Verilog HDL assignment warning at charrom.txt(436): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(437) " "Verilog HDL assignment warning at charrom.txt(437): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(438) " "Verilog HDL assignment warning at charrom.txt(438): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(439) " "Verilog HDL assignment warning at charrom.txt(439): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(440) " "Verilog HDL assignment warning at charrom.txt(440): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(441) " "Verilog HDL assignment warning at charrom.txt(441): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(442) " "Verilog HDL assignment warning at charrom.txt(442): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641736 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(443) " "Verilog HDL assignment warning at charrom.txt(443): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(444) " "Verilog HDL assignment warning at charrom.txt(444): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(445) " "Verilog HDL assignment warning at charrom.txt(445): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(446) " "Verilog HDL assignment warning at charrom.txt(446): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(447) " "Verilog HDL assignment warning at charrom.txt(447): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(448) " "Verilog HDL assignment warning at charrom.txt(448): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(449) " "Verilog HDL assignment warning at charrom.txt(449): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(450) " "Verilog HDL assignment warning at charrom.txt(450): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(451) " "Verilog HDL assignment warning at charrom.txt(451): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(452) " "Verilog HDL assignment warning at charrom.txt(452): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(453) " "Verilog HDL assignment warning at charrom.txt(453): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(454) " "Verilog HDL assignment warning at charrom.txt(454): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(455) " "Verilog HDL assignment warning at charrom.txt(455): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(456) " "Verilog HDL assignment warning at charrom.txt(456): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(457) " "Verilog HDL assignment warning at charrom.txt(457): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(458) " "Verilog HDL assignment warning at charrom.txt(458): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(459) " "Verilog HDL assignment warning at charrom.txt(459): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(460) " "Verilog HDL assignment warning at charrom.txt(460): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(461) " "Verilog HDL assignment warning at charrom.txt(461): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(462) " "Verilog HDL assignment warning at charrom.txt(462): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(463) " "Verilog HDL assignment warning at charrom.txt(463): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(464) " "Verilog HDL assignment warning at charrom.txt(464): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(465) " "Verilog HDL assignment warning at charrom.txt(465): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(466) " "Verilog HDL assignment warning at charrom.txt(466): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(467) " "Verilog HDL assignment warning at charrom.txt(467): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(468) " "Verilog HDL assignment warning at charrom.txt(468): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641737 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(469) " "Verilog HDL assignment warning at charrom.txt(469): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(470) " "Verilog HDL assignment warning at charrom.txt(470): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(471) " "Verilog HDL assignment warning at charrom.txt(471): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(472) " "Verilog HDL assignment warning at charrom.txt(472): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(473) " "Verilog HDL assignment warning at charrom.txt(473): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(474) " "Verilog HDL assignment warning at charrom.txt(474): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(475) " "Verilog HDL assignment warning at charrom.txt(475): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(476) " "Verilog HDL assignment warning at charrom.txt(476): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(477) " "Verilog HDL assignment warning at charrom.txt(477): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(478) " "Verilog HDL assignment warning at charrom.txt(478): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(479) " "Verilog HDL assignment warning at charrom.txt(479): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(480) " "Verilog HDL assignment warning at charrom.txt(480): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(481) " "Verilog HDL assignment warning at charrom.txt(481): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(482) " "Verilog HDL assignment warning at charrom.txt(482): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(483) " "Verilog HDL assignment warning at charrom.txt(483): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(484) " "Verilog HDL assignment warning at charrom.txt(484): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(485) " "Verilog HDL assignment warning at charrom.txt(485): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(486) " "Verilog HDL assignment warning at charrom.txt(486): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(487) " "Verilog HDL assignment warning at charrom.txt(487): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(488) " "Verilog HDL assignment warning at charrom.txt(488): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(489) " "Verilog HDL assignment warning at charrom.txt(489): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(490) " "Verilog HDL assignment warning at charrom.txt(490): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641738 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(491) " "Verilog HDL assignment warning at charrom.txt(491): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(492) " "Verilog HDL assignment warning at charrom.txt(492): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(493) " "Verilog HDL assignment warning at charrom.txt(493): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(494) " "Verilog HDL assignment warning at charrom.txt(494): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(495) " "Verilog HDL assignment warning at charrom.txt(495): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(496) " "Verilog HDL assignment warning at charrom.txt(496): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(497) " "Verilog HDL assignment warning at charrom.txt(497): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(498) " "Verilog HDL assignment warning at charrom.txt(498): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(499) " "Verilog HDL assignment warning at charrom.txt(499): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(500) " "Verilog HDL assignment warning at charrom.txt(500): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(501) " "Verilog HDL assignment warning at charrom.txt(501): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(502) " "Verilog HDL assignment warning at charrom.txt(502): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(503) " "Verilog HDL assignment warning at charrom.txt(503): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(504) " "Verilog HDL assignment warning at charrom.txt(504): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(505) " "Verilog HDL assignment warning at charrom.txt(505): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(506) " "Verilog HDL assignment warning at charrom.txt(506): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(507) " "Verilog HDL assignment warning at charrom.txt(507): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(508) " "Verilog HDL assignment warning at charrom.txt(508): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(509) " "Verilog HDL assignment warning at charrom.txt(509): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(510) " "Verilog HDL assignment warning at charrom.txt(510): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(511) " "Verilog HDL assignment warning at charrom.txt(511): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(512) " "Verilog HDL assignment warning at charrom.txt(512): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(513) " "Verilog HDL assignment warning at charrom.txt(513): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641739 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(514) " "Verilog HDL assignment warning at charrom.txt(514): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(515) " "Verilog HDL assignment warning at charrom.txt(515): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(516) " "Verilog HDL assignment warning at charrom.txt(516): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(517) " "Verilog HDL assignment warning at charrom.txt(517): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(518) " "Verilog HDL assignment warning at charrom.txt(518): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(519) " "Verilog HDL assignment warning at charrom.txt(519): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(520) " "Verilog HDL assignment warning at charrom.txt(520): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(521) " "Verilog HDL assignment warning at charrom.txt(521): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(522) " "Verilog HDL assignment warning at charrom.txt(522): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(523) " "Verilog HDL assignment warning at charrom.txt(523): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(524) " "Verilog HDL assignment warning at charrom.txt(524): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(525) " "Verilog HDL assignment warning at charrom.txt(525): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(526) " "Verilog HDL assignment warning at charrom.txt(526): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(527) " "Verilog HDL assignment warning at charrom.txt(527): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(528) " "Verilog HDL assignment warning at charrom.txt(528): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(529) " "Verilog HDL assignment warning at charrom.txt(529): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(530) " "Verilog HDL assignment warning at charrom.txt(530): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(531) " "Verilog HDL assignment warning at charrom.txt(531): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(532) " "Verilog HDL assignment warning at charrom.txt(532): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(533) " "Verilog HDL assignment warning at charrom.txt(533): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(534) " "Verilog HDL assignment warning at charrom.txt(534): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(535) " "Verilog HDL assignment warning at charrom.txt(535): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(536) " "Verilog HDL assignment warning at charrom.txt(536): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(537) " "Verilog HDL assignment warning at charrom.txt(537): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641740 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(538) " "Verilog HDL assignment warning at charrom.txt(538): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(539) " "Verilog HDL assignment warning at charrom.txt(539): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(540) " "Verilog HDL assignment warning at charrom.txt(540): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(541) " "Verilog HDL assignment warning at charrom.txt(541): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(542) " "Verilog HDL assignment warning at charrom.txt(542): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(543) " "Verilog HDL assignment warning at charrom.txt(543): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(544) " "Verilog HDL assignment warning at charrom.txt(544): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(545) " "Verilog HDL assignment warning at charrom.txt(545): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(546) " "Verilog HDL assignment warning at charrom.txt(546): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(547) " "Verilog HDL assignment warning at charrom.txt(547): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(548) " "Verilog HDL assignment warning at charrom.txt(548): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(549) " "Verilog HDL assignment warning at charrom.txt(549): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(550) " "Verilog HDL assignment warning at charrom.txt(550): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(551) " "Verilog HDL assignment warning at charrom.txt(551): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(552) " "Verilog HDL assignment warning at charrom.txt(552): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(553) " "Verilog HDL assignment warning at charrom.txt(553): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(554) " "Verilog HDL assignment warning at charrom.txt(554): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(555) " "Verilog HDL assignment warning at charrom.txt(555): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(556) " "Verilog HDL assignment warning at charrom.txt(556): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(557) " "Verilog HDL assignment warning at charrom.txt(557): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(558) " "Verilog HDL assignment warning at charrom.txt(558): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(559) " "Verilog HDL assignment warning at charrom.txt(559): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(560) " "Verilog HDL assignment warning at charrom.txt(560): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(561) " "Verilog HDL assignment warning at charrom.txt(561): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(562) " "Verilog HDL assignment warning at charrom.txt(562): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(563) " "Verilog HDL assignment warning at charrom.txt(563): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(564) " "Verilog HDL assignment warning at charrom.txt(564): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641741 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(565) " "Verilog HDL assignment warning at charrom.txt(565): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(566) " "Verilog HDL assignment warning at charrom.txt(566): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(567) " "Verilog HDL assignment warning at charrom.txt(567): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(568) " "Verilog HDL assignment warning at charrom.txt(568): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(569) " "Verilog HDL assignment warning at charrom.txt(569): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(570) " "Verilog HDL assignment warning at charrom.txt(570): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(571) " "Verilog HDL assignment warning at charrom.txt(571): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(572) " "Verilog HDL assignment warning at charrom.txt(572): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(573) " "Verilog HDL assignment warning at charrom.txt(573): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(574) " "Verilog HDL assignment warning at charrom.txt(574): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(575) " "Verilog HDL assignment warning at charrom.txt(575): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(576) " "Verilog HDL assignment warning at charrom.txt(576): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(577) " "Verilog HDL assignment warning at charrom.txt(577): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(578) " "Verilog HDL assignment warning at charrom.txt(578): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(579) " "Verilog HDL assignment warning at charrom.txt(579): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(580) " "Verilog HDL assignment warning at charrom.txt(580): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(581) " "Verilog HDL assignment warning at charrom.txt(581): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(582) " "Verilog HDL assignment warning at charrom.txt(582): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(583) " "Verilog HDL assignment warning at charrom.txt(583): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(584) " "Verilog HDL assignment warning at charrom.txt(584): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(585) " "Verilog HDL assignment warning at charrom.txt(585): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(586) " "Verilog HDL assignment warning at charrom.txt(586): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(587) " "Verilog HDL assignment warning at charrom.txt(587): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(588) " "Verilog HDL assignment warning at charrom.txt(588): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(589) " "Verilog HDL assignment warning at charrom.txt(589): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(590) " "Verilog HDL assignment warning at charrom.txt(590): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641742 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(591) " "Verilog HDL assignment warning at charrom.txt(591): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(592) " "Verilog HDL assignment warning at charrom.txt(592): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(593) " "Verilog HDL assignment warning at charrom.txt(593): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(594) " "Verilog HDL assignment warning at charrom.txt(594): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(595) " "Verilog HDL assignment warning at charrom.txt(595): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(596) " "Verilog HDL assignment warning at charrom.txt(596): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(597) " "Verilog HDL assignment warning at charrom.txt(597): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(598) " "Verilog HDL assignment warning at charrom.txt(598): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(599) " "Verilog HDL assignment warning at charrom.txt(599): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(600) " "Verilog HDL assignment warning at charrom.txt(600): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(601) " "Verilog HDL assignment warning at charrom.txt(601): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(602) " "Verilog HDL assignment warning at charrom.txt(602): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(603) " "Verilog HDL assignment warning at charrom.txt(603): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(604) " "Verilog HDL assignment warning at charrom.txt(604): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(605) " "Verilog HDL assignment warning at charrom.txt(605): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(606) " "Verilog HDL assignment warning at charrom.txt(606): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(607) " "Verilog HDL assignment warning at charrom.txt(607): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(608) " "Verilog HDL assignment warning at charrom.txt(608): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(609) " "Verilog HDL assignment warning at charrom.txt(609): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(610) " "Verilog HDL assignment warning at charrom.txt(610): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(611) " "Verilog HDL assignment warning at charrom.txt(611): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(612) " "Verilog HDL assignment warning at charrom.txt(612): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(613) " "Verilog HDL assignment warning at charrom.txt(613): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(614) " "Verilog HDL assignment warning at charrom.txt(614): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(615) " "Verilog HDL assignment warning at charrom.txt(615): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(616) " "Verilog HDL assignment warning at charrom.txt(616): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(617) " "Verilog HDL assignment warning at charrom.txt(617): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641743 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(618) " "Verilog HDL assignment warning at charrom.txt(618): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(619) " "Verilog HDL assignment warning at charrom.txt(619): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(620) " "Verilog HDL assignment warning at charrom.txt(620): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(621) " "Verilog HDL assignment warning at charrom.txt(621): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(622) " "Verilog HDL assignment warning at charrom.txt(622): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(623) " "Verilog HDL assignment warning at charrom.txt(623): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(624) " "Verilog HDL assignment warning at charrom.txt(624): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(625) " "Verilog HDL assignment warning at charrom.txt(625): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(626) " "Verilog HDL assignment warning at charrom.txt(626): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(627) " "Verilog HDL assignment warning at charrom.txt(627): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(628) " "Verilog HDL assignment warning at charrom.txt(628): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(629) " "Verilog HDL assignment warning at charrom.txt(629): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(630) " "Verilog HDL assignment warning at charrom.txt(630): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(631) " "Verilog HDL assignment warning at charrom.txt(631): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(632) " "Verilog HDL assignment warning at charrom.txt(632): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(633) " "Verilog HDL assignment warning at charrom.txt(633): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(634) " "Verilog HDL assignment warning at charrom.txt(634): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(635) " "Verilog HDL assignment warning at charrom.txt(635): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(636) " "Verilog HDL assignment warning at charrom.txt(636): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(637) " "Verilog HDL assignment warning at charrom.txt(637): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(638) " "Verilog HDL assignment warning at charrom.txt(638): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(639) " "Verilog HDL assignment warning at charrom.txt(639): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(640) " "Verilog HDL assignment warning at charrom.txt(640): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(641) " "Verilog HDL assignment warning at charrom.txt(641): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(642) " "Verilog HDL assignment warning at charrom.txt(642): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(643) " "Verilog HDL assignment warning at charrom.txt(643): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(644) " "Verilog HDL assignment warning at charrom.txt(644): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641744 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(645) " "Verilog HDL assignment warning at charrom.txt(645): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(646) " "Verilog HDL assignment warning at charrom.txt(646): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(647) " "Verilog HDL assignment warning at charrom.txt(647): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(648) " "Verilog HDL assignment warning at charrom.txt(648): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(649) " "Verilog HDL assignment warning at charrom.txt(649): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(650) " "Verilog HDL assignment warning at charrom.txt(650): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(651) " "Verilog HDL assignment warning at charrom.txt(651): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(652) " "Verilog HDL assignment warning at charrom.txt(652): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(653) " "Verilog HDL assignment warning at charrom.txt(653): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(654) " "Verilog HDL assignment warning at charrom.txt(654): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(655) " "Verilog HDL assignment warning at charrom.txt(655): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(656) " "Verilog HDL assignment warning at charrom.txt(656): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(657) " "Verilog HDL assignment warning at charrom.txt(657): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(658) " "Verilog HDL assignment warning at charrom.txt(658): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(659) " "Verilog HDL assignment warning at charrom.txt(659): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(660) " "Verilog HDL assignment warning at charrom.txt(660): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(661) " "Verilog HDL assignment warning at charrom.txt(661): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(662) " "Verilog HDL assignment warning at charrom.txt(662): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(663) " "Verilog HDL assignment warning at charrom.txt(663): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(664) " "Verilog HDL assignment warning at charrom.txt(664): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(665) " "Verilog HDL assignment warning at charrom.txt(665): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(666) " "Verilog HDL assignment warning at charrom.txt(666): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(667) " "Verilog HDL assignment warning at charrom.txt(667): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(668) " "Verilog HDL assignment warning at charrom.txt(668): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(669) " "Verilog HDL assignment warning at charrom.txt(669): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(670) " "Verilog HDL assignment warning at charrom.txt(670): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(671) " "Verilog HDL assignment warning at charrom.txt(671): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641745 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(672) " "Verilog HDL assignment warning at charrom.txt(672): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(673) " "Verilog HDL assignment warning at charrom.txt(673): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(674) " "Verilog HDL assignment warning at charrom.txt(674): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(675) " "Verilog HDL assignment warning at charrom.txt(675): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(676) " "Verilog HDL assignment warning at charrom.txt(676): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(677) " "Verilog HDL assignment warning at charrom.txt(677): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(678) " "Verilog HDL assignment warning at charrom.txt(678): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(679) " "Verilog HDL assignment warning at charrom.txt(679): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(680) " "Verilog HDL assignment warning at charrom.txt(680): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(681) " "Verilog HDL assignment warning at charrom.txt(681): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(682) " "Verilog HDL assignment warning at charrom.txt(682): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(683) " "Verilog HDL assignment warning at charrom.txt(683): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(684) " "Verilog HDL assignment warning at charrom.txt(684): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(685) " "Verilog HDL assignment warning at charrom.txt(685): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(686) " "Verilog HDL assignment warning at charrom.txt(686): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(687) " "Verilog HDL assignment warning at charrom.txt(687): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(688) " "Verilog HDL assignment warning at charrom.txt(688): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(689) " "Verilog HDL assignment warning at charrom.txt(689): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(690) " "Verilog HDL assignment warning at charrom.txt(690): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(691) " "Verilog HDL assignment warning at charrom.txt(691): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(692) " "Verilog HDL assignment warning at charrom.txt(692): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(693) " "Verilog HDL assignment warning at charrom.txt(693): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(694) " "Verilog HDL assignment warning at charrom.txt(694): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(695) " "Verilog HDL assignment warning at charrom.txt(695): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(696) " "Verilog HDL assignment warning at charrom.txt(696): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(697) " "Verilog HDL assignment warning at charrom.txt(697): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(698) " "Verilog HDL assignment warning at charrom.txt(698): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641746 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(699) " "Verilog HDL assignment warning at charrom.txt(699): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(700) " "Verilog HDL assignment warning at charrom.txt(700): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(701) " "Verilog HDL assignment warning at charrom.txt(701): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(702) " "Verilog HDL assignment warning at charrom.txt(702): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(703) " "Verilog HDL assignment warning at charrom.txt(703): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(704) " "Verilog HDL assignment warning at charrom.txt(704): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(705) " "Verilog HDL assignment warning at charrom.txt(705): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(706) " "Verilog HDL assignment warning at charrom.txt(706): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(707) " "Verilog HDL assignment warning at charrom.txt(707): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(708) " "Verilog HDL assignment warning at charrom.txt(708): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(709) " "Verilog HDL assignment warning at charrom.txt(709): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(710) " "Verilog HDL assignment warning at charrom.txt(710): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(711) " "Verilog HDL assignment warning at charrom.txt(711): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(712) " "Verilog HDL assignment warning at charrom.txt(712): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(713) " "Verilog HDL assignment warning at charrom.txt(713): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(714) " "Verilog HDL assignment warning at charrom.txt(714): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641747 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(715) " "Verilog HDL assignment warning at charrom.txt(715): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(716) " "Verilog HDL assignment warning at charrom.txt(716): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(717) " "Verilog HDL assignment warning at charrom.txt(717): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(718) " "Verilog HDL assignment warning at charrom.txt(718): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(719) " "Verilog HDL assignment warning at charrom.txt(719): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(720) " "Verilog HDL assignment warning at charrom.txt(720): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(721) " "Verilog HDL assignment warning at charrom.txt(721): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(722) " "Verilog HDL assignment warning at charrom.txt(722): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(723) " "Verilog HDL assignment warning at charrom.txt(723): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(724) " "Verilog HDL assignment warning at charrom.txt(724): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(725) " "Verilog HDL assignment warning at charrom.txt(725): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(726) " "Verilog HDL assignment warning at charrom.txt(726): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(727) " "Verilog HDL assignment warning at charrom.txt(727): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(728) " "Verilog HDL assignment warning at charrom.txt(728): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(729) " "Verilog HDL assignment warning at charrom.txt(729): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641748 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(730) " "Verilog HDL assignment warning at charrom.txt(730): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(731) " "Verilog HDL assignment warning at charrom.txt(731): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(732) " "Verilog HDL assignment warning at charrom.txt(732): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(733) " "Verilog HDL assignment warning at charrom.txt(733): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(734) " "Verilog HDL assignment warning at charrom.txt(734): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(735) " "Verilog HDL assignment warning at charrom.txt(735): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(736) " "Verilog HDL assignment warning at charrom.txt(736): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(737) " "Verilog HDL assignment warning at charrom.txt(737): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(738) " "Verilog HDL assignment warning at charrom.txt(738): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(739) " "Verilog HDL assignment warning at charrom.txt(739): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(740) " "Verilog HDL assignment warning at charrom.txt(740): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(741) " "Verilog HDL assignment warning at charrom.txt(741): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(742) " "Verilog HDL assignment warning at charrom.txt(742): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(743) " "Verilog HDL assignment warning at charrom.txt(743): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(744) " "Verilog HDL assignment warning at charrom.txt(744): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641749 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(745) " "Verilog HDL assignment warning at charrom.txt(745): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(746) " "Verilog HDL assignment warning at charrom.txt(746): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(747) " "Verilog HDL assignment warning at charrom.txt(747): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(748) " "Verilog HDL assignment warning at charrom.txt(748): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(749) " "Verilog HDL assignment warning at charrom.txt(749): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(750) " "Verilog HDL assignment warning at charrom.txt(750): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(751) " "Verilog HDL assignment warning at charrom.txt(751): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(752) " "Verilog HDL assignment warning at charrom.txt(752): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(753) " "Verilog HDL assignment warning at charrom.txt(753): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(754) " "Verilog HDL assignment warning at charrom.txt(754): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(755) " "Verilog HDL assignment warning at charrom.txt(755): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(756) " "Verilog HDL assignment warning at charrom.txt(756): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(757) " "Verilog HDL assignment warning at charrom.txt(757): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(758) " "Verilog HDL assignment warning at charrom.txt(758): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(759) " "Verilog HDL assignment warning at charrom.txt(759): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641750 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(760) " "Verilog HDL assignment warning at charrom.txt(760): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(761) " "Verilog HDL assignment warning at charrom.txt(761): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(762) " "Verilog HDL assignment warning at charrom.txt(762): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(763) " "Verilog HDL assignment warning at charrom.txt(763): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(764) " "Verilog HDL assignment warning at charrom.txt(764): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(765) " "Verilog HDL assignment warning at charrom.txt(765): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(766) " "Verilog HDL assignment warning at charrom.txt(766): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(767) " "Verilog HDL assignment warning at charrom.txt(767): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(768) " "Verilog HDL assignment warning at charrom.txt(768): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(769) " "Verilog HDL assignment warning at charrom.txt(769): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(770) " "Verilog HDL assignment warning at charrom.txt(770): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(771) " "Verilog HDL assignment warning at charrom.txt(771): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(772) " "Verilog HDL assignment warning at charrom.txt(772): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(773) " "Verilog HDL assignment warning at charrom.txt(773): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(774) " "Verilog HDL assignment warning at charrom.txt(774): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(775) " "Verilog HDL assignment warning at charrom.txt(775): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641751 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(776) " "Verilog HDL assignment warning at charrom.txt(776): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(777) " "Verilog HDL assignment warning at charrom.txt(777): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(778) " "Verilog HDL assignment warning at charrom.txt(778): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(779) " "Verilog HDL assignment warning at charrom.txt(779): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(780) " "Verilog HDL assignment warning at charrom.txt(780): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(781) " "Verilog HDL assignment warning at charrom.txt(781): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(782) " "Verilog HDL assignment warning at charrom.txt(782): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(783) " "Verilog HDL assignment warning at charrom.txt(783): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(784) " "Verilog HDL assignment warning at charrom.txt(784): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(785) " "Verilog HDL assignment warning at charrom.txt(785): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(786) " "Verilog HDL assignment warning at charrom.txt(786): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(787) " "Verilog HDL assignment warning at charrom.txt(787): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(788) " "Verilog HDL assignment warning at charrom.txt(788): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(789) " "Verilog HDL assignment warning at charrom.txt(789): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(790) " "Verilog HDL assignment warning at charrom.txt(790): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641752 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(791) " "Verilog HDL assignment warning at charrom.txt(791): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(792) " "Verilog HDL assignment warning at charrom.txt(792): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(793) " "Verilog HDL assignment warning at charrom.txt(793): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(794) " "Verilog HDL assignment warning at charrom.txt(794): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(795) " "Verilog HDL assignment warning at charrom.txt(795): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(796) " "Verilog HDL assignment warning at charrom.txt(796): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(797) " "Verilog HDL assignment warning at charrom.txt(797): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(798) " "Verilog HDL assignment warning at charrom.txt(798): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(799) " "Verilog HDL assignment warning at charrom.txt(799): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(800) " "Verilog HDL assignment warning at charrom.txt(800): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(801) " "Verilog HDL assignment warning at charrom.txt(801): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(802) " "Verilog HDL assignment warning at charrom.txt(802): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(803) " "Verilog HDL assignment warning at charrom.txt(803): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(804) " "Verilog HDL assignment warning at charrom.txt(804): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(805) " "Verilog HDL assignment warning at charrom.txt(805): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(806) " "Verilog HDL assignment warning at charrom.txt(806): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641753 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(807) " "Verilog HDL assignment warning at charrom.txt(807): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(808) " "Verilog HDL assignment warning at charrom.txt(808): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(809) " "Verilog HDL assignment warning at charrom.txt(809): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(810) " "Verilog HDL assignment warning at charrom.txt(810): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(811) " "Verilog HDL assignment warning at charrom.txt(811): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(812) " "Verilog HDL assignment warning at charrom.txt(812): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(813) " "Verilog HDL assignment warning at charrom.txt(813): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(814) " "Verilog HDL assignment warning at charrom.txt(814): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(815) " "Verilog HDL assignment warning at charrom.txt(815): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(816) " "Verilog HDL assignment warning at charrom.txt(816): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(817) " "Verilog HDL assignment warning at charrom.txt(817): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(818) " "Verilog HDL assignment warning at charrom.txt(818): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(819) " "Verilog HDL assignment warning at charrom.txt(819): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(820) " "Verilog HDL assignment warning at charrom.txt(820): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(821) " "Verilog HDL assignment warning at charrom.txt(821): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(822) " "Verilog HDL assignment warning at charrom.txt(822): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641754 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(823) " "Verilog HDL assignment warning at charrom.txt(823): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(824) " "Verilog HDL assignment warning at charrom.txt(824): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(825) " "Verilog HDL assignment warning at charrom.txt(825): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(826) " "Verilog HDL assignment warning at charrom.txt(826): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(827) " "Verilog HDL assignment warning at charrom.txt(827): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(828) " "Verilog HDL assignment warning at charrom.txt(828): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(829) " "Verilog HDL assignment warning at charrom.txt(829): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(830) " "Verilog HDL assignment warning at charrom.txt(830): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(831) " "Verilog HDL assignment warning at charrom.txt(831): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(832) " "Verilog HDL assignment warning at charrom.txt(832): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(833) " "Verilog HDL assignment warning at charrom.txt(833): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(834) " "Verilog HDL assignment warning at charrom.txt(834): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(835) " "Verilog HDL assignment warning at charrom.txt(835): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(836) " "Verilog HDL assignment warning at charrom.txt(836): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(837) " "Verilog HDL assignment warning at charrom.txt(837): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641755 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(838) " "Verilog HDL assignment warning at charrom.txt(838): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(839) " "Verilog HDL assignment warning at charrom.txt(839): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(840) " "Verilog HDL assignment warning at charrom.txt(840): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(841) " "Verilog HDL assignment warning at charrom.txt(841): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(842) " "Verilog HDL assignment warning at charrom.txt(842): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(843) " "Verilog HDL assignment warning at charrom.txt(843): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(844) " "Verilog HDL assignment warning at charrom.txt(844): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(845) " "Verilog HDL assignment warning at charrom.txt(845): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(846) " "Verilog HDL assignment warning at charrom.txt(846): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(847) " "Verilog HDL assignment warning at charrom.txt(847): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(848) " "Verilog HDL assignment warning at charrom.txt(848): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(849) " "Verilog HDL assignment warning at charrom.txt(849): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(850) " "Verilog HDL assignment warning at charrom.txt(850): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(851) " "Verilog HDL assignment warning at charrom.txt(851): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(852) " "Verilog HDL assignment warning at charrom.txt(852): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(853) " "Verilog HDL assignment warning at charrom.txt(853): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641756 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(854) " "Verilog HDL assignment warning at charrom.txt(854): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(855) " "Verilog HDL assignment warning at charrom.txt(855): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(856) " "Verilog HDL assignment warning at charrom.txt(856): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(857) " "Verilog HDL assignment warning at charrom.txt(857): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(858) " "Verilog HDL assignment warning at charrom.txt(858): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(859) " "Verilog HDL assignment warning at charrom.txt(859): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(860) " "Verilog HDL assignment warning at charrom.txt(860): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(861) " "Verilog HDL assignment warning at charrom.txt(861): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(862) " "Verilog HDL assignment warning at charrom.txt(862): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(863) " "Verilog HDL assignment warning at charrom.txt(863): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(864) " "Verilog HDL assignment warning at charrom.txt(864): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(865) " "Verilog HDL assignment warning at charrom.txt(865): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(866) " "Verilog HDL assignment warning at charrom.txt(866): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(867) " "Verilog HDL assignment warning at charrom.txt(867): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641757 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(868) " "Verilog HDL assignment warning at charrom.txt(868): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(869) " "Verilog HDL assignment warning at charrom.txt(869): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(870) " "Verilog HDL assignment warning at charrom.txt(870): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(871) " "Verilog HDL assignment warning at charrom.txt(871): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(872) " "Verilog HDL assignment warning at charrom.txt(872): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(873) " "Verilog HDL assignment warning at charrom.txt(873): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(874) " "Verilog HDL assignment warning at charrom.txt(874): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(875) " "Verilog HDL assignment warning at charrom.txt(875): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(876) " "Verilog HDL assignment warning at charrom.txt(876): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(877) " "Verilog HDL assignment warning at charrom.txt(877): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(878) " "Verilog HDL assignment warning at charrom.txt(878): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(879) " "Verilog HDL assignment warning at charrom.txt(879): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(880) " "Verilog HDL assignment warning at charrom.txt(880): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641758 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(881) " "Verilog HDL assignment warning at charrom.txt(881): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(882) " "Verilog HDL assignment warning at charrom.txt(882): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(883) " "Verilog HDL assignment warning at charrom.txt(883): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(884) " "Verilog HDL assignment warning at charrom.txt(884): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(885) " "Verilog HDL assignment warning at charrom.txt(885): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(886) " "Verilog HDL assignment warning at charrom.txt(886): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(887) " "Verilog HDL assignment warning at charrom.txt(887): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(888) " "Verilog HDL assignment warning at charrom.txt(888): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(889) " "Verilog HDL assignment warning at charrom.txt(889): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(890) " "Verilog HDL assignment warning at charrom.txt(890): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(891) " "Verilog HDL assignment warning at charrom.txt(891): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(892) " "Verilog HDL assignment warning at charrom.txt(892): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(893) " "Verilog HDL assignment warning at charrom.txt(893): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(894) " "Verilog HDL assignment warning at charrom.txt(894): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641759 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(895) " "Verilog HDL assignment warning at charrom.txt(895): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(896) " "Verilog HDL assignment warning at charrom.txt(896): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(897) " "Verilog HDL assignment warning at charrom.txt(897): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(898) " "Verilog HDL assignment warning at charrom.txt(898): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(899) " "Verilog HDL assignment warning at charrom.txt(899): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(900) " "Verilog HDL assignment warning at charrom.txt(900): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(901) " "Verilog HDL assignment warning at charrom.txt(901): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(902) " "Verilog HDL assignment warning at charrom.txt(902): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(903) " "Verilog HDL assignment warning at charrom.txt(903): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(904) " "Verilog HDL assignment warning at charrom.txt(904): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(905) " "Verilog HDL assignment warning at charrom.txt(905): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(906) " "Verilog HDL assignment warning at charrom.txt(906): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(907) " "Verilog HDL assignment warning at charrom.txt(907): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(908) " "Verilog HDL assignment warning at charrom.txt(908): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(909) " "Verilog HDL assignment warning at charrom.txt(909): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641760 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(910) " "Verilog HDL assignment warning at charrom.txt(910): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(911) " "Verilog HDL assignment warning at charrom.txt(911): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(912) " "Verilog HDL assignment warning at charrom.txt(912): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(913) " "Verilog HDL assignment warning at charrom.txt(913): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(914) " "Verilog HDL assignment warning at charrom.txt(914): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(915) " "Verilog HDL assignment warning at charrom.txt(915): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(916) " "Verilog HDL assignment warning at charrom.txt(916): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(917) " "Verilog HDL assignment warning at charrom.txt(917): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(918) " "Verilog HDL assignment warning at charrom.txt(918): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(919) " "Verilog HDL assignment warning at charrom.txt(919): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(920) " "Verilog HDL assignment warning at charrom.txt(920): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(921) " "Verilog HDL assignment warning at charrom.txt(921): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(922) " "Verilog HDL assignment warning at charrom.txt(922): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(923) " "Verilog HDL assignment warning at charrom.txt(923): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(924) " "Verilog HDL assignment warning at charrom.txt(924): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(925) " "Verilog HDL assignment warning at charrom.txt(925): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641761 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(926) " "Verilog HDL assignment warning at charrom.txt(926): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(927) " "Verilog HDL assignment warning at charrom.txt(927): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(928) " "Verilog HDL assignment warning at charrom.txt(928): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(929) " "Verilog HDL assignment warning at charrom.txt(929): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(930) " "Verilog HDL assignment warning at charrom.txt(930): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(931) " "Verilog HDL assignment warning at charrom.txt(931): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(932) " "Verilog HDL assignment warning at charrom.txt(932): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(933) " "Verilog HDL assignment warning at charrom.txt(933): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(934) " "Verilog HDL assignment warning at charrom.txt(934): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(935) " "Verilog HDL assignment warning at charrom.txt(935): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(936) " "Verilog HDL assignment warning at charrom.txt(936): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(937) " "Verilog HDL assignment warning at charrom.txt(937): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(938) " "Verilog HDL assignment warning at charrom.txt(938): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(939) " "Verilog HDL assignment warning at charrom.txt(939): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(940) " "Verilog HDL assignment warning at charrom.txt(940): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641762 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(941) " "Verilog HDL assignment warning at charrom.txt(941): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(942) " "Verilog HDL assignment warning at charrom.txt(942): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(943) " "Verilog HDL assignment warning at charrom.txt(943): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(944) " "Verilog HDL assignment warning at charrom.txt(944): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(945) " "Verilog HDL assignment warning at charrom.txt(945): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(946) " "Verilog HDL assignment warning at charrom.txt(946): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(947) " "Verilog HDL assignment warning at charrom.txt(947): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(948) " "Verilog HDL assignment warning at charrom.txt(948): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(949) " "Verilog HDL assignment warning at charrom.txt(949): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(950) " "Verilog HDL assignment warning at charrom.txt(950): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(951) " "Verilog HDL assignment warning at charrom.txt(951): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(952) " "Verilog HDL assignment warning at charrom.txt(952): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(953) " "Verilog HDL assignment warning at charrom.txt(953): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(954) " "Verilog HDL assignment warning at charrom.txt(954): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(955) " "Verilog HDL assignment warning at charrom.txt(955): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641763 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(956) " "Verilog HDL assignment warning at charrom.txt(956): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(957) " "Verilog HDL assignment warning at charrom.txt(957): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(958) " "Verilog HDL assignment warning at charrom.txt(958): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(959) " "Verilog HDL assignment warning at charrom.txt(959): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(960) " "Verilog HDL assignment warning at charrom.txt(960): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(961) " "Verilog HDL assignment warning at charrom.txt(961): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(962) " "Verilog HDL assignment warning at charrom.txt(962): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(963) " "Verilog HDL assignment warning at charrom.txt(963): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(964) " "Verilog HDL assignment warning at charrom.txt(964): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(965) " "Verilog HDL assignment warning at charrom.txt(965): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(966) " "Verilog HDL assignment warning at charrom.txt(966): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(967) " "Verilog HDL assignment warning at charrom.txt(967): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(968) " "Verilog HDL assignment warning at charrom.txt(968): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(969) " "Verilog HDL assignment warning at charrom.txt(969): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(970) " "Verilog HDL assignment warning at charrom.txt(970): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641764 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(971) " "Verilog HDL assignment warning at charrom.txt(971): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(972) " "Verilog HDL assignment warning at charrom.txt(972): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(973) " "Verilog HDL assignment warning at charrom.txt(973): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(974) " "Verilog HDL assignment warning at charrom.txt(974): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(975) " "Verilog HDL assignment warning at charrom.txt(975): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(976) " "Verilog HDL assignment warning at charrom.txt(976): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(977) " "Verilog HDL assignment warning at charrom.txt(977): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(978) " "Verilog HDL assignment warning at charrom.txt(978): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(979) " "Verilog HDL assignment warning at charrom.txt(979): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(980) " "Verilog HDL assignment warning at charrom.txt(980): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(981) " "Verilog HDL assignment warning at charrom.txt(981): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(982) " "Verilog HDL assignment warning at charrom.txt(982): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(983) " "Verilog HDL assignment warning at charrom.txt(983): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(984) " "Verilog HDL assignment warning at charrom.txt(984): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(985) " "Verilog HDL assignment warning at charrom.txt(985): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641765 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(986) " "Verilog HDL assignment warning at charrom.txt(986): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(987) " "Verilog HDL assignment warning at charrom.txt(987): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(988) " "Verilog HDL assignment warning at charrom.txt(988): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(989) " "Verilog HDL assignment warning at charrom.txt(989): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(990) " "Verilog HDL assignment warning at charrom.txt(990): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(991) " "Verilog HDL assignment warning at charrom.txt(991): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(992) " "Verilog HDL assignment warning at charrom.txt(992): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(993) " "Verilog HDL assignment warning at charrom.txt(993): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(994) " "Verilog HDL assignment warning at charrom.txt(994): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(995) " "Verilog HDL assignment warning at charrom.txt(995): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(996) " "Verilog HDL assignment warning at charrom.txt(996): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(997) " "Verilog HDL assignment warning at charrom.txt(997): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(998) " "Verilog HDL assignment warning at charrom.txt(998): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(999) " "Verilog HDL assignment warning at charrom.txt(999): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1000) " "Verilog HDL assignment warning at charrom.txt(1000): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641766 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1001) " "Verilog HDL assignment warning at charrom.txt(1001): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1002) " "Verilog HDL assignment warning at charrom.txt(1002): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1003) " "Verilog HDL assignment warning at charrom.txt(1003): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1004) " "Verilog HDL assignment warning at charrom.txt(1004): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1005) " "Verilog HDL assignment warning at charrom.txt(1005): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1006) " "Verilog HDL assignment warning at charrom.txt(1006): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1007) " "Verilog HDL assignment warning at charrom.txt(1007): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1008) " "Verilog HDL assignment warning at charrom.txt(1008): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1009) " "Verilog HDL assignment warning at charrom.txt(1009): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1010) " "Verilog HDL assignment warning at charrom.txt(1010): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1011) " "Verilog HDL assignment warning at charrom.txt(1011): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1012) " "Verilog HDL assignment warning at charrom.txt(1012): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1013) " "Verilog HDL assignment warning at charrom.txt(1013): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1014) " "Verilog HDL assignment warning at charrom.txt(1014): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1015) " "Verilog HDL assignment warning at charrom.txt(1015): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641767 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1016) " "Verilog HDL assignment warning at charrom.txt(1016): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1017) " "Verilog HDL assignment warning at charrom.txt(1017): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1018) " "Verilog HDL assignment warning at charrom.txt(1018): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1019) " "Verilog HDL assignment warning at charrom.txt(1019): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1020) " "Verilog HDL assignment warning at charrom.txt(1020): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1021) " "Verilog HDL assignment warning at charrom.txt(1021): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1022) " "Verilog HDL assignment warning at charrom.txt(1022): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1023) " "Verilog HDL assignment warning at charrom.txt(1023): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1024) " "Verilog HDL assignment warning at charrom.txt(1024): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1025) " "Verilog HDL assignment warning at charrom.txt(1025): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1026) " "Verilog HDL assignment warning at charrom.txt(1026): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1027) " "Verilog HDL assignment warning at charrom.txt(1027): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1028) " "Verilog HDL assignment warning at charrom.txt(1028): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1029) " "Verilog HDL assignment warning at charrom.txt(1029): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1030) " "Verilog HDL assignment warning at charrom.txt(1030): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1031) " "Verilog HDL assignment warning at charrom.txt(1031): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641768 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1032) " "Verilog HDL assignment warning at charrom.txt(1032): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1033) " "Verilog HDL assignment warning at charrom.txt(1033): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1034) " "Verilog HDL assignment warning at charrom.txt(1034): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1035) " "Verilog HDL assignment warning at charrom.txt(1035): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1036) " "Verilog HDL assignment warning at charrom.txt(1036): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1037) " "Verilog HDL assignment warning at charrom.txt(1037): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1038) " "Verilog HDL assignment warning at charrom.txt(1038): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1039) " "Verilog HDL assignment warning at charrom.txt(1039): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1040) " "Verilog HDL assignment warning at charrom.txt(1040): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1041) " "Verilog HDL assignment warning at charrom.txt(1041): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1042) " "Verilog HDL assignment warning at charrom.txt(1042): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1043) " "Verilog HDL assignment warning at charrom.txt(1043): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1044) " "Verilog HDL assignment warning at charrom.txt(1044): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1045) " "Verilog HDL assignment warning at charrom.txt(1045): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1046) " "Verilog HDL assignment warning at charrom.txt(1046): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1047) " "Verilog HDL assignment warning at charrom.txt(1047): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641769 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1048) " "Verilog HDL assignment warning at charrom.txt(1048): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1049) " "Verilog HDL assignment warning at charrom.txt(1049): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1050) " "Verilog HDL assignment warning at charrom.txt(1050): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1051) " "Verilog HDL assignment warning at charrom.txt(1051): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1052) " "Verilog HDL assignment warning at charrom.txt(1052): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1053) " "Verilog HDL assignment warning at charrom.txt(1053): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1054) " "Verilog HDL assignment warning at charrom.txt(1054): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1055) " "Verilog HDL assignment warning at charrom.txt(1055): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1056) " "Verilog HDL assignment warning at charrom.txt(1056): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1057) " "Verilog HDL assignment warning at charrom.txt(1057): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1058) " "Verilog HDL assignment warning at charrom.txt(1058): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1059) " "Verilog HDL assignment warning at charrom.txt(1059): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1060) " "Verilog HDL assignment warning at charrom.txt(1060): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1061) " "Verilog HDL assignment warning at charrom.txt(1061): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1062) " "Verilog HDL assignment warning at charrom.txt(1062): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1063) " "Verilog HDL assignment warning at charrom.txt(1063): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641770 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1064) " "Verilog HDL assignment warning at charrom.txt(1064): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1065) " "Verilog HDL assignment warning at charrom.txt(1065): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1066) " "Verilog HDL assignment warning at charrom.txt(1066): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1067) " "Verilog HDL assignment warning at charrom.txt(1067): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1068) " "Verilog HDL assignment warning at charrom.txt(1068): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1069) " "Verilog HDL assignment warning at charrom.txt(1069): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1070) " "Verilog HDL assignment warning at charrom.txt(1070): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1071) " "Verilog HDL assignment warning at charrom.txt(1071): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1072) " "Verilog HDL assignment warning at charrom.txt(1072): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1073) " "Verilog HDL assignment warning at charrom.txt(1073): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1074) " "Verilog HDL assignment warning at charrom.txt(1074): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1075) " "Verilog HDL assignment warning at charrom.txt(1075): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1076) " "Verilog HDL assignment warning at charrom.txt(1076): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1077) " "Verilog HDL assignment warning at charrom.txt(1077): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1078) " "Verilog HDL assignment warning at charrom.txt(1078): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641771 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1079) " "Verilog HDL assignment warning at charrom.txt(1079): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1080) " "Verilog HDL assignment warning at charrom.txt(1080): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1081) " "Verilog HDL assignment warning at charrom.txt(1081): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1082) " "Verilog HDL assignment warning at charrom.txt(1082): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1083) " "Verilog HDL assignment warning at charrom.txt(1083): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1084) " "Verilog HDL assignment warning at charrom.txt(1084): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1085) " "Verilog HDL assignment warning at charrom.txt(1085): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1086) " "Verilog HDL assignment warning at charrom.txt(1086): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1087) " "Verilog HDL assignment warning at charrom.txt(1087): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1088) " "Verilog HDL assignment warning at charrom.txt(1088): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1089) " "Verilog HDL assignment warning at charrom.txt(1089): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1090) " "Verilog HDL assignment warning at charrom.txt(1090): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1091) " "Verilog HDL assignment warning at charrom.txt(1091): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1092) " "Verilog HDL assignment warning at charrom.txt(1092): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1093) " "Verilog HDL assignment warning at charrom.txt(1093): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1094) " "Verilog HDL assignment warning at charrom.txt(1094): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641772 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1095) " "Verilog HDL assignment warning at charrom.txt(1095): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1096) " "Verilog HDL assignment warning at charrom.txt(1096): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1097) " "Verilog HDL assignment warning at charrom.txt(1097): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1098) " "Verilog HDL assignment warning at charrom.txt(1098): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1099) " "Verilog HDL assignment warning at charrom.txt(1099): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1100) " "Verilog HDL assignment warning at charrom.txt(1100): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1101) " "Verilog HDL assignment warning at charrom.txt(1101): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1102) " "Verilog HDL assignment warning at charrom.txt(1102): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1103) " "Verilog HDL assignment warning at charrom.txt(1103): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1104) " "Verilog HDL assignment warning at charrom.txt(1104): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1105) " "Verilog HDL assignment warning at charrom.txt(1105): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1106) " "Verilog HDL assignment warning at charrom.txt(1106): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1107) " "Verilog HDL assignment warning at charrom.txt(1107): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1108) " "Verilog HDL assignment warning at charrom.txt(1108): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1109) " "Verilog HDL assignment warning at charrom.txt(1109): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1110) " "Verilog HDL assignment warning at charrom.txt(1110): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641773 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1111) " "Verilog HDL assignment warning at charrom.txt(1111): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1112) " "Verilog HDL assignment warning at charrom.txt(1112): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1113) " "Verilog HDL assignment warning at charrom.txt(1113): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1114) " "Verilog HDL assignment warning at charrom.txt(1114): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1115) " "Verilog HDL assignment warning at charrom.txt(1115): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1116) " "Verilog HDL assignment warning at charrom.txt(1116): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1117) " "Verilog HDL assignment warning at charrom.txt(1117): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1118) " "Verilog HDL assignment warning at charrom.txt(1118): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1119) " "Verilog HDL assignment warning at charrom.txt(1119): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1120) " "Verilog HDL assignment warning at charrom.txt(1120): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1121) " "Verilog HDL assignment warning at charrom.txt(1121): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1122) " "Verilog HDL assignment warning at charrom.txt(1122): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1123) " "Verilog HDL assignment warning at charrom.txt(1123): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1124) " "Verilog HDL assignment warning at charrom.txt(1124): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641774 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1125) " "Verilog HDL assignment warning at charrom.txt(1125): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1126) " "Verilog HDL assignment warning at charrom.txt(1126): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1127) " "Verilog HDL assignment warning at charrom.txt(1127): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1128) " "Verilog HDL assignment warning at charrom.txt(1128): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1129) " "Verilog HDL assignment warning at charrom.txt(1129): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1130) " "Verilog HDL assignment warning at charrom.txt(1130): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1131) " "Verilog HDL assignment warning at charrom.txt(1131): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1132) " "Verilog HDL assignment warning at charrom.txt(1132): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1133) " "Verilog HDL assignment warning at charrom.txt(1133): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1134) " "Verilog HDL assignment warning at charrom.txt(1134): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1135) " "Verilog HDL assignment warning at charrom.txt(1135): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1136) " "Verilog HDL assignment warning at charrom.txt(1136): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1137) " "Verilog HDL assignment warning at charrom.txt(1137): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1138) " "Verilog HDL assignment warning at charrom.txt(1138): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641775 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1139) " "Verilog HDL assignment warning at charrom.txt(1139): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1140) " "Verilog HDL assignment warning at charrom.txt(1140): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1141) " "Verilog HDL assignment warning at charrom.txt(1141): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1142) " "Verilog HDL assignment warning at charrom.txt(1142): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1143) " "Verilog HDL assignment warning at charrom.txt(1143): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1144) " "Verilog HDL assignment warning at charrom.txt(1144): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1145) " "Verilog HDL assignment warning at charrom.txt(1145): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1146) " "Verilog HDL assignment warning at charrom.txt(1146): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1147) " "Verilog HDL assignment warning at charrom.txt(1147): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1148) " "Verilog HDL assignment warning at charrom.txt(1148): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1149) " "Verilog HDL assignment warning at charrom.txt(1149): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1150) " "Verilog HDL assignment warning at charrom.txt(1150): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1151) " "Verilog HDL assignment warning at charrom.txt(1151): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1152) " "Verilog HDL assignment warning at charrom.txt(1152): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1153) " "Verilog HDL assignment warning at charrom.txt(1153): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641776 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1154) " "Verilog HDL assignment warning at charrom.txt(1154): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1155) " "Verilog HDL assignment warning at charrom.txt(1155): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1156) " "Verilog HDL assignment warning at charrom.txt(1156): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1157) " "Verilog HDL assignment warning at charrom.txt(1157): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1158) " "Verilog HDL assignment warning at charrom.txt(1158): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1159) " "Verilog HDL assignment warning at charrom.txt(1159): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1160) " "Verilog HDL assignment warning at charrom.txt(1160): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1161) " "Verilog HDL assignment warning at charrom.txt(1161): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1162) " "Verilog HDL assignment warning at charrom.txt(1162): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1163) " "Verilog HDL assignment warning at charrom.txt(1163): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1164) " "Verilog HDL assignment warning at charrom.txt(1164): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1165) " "Verilog HDL assignment warning at charrom.txt(1165): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1166) " "Verilog HDL assignment warning at charrom.txt(1166): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1167) " "Verilog HDL assignment warning at charrom.txt(1167): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1168) " "Verilog HDL assignment warning at charrom.txt(1168): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641777 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1169) " "Verilog HDL assignment warning at charrom.txt(1169): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1170) " "Verilog HDL assignment warning at charrom.txt(1170): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1171) " "Verilog HDL assignment warning at charrom.txt(1171): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1172) " "Verilog HDL assignment warning at charrom.txt(1172): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1173) " "Verilog HDL assignment warning at charrom.txt(1173): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1174) " "Verilog HDL assignment warning at charrom.txt(1174): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1175) " "Verilog HDL assignment warning at charrom.txt(1175): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1176) " "Verilog HDL assignment warning at charrom.txt(1176): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1177) " "Verilog HDL assignment warning at charrom.txt(1177): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1178) " "Verilog HDL assignment warning at charrom.txt(1178): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1179) " "Verilog HDL assignment warning at charrom.txt(1179): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1180) " "Verilog HDL assignment warning at charrom.txt(1180): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1181) " "Verilog HDL assignment warning at charrom.txt(1181): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1182) " "Verilog HDL assignment warning at charrom.txt(1182): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1183) " "Verilog HDL assignment warning at charrom.txt(1183): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1184) " "Verilog HDL assignment warning at charrom.txt(1184): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1185) " "Verilog HDL assignment warning at charrom.txt(1185): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1186) " "Verilog HDL assignment warning at charrom.txt(1186): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641778 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1187) " "Verilog HDL assignment warning at charrom.txt(1187): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1188) " "Verilog HDL assignment warning at charrom.txt(1188): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1189) " "Verilog HDL assignment warning at charrom.txt(1189): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1190) " "Verilog HDL assignment warning at charrom.txt(1190): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1191) " "Verilog HDL assignment warning at charrom.txt(1191): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1192) " "Verilog HDL assignment warning at charrom.txt(1192): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1193) " "Verilog HDL assignment warning at charrom.txt(1193): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1194) " "Verilog HDL assignment warning at charrom.txt(1194): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1195) " "Verilog HDL assignment warning at charrom.txt(1195): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1196) " "Verilog HDL assignment warning at charrom.txt(1196): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1197) " "Verilog HDL assignment warning at charrom.txt(1197): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1198) " "Verilog HDL assignment warning at charrom.txt(1198): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1199) " "Verilog HDL assignment warning at charrom.txt(1199): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1200) " "Verilog HDL assignment warning at charrom.txt(1200): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641779 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1201) " "Verilog HDL assignment warning at charrom.txt(1201): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1202) " "Verilog HDL assignment warning at charrom.txt(1202): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1203) " "Verilog HDL assignment warning at charrom.txt(1203): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1204) " "Verilog HDL assignment warning at charrom.txt(1204): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1205) " "Verilog HDL assignment warning at charrom.txt(1205): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1206) " "Verilog HDL assignment warning at charrom.txt(1206): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1207) " "Verilog HDL assignment warning at charrom.txt(1207): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1208) " "Verilog HDL assignment warning at charrom.txt(1208): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1209) " "Verilog HDL assignment warning at charrom.txt(1209): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1210) " "Verilog HDL assignment warning at charrom.txt(1210): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1211) " "Verilog HDL assignment warning at charrom.txt(1211): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1212) " "Verilog HDL assignment warning at charrom.txt(1212): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1213) " "Verilog HDL assignment warning at charrom.txt(1213): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1214) " "Verilog HDL assignment warning at charrom.txt(1214): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1215) " "Verilog HDL assignment warning at charrom.txt(1215): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641780 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1216) " "Verilog HDL assignment warning at charrom.txt(1216): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1217) " "Verilog HDL assignment warning at charrom.txt(1217): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1218) " "Verilog HDL assignment warning at charrom.txt(1218): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1219) " "Verilog HDL assignment warning at charrom.txt(1219): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1220) " "Verilog HDL assignment warning at charrom.txt(1220): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1221) " "Verilog HDL assignment warning at charrom.txt(1221): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1222) " "Verilog HDL assignment warning at charrom.txt(1222): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1223) " "Verilog HDL assignment warning at charrom.txt(1223): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1224) " "Verilog HDL assignment warning at charrom.txt(1224): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1225) " "Verilog HDL assignment warning at charrom.txt(1225): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1226) " "Verilog HDL assignment warning at charrom.txt(1226): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1227) " "Verilog HDL assignment warning at charrom.txt(1227): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1228) " "Verilog HDL assignment warning at charrom.txt(1228): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1229) " "Verilog HDL assignment warning at charrom.txt(1229): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1230) " "Verilog HDL assignment warning at charrom.txt(1230): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1231) " "Verilog HDL assignment warning at charrom.txt(1231): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1232) " "Verilog HDL assignment warning at charrom.txt(1232): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1233) " "Verilog HDL assignment warning at charrom.txt(1233): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641781 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1234) " "Verilog HDL assignment warning at charrom.txt(1234): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1235) " "Verilog HDL assignment warning at charrom.txt(1235): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1236) " "Verilog HDL assignment warning at charrom.txt(1236): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1237) " "Verilog HDL assignment warning at charrom.txt(1237): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1238) " "Verilog HDL assignment warning at charrom.txt(1238): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1239) " "Verilog HDL assignment warning at charrom.txt(1239): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1240) " "Verilog HDL assignment warning at charrom.txt(1240): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1241) " "Verilog HDL assignment warning at charrom.txt(1241): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1242) " "Verilog HDL assignment warning at charrom.txt(1242): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1243) " "Verilog HDL assignment warning at charrom.txt(1243): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1244) " "Verilog HDL assignment warning at charrom.txt(1244): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1245) " "Verilog HDL assignment warning at charrom.txt(1245): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1246) " "Verilog HDL assignment warning at charrom.txt(1246): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1247) " "Verilog HDL assignment warning at charrom.txt(1247): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1248) " "Verilog HDL assignment warning at charrom.txt(1248): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641782 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1249) " "Verilog HDL assignment warning at charrom.txt(1249): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1250) " "Verilog HDL assignment warning at charrom.txt(1250): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1251) " "Verilog HDL assignment warning at charrom.txt(1251): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1252) " "Verilog HDL assignment warning at charrom.txt(1252): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1253) " "Verilog HDL assignment warning at charrom.txt(1253): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1254) " "Verilog HDL assignment warning at charrom.txt(1254): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1255) " "Verilog HDL assignment warning at charrom.txt(1255): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1256) " "Verilog HDL assignment warning at charrom.txt(1256): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1257) " "Verilog HDL assignment warning at charrom.txt(1257): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1258) " "Verilog HDL assignment warning at charrom.txt(1258): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1259) " "Verilog HDL assignment warning at charrom.txt(1259): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1260) " "Verilog HDL assignment warning at charrom.txt(1260): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1261) " "Verilog HDL assignment warning at charrom.txt(1261): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1262) " "Verilog HDL assignment warning at charrom.txt(1262): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1263) " "Verilog HDL assignment warning at charrom.txt(1263): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1264) " "Verilog HDL assignment warning at charrom.txt(1264): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641783 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1265) " "Verilog HDL assignment warning at charrom.txt(1265): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1266) " "Verilog HDL assignment warning at charrom.txt(1266): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1267) " "Verilog HDL assignment warning at charrom.txt(1267): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1268) " "Verilog HDL assignment warning at charrom.txt(1268): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1269) " "Verilog HDL assignment warning at charrom.txt(1269): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1270) " "Verilog HDL assignment warning at charrom.txt(1270): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1271) " "Verilog HDL assignment warning at charrom.txt(1271): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1272) " "Verilog HDL assignment warning at charrom.txt(1272): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1273) " "Verilog HDL assignment warning at charrom.txt(1273): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1274) " "Verilog HDL assignment warning at charrom.txt(1274): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1275) " "Verilog HDL assignment warning at charrom.txt(1275): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1276) " "Verilog HDL assignment warning at charrom.txt(1276): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1277) " "Verilog HDL assignment warning at charrom.txt(1277): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1278) " "Verilog HDL assignment warning at charrom.txt(1278): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1279) " "Verilog HDL assignment warning at charrom.txt(1279): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641784 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1280) " "Verilog HDL assignment warning at charrom.txt(1280): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1281) " "Verilog HDL assignment warning at charrom.txt(1281): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1282) " "Verilog HDL assignment warning at charrom.txt(1282): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1283) " "Verilog HDL assignment warning at charrom.txt(1283): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1284) " "Verilog HDL assignment warning at charrom.txt(1284): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1285) " "Verilog HDL assignment warning at charrom.txt(1285): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1286) " "Verilog HDL assignment warning at charrom.txt(1286): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1287) " "Verilog HDL assignment warning at charrom.txt(1287): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1288) " "Verilog HDL assignment warning at charrom.txt(1288): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1289) " "Verilog HDL assignment warning at charrom.txt(1289): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1290) " "Verilog HDL assignment warning at charrom.txt(1290): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1291) " "Verilog HDL assignment warning at charrom.txt(1291): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1292) " "Verilog HDL assignment warning at charrom.txt(1292): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1293) " "Verilog HDL assignment warning at charrom.txt(1293): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1294) " "Verilog HDL assignment warning at charrom.txt(1294): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1295) " "Verilog HDL assignment warning at charrom.txt(1295): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1296) " "Verilog HDL assignment warning at charrom.txt(1296): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1297) " "Verilog HDL assignment warning at charrom.txt(1297): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641785 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1298) " "Verilog HDL assignment warning at charrom.txt(1298): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1299) " "Verilog HDL assignment warning at charrom.txt(1299): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1300) " "Verilog HDL assignment warning at charrom.txt(1300): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1301) " "Verilog HDL assignment warning at charrom.txt(1301): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1302) " "Verilog HDL assignment warning at charrom.txt(1302): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1303) " "Verilog HDL assignment warning at charrom.txt(1303): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1304) " "Verilog HDL assignment warning at charrom.txt(1304): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1305) " "Verilog HDL assignment warning at charrom.txt(1305): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1306) " "Verilog HDL assignment warning at charrom.txt(1306): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1307) " "Verilog HDL assignment warning at charrom.txt(1307): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1308) " "Verilog HDL assignment warning at charrom.txt(1308): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1309) " "Verilog HDL assignment warning at charrom.txt(1309): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1310) " "Verilog HDL assignment warning at charrom.txt(1310): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1311) " "Verilog HDL assignment warning at charrom.txt(1311): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1312) " "Verilog HDL assignment warning at charrom.txt(1312): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1313) " "Verilog HDL assignment warning at charrom.txt(1313): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1314) " "Verilog HDL assignment warning at charrom.txt(1314): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1315) " "Verilog HDL assignment warning at charrom.txt(1315): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641786 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1316) " "Verilog HDL assignment warning at charrom.txt(1316): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1317) " "Verilog HDL assignment warning at charrom.txt(1317): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1318) " "Verilog HDL assignment warning at charrom.txt(1318): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1319) " "Verilog HDL assignment warning at charrom.txt(1319): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1320) " "Verilog HDL assignment warning at charrom.txt(1320): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1321) " "Verilog HDL assignment warning at charrom.txt(1321): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1322) " "Verilog HDL assignment warning at charrom.txt(1322): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1323) " "Verilog HDL assignment warning at charrom.txt(1323): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1324) " "Verilog HDL assignment warning at charrom.txt(1324): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1325) " "Verilog HDL assignment warning at charrom.txt(1325): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1326) " "Verilog HDL assignment warning at charrom.txt(1326): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1327) " "Verilog HDL assignment warning at charrom.txt(1327): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1328) " "Verilog HDL assignment warning at charrom.txt(1328): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1329) " "Verilog HDL assignment warning at charrom.txt(1329): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1330) " "Verilog HDL assignment warning at charrom.txt(1330): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1331) " "Verilog HDL assignment warning at charrom.txt(1331): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1332) " "Verilog HDL assignment warning at charrom.txt(1332): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641787 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1333) " "Verilog HDL assignment warning at charrom.txt(1333): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1334) " "Verilog HDL assignment warning at charrom.txt(1334): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1335) " "Verilog HDL assignment warning at charrom.txt(1335): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1336) " "Verilog HDL assignment warning at charrom.txt(1336): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1337) " "Verilog HDL assignment warning at charrom.txt(1337): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1338) " "Verilog HDL assignment warning at charrom.txt(1338): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1339) " "Verilog HDL assignment warning at charrom.txt(1339): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1340) " "Verilog HDL assignment warning at charrom.txt(1340): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1341) " "Verilog HDL assignment warning at charrom.txt(1341): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1342) " "Verilog HDL assignment warning at charrom.txt(1342): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1343) " "Verilog HDL assignment warning at charrom.txt(1343): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1344) " "Verilog HDL assignment warning at charrom.txt(1344): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1345) " "Verilog HDL assignment warning at charrom.txt(1345): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1346) " "Verilog HDL assignment warning at charrom.txt(1346): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1347) " "Verilog HDL assignment warning at charrom.txt(1347): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1348) " "Verilog HDL assignment warning at charrom.txt(1348): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1349) " "Verilog HDL assignment warning at charrom.txt(1349): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1350) " "Verilog HDL assignment warning at charrom.txt(1350): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641788 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1351) " "Verilog HDL assignment warning at charrom.txt(1351): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1352) " "Verilog HDL assignment warning at charrom.txt(1352): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1353) " "Verilog HDL assignment warning at charrom.txt(1353): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1354) " "Verilog HDL assignment warning at charrom.txt(1354): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1355) " "Verilog HDL assignment warning at charrom.txt(1355): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1356) " "Verilog HDL assignment warning at charrom.txt(1356): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1357) " "Verilog HDL assignment warning at charrom.txt(1357): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1358) " "Verilog HDL assignment warning at charrom.txt(1358): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1359) " "Verilog HDL assignment warning at charrom.txt(1359): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1360) " "Verilog HDL assignment warning at charrom.txt(1360): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1361) " "Verilog HDL assignment warning at charrom.txt(1361): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1362) " "Verilog HDL assignment warning at charrom.txt(1362): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1363) " "Verilog HDL assignment warning at charrom.txt(1363): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1364) " "Verilog HDL assignment warning at charrom.txt(1364): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1365) " "Verilog HDL assignment warning at charrom.txt(1365): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1366) " "Verilog HDL assignment warning at charrom.txt(1366): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1367) " "Verilog HDL assignment warning at charrom.txt(1367): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1368) " "Verilog HDL assignment warning at charrom.txt(1368): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641789 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1369) " "Verilog HDL assignment warning at charrom.txt(1369): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1370) " "Verilog HDL assignment warning at charrom.txt(1370): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1371) " "Verilog HDL assignment warning at charrom.txt(1371): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1372) " "Verilog HDL assignment warning at charrom.txt(1372): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1373) " "Verilog HDL assignment warning at charrom.txt(1373): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1374) " "Verilog HDL assignment warning at charrom.txt(1374): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1375) " "Verilog HDL assignment warning at charrom.txt(1375): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1376) " "Verilog HDL assignment warning at charrom.txt(1376): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1377) " "Verilog HDL assignment warning at charrom.txt(1377): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1378) " "Verilog HDL assignment warning at charrom.txt(1378): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1379) " "Verilog HDL assignment warning at charrom.txt(1379): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1380) " "Verilog HDL assignment warning at charrom.txt(1380): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1381) " "Verilog HDL assignment warning at charrom.txt(1381): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1382) " "Verilog HDL assignment warning at charrom.txt(1382): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1383) " "Verilog HDL assignment warning at charrom.txt(1383): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1384) " "Verilog HDL assignment warning at charrom.txt(1384): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1385) " "Verilog HDL assignment warning at charrom.txt(1385): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1386) " "Verilog HDL assignment warning at charrom.txt(1386): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641790 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1387) " "Verilog HDL assignment warning at charrom.txt(1387): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1388) " "Verilog HDL assignment warning at charrom.txt(1388): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1389) " "Verilog HDL assignment warning at charrom.txt(1389): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1390) " "Verilog HDL assignment warning at charrom.txt(1390): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1391) " "Verilog HDL assignment warning at charrom.txt(1391): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1392) " "Verilog HDL assignment warning at charrom.txt(1392): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1393) " "Verilog HDL assignment warning at charrom.txt(1393): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1394) " "Verilog HDL assignment warning at charrom.txt(1394): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1395) " "Verilog HDL assignment warning at charrom.txt(1395): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1396) " "Verilog HDL assignment warning at charrom.txt(1396): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1397) " "Verilog HDL assignment warning at charrom.txt(1397): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1398) " "Verilog HDL assignment warning at charrom.txt(1398): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1399) " "Verilog HDL assignment warning at charrom.txt(1399): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1400) " "Verilog HDL assignment warning at charrom.txt(1400): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1401) " "Verilog HDL assignment warning at charrom.txt(1401): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1402) " "Verilog HDL assignment warning at charrom.txt(1402): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1403) " "Verilog HDL assignment warning at charrom.txt(1403): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641791 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1404) " "Verilog HDL assignment warning at charrom.txt(1404): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1405) " "Verilog HDL assignment warning at charrom.txt(1405): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1406) " "Verilog HDL assignment warning at charrom.txt(1406): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1407) " "Verilog HDL assignment warning at charrom.txt(1407): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1408) " "Verilog HDL assignment warning at charrom.txt(1408): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1409) " "Verilog HDL assignment warning at charrom.txt(1409): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1410) " "Verilog HDL assignment warning at charrom.txt(1410): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1411) " "Verilog HDL assignment warning at charrom.txt(1411): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1412) " "Verilog HDL assignment warning at charrom.txt(1412): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1413) " "Verilog HDL assignment warning at charrom.txt(1413): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1414) " "Verilog HDL assignment warning at charrom.txt(1414): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1415) " "Verilog HDL assignment warning at charrom.txt(1415): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1416) " "Verilog HDL assignment warning at charrom.txt(1416): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1417) " "Verilog HDL assignment warning at charrom.txt(1417): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1418) " "Verilog HDL assignment warning at charrom.txt(1418): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1419) " "Verilog HDL assignment warning at charrom.txt(1419): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1420) " "Verilog HDL assignment warning at charrom.txt(1420): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1421) " "Verilog HDL assignment warning at charrom.txt(1421): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641792 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1422) " "Verilog HDL assignment warning at charrom.txt(1422): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1423) " "Verilog HDL assignment warning at charrom.txt(1423): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1424) " "Verilog HDL assignment warning at charrom.txt(1424): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1425) " "Verilog HDL assignment warning at charrom.txt(1425): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1426) " "Verilog HDL assignment warning at charrom.txt(1426): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1427) " "Verilog HDL assignment warning at charrom.txt(1427): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1428) " "Verilog HDL assignment warning at charrom.txt(1428): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1429) " "Verilog HDL assignment warning at charrom.txt(1429): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1430) " "Verilog HDL assignment warning at charrom.txt(1430): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1431) " "Verilog HDL assignment warning at charrom.txt(1431): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1432) " "Verilog HDL assignment warning at charrom.txt(1432): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1433) " "Verilog HDL assignment warning at charrom.txt(1433): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1434) " "Verilog HDL assignment warning at charrom.txt(1434): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1435) " "Verilog HDL assignment warning at charrom.txt(1435): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1436) " "Verilog HDL assignment warning at charrom.txt(1436): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1437) " "Verilog HDL assignment warning at charrom.txt(1437): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1438) " "Verilog HDL assignment warning at charrom.txt(1438): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641793 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1439) " "Verilog HDL assignment warning at charrom.txt(1439): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1440) " "Verilog HDL assignment warning at charrom.txt(1440): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1441) " "Verilog HDL assignment warning at charrom.txt(1441): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1442) " "Verilog HDL assignment warning at charrom.txt(1442): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1443) " "Verilog HDL assignment warning at charrom.txt(1443): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1444) " "Verilog HDL assignment warning at charrom.txt(1444): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1445) " "Verilog HDL assignment warning at charrom.txt(1445): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1446) " "Verilog HDL assignment warning at charrom.txt(1446): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1447) " "Verilog HDL assignment warning at charrom.txt(1447): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1448) " "Verilog HDL assignment warning at charrom.txt(1448): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1449) " "Verilog HDL assignment warning at charrom.txt(1449): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1450) " "Verilog HDL assignment warning at charrom.txt(1450): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1451) " "Verilog HDL assignment warning at charrom.txt(1451): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1452) " "Verilog HDL assignment warning at charrom.txt(1452): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1453) " "Verilog HDL assignment warning at charrom.txt(1453): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1454) " "Verilog HDL assignment warning at charrom.txt(1454): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1455) " "Verilog HDL assignment warning at charrom.txt(1455): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1456) " "Verilog HDL assignment warning at charrom.txt(1456): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641794 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1457) " "Verilog HDL assignment warning at charrom.txt(1457): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1458) " "Verilog HDL assignment warning at charrom.txt(1458): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1459) " "Verilog HDL assignment warning at charrom.txt(1459): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1460) " "Verilog HDL assignment warning at charrom.txt(1460): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1461) " "Verilog HDL assignment warning at charrom.txt(1461): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1462) " "Verilog HDL assignment warning at charrom.txt(1462): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1463) " "Verilog HDL assignment warning at charrom.txt(1463): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1464) " "Verilog HDL assignment warning at charrom.txt(1464): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1465) " "Verilog HDL assignment warning at charrom.txt(1465): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1466) " "Verilog HDL assignment warning at charrom.txt(1466): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1467) " "Verilog HDL assignment warning at charrom.txt(1467): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1468) " "Verilog HDL assignment warning at charrom.txt(1468): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1469) " "Verilog HDL assignment warning at charrom.txt(1469): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1470) " "Verilog HDL assignment warning at charrom.txt(1470): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1471) " "Verilog HDL assignment warning at charrom.txt(1471): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1472) " "Verilog HDL assignment warning at charrom.txt(1472): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641795 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1473) " "Verilog HDL assignment warning at charrom.txt(1473): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1474) " "Verilog HDL assignment warning at charrom.txt(1474): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1475) " "Verilog HDL assignment warning at charrom.txt(1475): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1476) " "Verilog HDL assignment warning at charrom.txt(1476): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1477) " "Verilog HDL assignment warning at charrom.txt(1477): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1478) " "Verilog HDL assignment warning at charrom.txt(1478): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1479) " "Verilog HDL assignment warning at charrom.txt(1479): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1480) " "Verilog HDL assignment warning at charrom.txt(1480): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1481) " "Verilog HDL assignment warning at charrom.txt(1481): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1482) " "Verilog HDL assignment warning at charrom.txt(1482): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1483) " "Verilog HDL assignment warning at charrom.txt(1483): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1484) " "Verilog HDL assignment warning at charrom.txt(1484): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1485) " "Verilog HDL assignment warning at charrom.txt(1485): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1486) " "Verilog HDL assignment warning at charrom.txt(1486): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1487) " "Verilog HDL assignment warning at charrom.txt(1487): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1488) " "Verilog HDL assignment warning at charrom.txt(1488): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641796 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1489) " "Verilog HDL assignment warning at charrom.txt(1489): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1490) " "Verilog HDL assignment warning at charrom.txt(1490): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1491) " "Verilog HDL assignment warning at charrom.txt(1491): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1492) " "Verilog HDL assignment warning at charrom.txt(1492): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1493) " "Verilog HDL assignment warning at charrom.txt(1493): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1494) " "Verilog HDL assignment warning at charrom.txt(1494): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1495) " "Verilog HDL assignment warning at charrom.txt(1495): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1496) " "Verilog HDL assignment warning at charrom.txt(1496): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1497) " "Verilog HDL assignment warning at charrom.txt(1497): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1498) " "Verilog HDL assignment warning at charrom.txt(1498): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1499) " "Verilog HDL assignment warning at charrom.txt(1499): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1500) " "Verilog HDL assignment warning at charrom.txt(1500): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1501) " "Verilog HDL assignment warning at charrom.txt(1501): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1502) " "Verilog HDL assignment warning at charrom.txt(1502): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1503) " "Verilog HDL assignment warning at charrom.txt(1503): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641797 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1504) " "Verilog HDL assignment warning at charrom.txt(1504): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1505) " "Verilog HDL assignment warning at charrom.txt(1505): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1506) " "Verilog HDL assignment warning at charrom.txt(1506): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1507) " "Verilog HDL assignment warning at charrom.txt(1507): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1508) " "Verilog HDL assignment warning at charrom.txt(1508): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1509) " "Verilog HDL assignment warning at charrom.txt(1509): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1510) " "Verilog HDL assignment warning at charrom.txt(1510): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1511) " "Verilog HDL assignment warning at charrom.txt(1511): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1512) " "Verilog HDL assignment warning at charrom.txt(1512): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1513) " "Verilog HDL assignment warning at charrom.txt(1513): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1514) " "Verilog HDL assignment warning at charrom.txt(1514): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1515) " "Verilog HDL assignment warning at charrom.txt(1515): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1516) " "Verilog HDL assignment warning at charrom.txt(1516): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1517) " "Verilog HDL assignment warning at charrom.txt(1517): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1518) " "Verilog HDL assignment warning at charrom.txt(1518): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641798 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1519) " "Verilog HDL assignment warning at charrom.txt(1519): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1520) " "Verilog HDL assignment warning at charrom.txt(1520): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1521) " "Verilog HDL assignment warning at charrom.txt(1521): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1522) " "Verilog HDL assignment warning at charrom.txt(1522): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1523) " "Verilog HDL assignment warning at charrom.txt(1523): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1524) " "Verilog HDL assignment warning at charrom.txt(1524): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1525) " "Verilog HDL assignment warning at charrom.txt(1525): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1526) " "Verilog HDL assignment warning at charrom.txt(1526): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1527) " "Verilog HDL assignment warning at charrom.txt(1527): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1528) " "Verilog HDL assignment warning at charrom.txt(1528): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1529) " "Verilog HDL assignment warning at charrom.txt(1529): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1530) " "Verilog HDL assignment warning at charrom.txt(1530): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1531) " "Verilog HDL assignment warning at charrom.txt(1531): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1532) " "Verilog HDL assignment warning at charrom.txt(1532): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1533) " "Verilog HDL assignment warning at charrom.txt(1533): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1534) " "Verilog HDL assignment warning at charrom.txt(1534): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641799 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1535) " "Verilog HDL assignment warning at charrom.txt(1535): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1536) " "Verilog HDL assignment warning at charrom.txt(1536): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1537) " "Verilog HDL assignment warning at charrom.txt(1537): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1538) " "Verilog HDL assignment warning at charrom.txt(1538): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1539) " "Verilog HDL assignment warning at charrom.txt(1539): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1540) " "Verilog HDL assignment warning at charrom.txt(1540): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1541) " "Verilog HDL assignment warning at charrom.txt(1541): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1542) " "Verilog HDL assignment warning at charrom.txt(1542): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1543) " "Verilog HDL assignment warning at charrom.txt(1543): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1544) " "Verilog HDL assignment warning at charrom.txt(1544): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1545) " "Verilog HDL assignment warning at charrom.txt(1545): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1546) " "Verilog HDL assignment warning at charrom.txt(1546): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1547) " "Verilog HDL assignment warning at charrom.txt(1547): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1548) " "Verilog HDL assignment warning at charrom.txt(1548): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641800 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1549) " "Verilog HDL assignment warning at charrom.txt(1549): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1550) " "Verilog HDL assignment warning at charrom.txt(1550): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1551) " "Verilog HDL assignment warning at charrom.txt(1551): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1552) " "Verilog HDL assignment warning at charrom.txt(1552): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1553) " "Verilog HDL assignment warning at charrom.txt(1553): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1554) " "Verilog HDL assignment warning at charrom.txt(1554): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1555) " "Verilog HDL assignment warning at charrom.txt(1555): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1556) " "Verilog HDL assignment warning at charrom.txt(1556): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1557) " "Verilog HDL assignment warning at charrom.txt(1557): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1558) " "Verilog HDL assignment warning at charrom.txt(1558): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1559) " "Verilog HDL assignment warning at charrom.txt(1559): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1560) " "Verilog HDL assignment warning at charrom.txt(1560): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1561) " "Verilog HDL assignment warning at charrom.txt(1561): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1562) " "Verilog HDL assignment warning at charrom.txt(1562): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1563) " "Verilog HDL assignment warning at charrom.txt(1563): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1564) " "Verilog HDL assignment warning at charrom.txt(1564): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1565) " "Verilog HDL assignment warning at charrom.txt(1565): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641801 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1566) " "Verilog HDL assignment warning at charrom.txt(1566): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1567) " "Verilog HDL assignment warning at charrom.txt(1567): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1568) " "Verilog HDL assignment warning at charrom.txt(1568): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1569) " "Verilog HDL assignment warning at charrom.txt(1569): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1570) " "Verilog HDL assignment warning at charrom.txt(1570): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1571) " "Verilog HDL assignment warning at charrom.txt(1571): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1572) " "Verilog HDL assignment warning at charrom.txt(1572): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1573) " "Verilog HDL assignment warning at charrom.txt(1573): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1574) " "Verilog HDL assignment warning at charrom.txt(1574): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1575) " "Verilog HDL assignment warning at charrom.txt(1575): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1576) " "Verilog HDL assignment warning at charrom.txt(1576): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1577) " "Verilog HDL assignment warning at charrom.txt(1577): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1578) " "Verilog HDL assignment warning at charrom.txt(1578): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1579) " "Verilog HDL assignment warning at charrom.txt(1579): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1580) " "Verilog HDL assignment warning at charrom.txt(1580): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1581) " "Verilog HDL assignment warning at charrom.txt(1581): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1582) " "Verilog HDL assignment warning at charrom.txt(1582): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641802 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1583) " "Verilog HDL assignment warning at charrom.txt(1583): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1584) " "Verilog HDL assignment warning at charrom.txt(1584): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1585) " "Verilog HDL assignment warning at charrom.txt(1585): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1586) " "Verilog HDL assignment warning at charrom.txt(1586): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1587) " "Verilog HDL assignment warning at charrom.txt(1587): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1588) " "Verilog HDL assignment warning at charrom.txt(1588): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1589) " "Verilog HDL assignment warning at charrom.txt(1589): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1590) " "Verilog HDL assignment warning at charrom.txt(1590): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1591) " "Verilog HDL assignment warning at charrom.txt(1591): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1592) " "Verilog HDL assignment warning at charrom.txt(1592): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1593) " "Verilog HDL assignment warning at charrom.txt(1593): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1594) " "Verilog HDL assignment warning at charrom.txt(1594): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1595) " "Verilog HDL assignment warning at charrom.txt(1595): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1596) " "Verilog HDL assignment warning at charrom.txt(1596): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1597) " "Verilog HDL assignment warning at charrom.txt(1597): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1598) " "Verilog HDL assignment warning at charrom.txt(1598): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1599) " "Verilog HDL assignment warning at charrom.txt(1599): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1600) " "Verilog HDL assignment warning at charrom.txt(1600): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641803 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1601) " "Verilog HDL assignment warning at charrom.txt(1601): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1602) " "Verilog HDL assignment warning at charrom.txt(1602): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1603) " "Verilog HDL assignment warning at charrom.txt(1603): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1604) " "Verilog HDL assignment warning at charrom.txt(1604): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1605) " "Verilog HDL assignment warning at charrom.txt(1605): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1606) " "Verilog HDL assignment warning at charrom.txt(1606): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1607) " "Verilog HDL assignment warning at charrom.txt(1607): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1608) " "Verilog HDL assignment warning at charrom.txt(1608): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1609) " "Verilog HDL assignment warning at charrom.txt(1609): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1610) " "Verilog HDL assignment warning at charrom.txt(1610): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1611) " "Verilog HDL assignment warning at charrom.txt(1611): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1612) " "Verilog HDL assignment warning at charrom.txt(1612): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1613) " "Verilog HDL assignment warning at charrom.txt(1613): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1614) " "Verilog HDL assignment warning at charrom.txt(1614): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1615) " "Verilog HDL assignment warning at charrom.txt(1615): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1616) " "Verilog HDL assignment warning at charrom.txt(1616): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1617) " "Verilog HDL assignment warning at charrom.txt(1617): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1618) " "Verilog HDL assignment warning at charrom.txt(1618): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641804 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1619) " "Verilog HDL assignment warning at charrom.txt(1619): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1620) " "Verilog HDL assignment warning at charrom.txt(1620): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1621) " "Verilog HDL assignment warning at charrom.txt(1621): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1622) " "Verilog HDL assignment warning at charrom.txt(1622): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1623) " "Verilog HDL assignment warning at charrom.txt(1623): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1624) " "Verilog HDL assignment warning at charrom.txt(1624): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1625) " "Verilog HDL assignment warning at charrom.txt(1625): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1626) " "Verilog HDL assignment warning at charrom.txt(1626): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1627) " "Verilog HDL assignment warning at charrom.txt(1627): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1628) " "Verilog HDL assignment warning at charrom.txt(1628): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1629) " "Verilog HDL assignment warning at charrom.txt(1629): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1630) " "Verilog HDL assignment warning at charrom.txt(1630): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1631) " "Verilog HDL assignment warning at charrom.txt(1631): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1632) " "Verilog HDL assignment warning at charrom.txt(1632): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1633) " "Verilog HDL assignment warning at charrom.txt(1633): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1634) " "Verilog HDL assignment warning at charrom.txt(1634): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1635) " "Verilog HDL assignment warning at charrom.txt(1635): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1636) " "Verilog HDL assignment warning at charrom.txt(1636): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1637) " "Verilog HDL assignment warning at charrom.txt(1637): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1638) " "Verilog HDL assignment warning at charrom.txt(1638): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641805 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1639) " "Verilog HDL assignment warning at charrom.txt(1639): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1640) " "Verilog HDL assignment warning at charrom.txt(1640): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1641) " "Verilog HDL assignment warning at charrom.txt(1641): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1642) " "Verilog HDL assignment warning at charrom.txt(1642): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1643) " "Verilog HDL assignment warning at charrom.txt(1643): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1644) " "Verilog HDL assignment warning at charrom.txt(1644): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1645) " "Verilog HDL assignment warning at charrom.txt(1645): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1646) " "Verilog HDL assignment warning at charrom.txt(1646): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1647) " "Verilog HDL assignment warning at charrom.txt(1647): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1648) " "Verilog HDL assignment warning at charrom.txt(1648): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1649) " "Verilog HDL assignment warning at charrom.txt(1649): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1650) " "Verilog HDL assignment warning at charrom.txt(1650): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1651) " "Verilog HDL assignment warning at charrom.txt(1651): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1652) " "Verilog HDL assignment warning at charrom.txt(1652): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1653) " "Verilog HDL assignment warning at charrom.txt(1653): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1654) " "Verilog HDL assignment warning at charrom.txt(1654): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1655) " "Verilog HDL assignment warning at charrom.txt(1655): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1656) " "Verilog HDL assignment warning at charrom.txt(1656): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1657) " "Verilog HDL assignment warning at charrom.txt(1657): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1658) " "Verilog HDL assignment warning at charrom.txt(1658): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1659) " "Verilog HDL assignment warning at charrom.txt(1659): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641806 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1660) " "Verilog HDL assignment warning at charrom.txt(1660): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1661) " "Verilog HDL assignment warning at charrom.txt(1661): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1662) " "Verilog HDL assignment warning at charrom.txt(1662): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1663) " "Verilog HDL assignment warning at charrom.txt(1663): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1664) " "Verilog HDL assignment warning at charrom.txt(1664): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1665) " "Verilog HDL assignment warning at charrom.txt(1665): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1666) " "Verilog HDL assignment warning at charrom.txt(1666): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1667) " "Verilog HDL assignment warning at charrom.txt(1667): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1668) " "Verilog HDL assignment warning at charrom.txt(1668): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1669) " "Verilog HDL assignment warning at charrom.txt(1669): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1670) " "Verilog HDL assignment warning at charrom.txt(1670): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1671) " "Verilog HDL assignment warning at charrom.txt(1671): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1672) " "Verilog HDL assignment warning at charrom.txt(1672): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1673) " "Verilog HDL assignment warning at charrom.txt(1673): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1674) " "Verilog HDL assignment warning at charrom.txt(1674): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1675) " "Verilog HDL assignment warning at charrom.txt(1675): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1676) " "Verilog HDL assignment warning at charrom.txt(1676): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1677) " "Verilog HDL assignment warning at charrom.txt(1677): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1678) " "Verilog HDL assignment warning at charrom.txt(1678): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1679) " "Verilog HDL assignment warning at charrom.txt(1679): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1680) " "Verilog HDL assignment warning at charrom.txt(1680): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641807 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1681) " "Verilog HDL assignment warning at charrom.txt(1681): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1682) " "Verilog HDL assignment warning at charrom.txt(1682): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1683) " "Verilog HDL assignment warning at charrom.txt(1683): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1684) " "Verilog HDL assignment warning at charrom.txt(1684): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1685) " "Verilog HDL assignment warning at charrom.txt(1685): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1686) " "Verilog HDL assignment warning at charrom.txt(1686): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1687) " "Verilog HDL assignment warning at charrom.txt(1687): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1688) " "Verilog HDL assignment warning at charrom.txt(1688): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1689) " "Verilog HDL assignment warning at charrom.txt(1689): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1690) " "Verilog HDL assignment warning at charrom.txt(1690): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1691) " "Verilog HDL assignment warning at charrom.txt(1691): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1692) " "Verilog HDL assignment warning at charrom.txt(1692): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1693) " "Verilog HDL assignment warning at charrom.txt(1693): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1694) " "Verilog HDL assignment warning at charrom.txt(1694): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1695) " "Verilog HDL assignment warning at charrom.txt(1695): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1696) " "Verilog HDL assignment warning at charrom.txt(1696): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1697) " "Verilog HDL assignment warning at charrom.txt(1697): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1698) " "Verilog HDL assignment warning at charrom.txt(1698): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1699) " "Verilog HDL assignment warning at charrom.txt(1699): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1700) " "Verilog HDL assignment warning at charrom.txt(1700): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641808 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1701) " "Verilog HDL assignment warning at charrom.txt(1701): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1702) " "Verilog HDL assignment warning at charrom.txt(1702): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1703) " "Verilog HDL assignment warning at charrom.txt(1703): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1704) " "Verilog HDL assignment warning at charrom.txt(1704): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1705) " "Verilog HDL assignment warning at charrom.txt(1705): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1706) " "Verilog HDL assignment warning at charrom.txt(1706): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1707) " "Verilog HDL assignment warning at charrom.txt(1707): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1708) " "Verilog HDL assignment warning at charrom.txt(1708): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1709) " "Verilog HDL assignment warning at charrom.txt(1709): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1710) " "Verilog HDL assignment warning at charrom.txt(1710): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1711) " "Verilog HDL assignment warning at charrom.txt(1711): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1712) " "Verilog HDL assignment warning at charrom.txt(1712): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1713) " "Verilog HDL assignment warning at charrom.txt(1713): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1714) " "Verilog HDL assignment warning at charrom.txt(1714): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1715) " "Verilog HDL assignment warning at charrom.txt(1715): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1716) " "Verilog HDL assignment warning at charrom.txt(1716): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1717) " "Verilog HDL assignment warning at charrom.txt(1717): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1718) " "Verilog HDL assignment warning at charrom.txt(1718): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1719) " "Verilog HDL assignment warning at charrom.txt(1719): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1720) " "Verilog HDL assignment warning at charrom.txt(1720): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1721) " "Verilog HDL assignment warning at charrom.txt(1721): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1722) " "Verilog HDL assignment warning at charrom.txt(1722): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641809 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1723) " "Verilog HDL assignment warning at charrom.txt(1723): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1724) " "Verilog HDL assignment warning at charrom.txt(1724): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1725) " "Verilog HDL assignment warning at charrom.txt(1725): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1726) " "Verilog HDL assignment warning at charrom.txt(1726): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1727) " "Verilog HDL assignment warning at charrom.txt(1727): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1728) " "Verilog HDL assignment warning at charrom.txt(1728): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1729) " "Verilog HDL assignment warning at charrom.txt(1729): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1730) " "Verilog HDL assignment warning at charrom.txt(1730): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1731) " "Verilog HDL assignment warning at charrom.txt(1731): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1732) " "Verilog HDL assignment warning at charrom.txt(1732): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1733) " "Verilog HDL assignment warning at charrom.txt(1733): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1734) " "Verilog HDL assignment warning at charrom.txt(1734): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1735) " "Verilog HDL assignment warning at charrom.txt(1735): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1736) " "Verilog HDL assignment warning at charrom.txt(1736): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1737) " "Verilog HDL assignment warning at charrom.txt(1737): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1738) " "Verilog HDL assignment warning at charrom.txt(1738): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1739) " "Verilog HDL assignment warning at charrom.txt(1739): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641810 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1740) " "Verilog HDL assignment warning at charrom.txt(1740): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1741) " "Verilog HDL assignment warning at charrom.txt(1741): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1742) " "Verilog HDL assignment warning at charrom.txt(1742): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1743) " "Verilog HDL assignment warning at charrom.txt(1743): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1744) " "Verilog HDL assignment warning at charrom.txt(1744): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1745) " "Verilog HDL assignment warning at charrom.txt(1745): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1746) " "Verilog HDL assignment warning at charrom.txt(1746): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1747) " "Verilog HDL assignment warning at charrom.txt(1747): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1748) " "Verilog HDL assignment warning at charrom.txt(1748): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1749) " "Verilog HDL assignment warning at charrom.txt(1749): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1750) " "Verilog HDL assignment warning at charrom.txt(1750): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1751) " "Verilog HDL assignment warning at charrom.txt(1751): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1752) " "Verilog HDL assignment warning at charrom.txt(1752): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1753) " "Verilog HDL assignment warning at charrom.txt(1753): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1754) " "Verilog HDL assignment warning at charrom.txt(1754): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1755) " "Verilog HDL assignment warning at charrom.txt(1755): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1756) " "Verilog HDL assignment warning at charrom.txt(1756): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1757) " "Verilog HDL assignment warning at charrom.txt(1757): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1758) " "Verilog HDL assignment warning at charrom.txt(1758): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641811 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1759) " "Verilog HDL assignment warning at charrom.txt(1759): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1760) " "Verilog HDL assignment warning at charrom.txt(1760): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1761) " "Verilog HDL assignment warning at charrom.txt(1761): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1762) " "Verilog HDL assignment warning at charrom.txt(1762): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1763) " "Verilog HDL assignment warning at charrom.txt(1763): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1764) " "Verilog HDL assignment warning at charrom.txt(1764): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1765) " "Verilog HDL assignment warning at charrom.txt(1765): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1766) " "Verilog HDL assignment warning at charrom.txt(1766): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1767) " "Verilog HDL assignment warning at charrom.txt(1767): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1768) " "Verilog HDL assignment warning at charrom.txt(1768): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1769) " "Verilog HDL assignment warning at charrom.txt(1769): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1770) " "Verilog HDL assignment warning at charrom.txt(1770): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1771) " "Verilog HDL assignment warning at charrom.txt(1771): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1772) " "Verilog HDL assignment warning at charrom.txt(1772): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1773) " "Verilog HDL assignment warning at charrom.txt(1773): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1774) " "Verilog HDL assignment warning at charrom.txt(1774): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1775) " "Verilog HDL assignment warning at charrom.txt(1775): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1776) " "Verilog HDL assignment warning at charrom.txt(1776): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1777) " "Verilog HDL assignment warning at charrom.txt(1777): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1778) " "Verilog HDL assignment warning at charrom.txt(1778): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1779) " "Verilog HDL assignment warning at charrom.txt(1779): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641812 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1780) " "Verilog HDL assignment warning at charrom.txt(1780): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1781) " "Verilog HDL assignment warning at charrom.txt(1781): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1782) " "Verilog HDL assignment warning at charrom.txt(1782): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1783) " "Verilog HDL assignment warning at charrom.txt(1783): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1784) " "Verilog HDL assignment warning at charrom.txt(1784): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1785) " "Verilog HDL assignment warning at charrom.txt(1785): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1786) " "Verilog HDL assignment warning at charrom.txt(1786): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1787) " "Verilog HDL assignment warning at charrom.txt(1787): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1788) " "Verilog HDL assignment warning at charrom.txt(1788): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1789) " "Verilog HDL assignment warning at charrom.txt(1789): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1790) " "Verilog HDL assignment warning at charrom.txt(1790): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1791) " "Verilog HDL assignment warning at charrom.txt(1791): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1792) " "Verilog HDL assignment warning at charrom.txt(1792): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1793) " "Verilog HDL assignment warning at charrom.txt(1793): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1794) " "Verilog HDL assignment warning at charrom.txt(1794): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1795) " "Verilog HDL assignment warning at charrom.txt(1795): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1796) " "Verilog HDL assignment warning at charrom.txt(1796): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1797) " "Verilog HDL assignment warning at charrom.txt(1797): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1798) " "Verilog HDL assignment warning at charrom.txt(1798): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1799) " "Verilog HDL assignment warning at charrom.txt(1799): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1800) " "Verilog HDL assignment warning at charrom.txt(1800): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641813 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1801) " "Verilog HDL assignment warning at charrom.txt(1801): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1802) " "Verilog HDL assignment warning at charrom.txt(1802): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1803) " "Verilog HDL assignment warning at charrom.txt(1803): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1804) " "Verilog HDL assignment warning at charrom.txt(1804): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1805) " "Verilog HDL assignment warning at charrom.txt(1805): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1806) " "Verilog HDL assignment warning at charrom.txt(1806): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1807) " "Verilog HDL assignment warning at charrom.txt(1807): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1808) " "Verilog HDL assignment warning at charrom.txt(1808): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1809) " "Verilog HDL assignment warning at charrom.txt(1809): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1810) " "Verilog HDL assignment warning at charrom.txt(1810): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1811) " "Verilog HDL assignment warning at charrom.txt(1811): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1812) " "Verilog HDL assignment warning at charrom.txt(1812): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1813) " "Verilog HDL assignment warning at charrom.txt(1813): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1814) " "Verilog HDL assignment warning at charrom.txt(1814): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1815) " "Verilog HDL assignment warning at charrom.txt(1815): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1816) " "Verilog HDL assignment warning at charrom.txt(1816): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1817) " "Verilog HDL assignment warning at charrom.txt(1817): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1818) " "Verilog HDL assignment warning at charrom.txt(1818): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1819) " "Verilog HDL assignment warning at charrom.txt(1819): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1820) " "Verilog HDL assignment warning at charrom.txt(1820): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1821) " "Verilog HDL assignment warning at charrom.txt(1821): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641814 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1822) " "Verilog HDL assignment warning at charrom.txt(1822): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1823) " "Verilog HDL assignment warning at charrom.txt(1823): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1824) " "Verilog HDL assignment warning at charrom.txt(1824): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1825) " "Verilog HDL assignment warning at charrom.txt(1825): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1826) " "Verilog HDL assignment warning at charrom.txt(1826): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1827) " "Verilog HDL assignment warning at charrom.txt(1827): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1828) " "Verilog HDL assignment warning at charrom.txt(1828): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1829) " "Verilog HDL assignment warning at charrom.txt(1829): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1830) " "Verilog HDL assignment warning at charrom.txt(1830): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1831) " "Verilog HDL assignment warning at charrom.txt(1831): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1832) " "Verilog HDL assignment warning at charrom.txt(1832): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1833) " "Verilog HDL assignment warning at charrom.txt(1833): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1834) " "Verilog HDL assignment warning at charrom.txt(1834): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1835) " "Verilog HDL assignment warning at charrom.txt(1835): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1836) " "Verilog HDL assignment warning at charrom.txt(1836): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1837) " "Verilog HDL assignment warning at charrom.txt(1837): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1838) " "Verilog HDL assignment warning at charrom.txt(1838): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1839) " "Verilog HDL assignment warning at charrom.txt(1839): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1840) " "Verilog HDL assignment warning at charrom.txt(1840): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1841) " "Verilog HDL assignment warning at charrom.txt(1841): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1842) " "Verilog HDL assignment warning at charrom.txt(1842): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641815 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1843) " "Verilog HDL assignment warning at charrom.txt(1843): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1844) " "Verilog HDL assignment warning at charrom.txt(1844): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1845) " "Verilog HDL assignment warning at charrom.txt(1845): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1846) " "Verilog HDL assignment warning at charrom.txt(1846): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1847) " "Verilog HDL assignment warning at charrom.txt(1847): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1848) " "Verilog HDL assignment warning at charrom.txt(1848): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1849) " "Verilog HDL assignment warning at charrom.txt(1849): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1850) " "Verilog HDL assignment warning at charrom.txt(1850): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1851) " "Verilog HDL assignment warning at charrom.txt(1851): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1852) " "Verilog HDL assignment warning at charrom.txt(1852): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1853) " "Verilog HDL assignment warning at charrom.txt(1853): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1854) " "Verilog HDL assignment warning at charrom.txt(1854): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1855) " "Verilog HDL assignment warning at charrom.txt(1855): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1856) " "Verilog HDL assignment warning at charrom.txt(1856): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1857) " "Verilog HDL assignment warning at charrom.txt(1857): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1858) " "Verilog HDL assignment warning at charrom.txt(1858): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1859) " "Verilog HDL assignment warning at charrom.txt(1859): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1860) " "Verilog HDL assignment warning at charrom.txt(1860): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1861) " "Verilog HDL assignment warning at charrom.txt(1861): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1862) " "Verilog HDL assignment warning at charrom.txt(1862): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1863) " "Verilog HDL assignment warning at charrom.txt(1863): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641816 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1864) " "Verilog HDL assignment warning at charrom.txt(1864): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1865) " "Verilog HDL assignment warning at charrom.txt(1865): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1866) " "Verilog HDL assignment warning at charrom.txt(1866): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1867) " "Verilog HDL assignment warning at charrom.txt(1867): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1868) " "Verilog HDL assignment warning at charrom.txt(1868): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1869) " "Verilog HDL assignment warning at charrom.txt(1869): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1870) " "Verilog HDL assignment warning at charrom.txt(1870): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1871) " "Verilog HDL assignment warning at charrom.txt(1871): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1872) " "Verilog HDL assignment warning at charrom.txt(1872): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1873) " "Verilog HDL assignment warning at charrom.txt(1873): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1874) " "Verilog HDL assignment warning at charrom.txt(1874): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1875) " "Verilog HDL assignment warning at charrom.txt(1875): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1876) " "Verilog HDL assignment warning at charrom.txt(1876): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1877) " "Verilog HDL assignment warning at charrom.txt(1877): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1878) " "Verilog HDL assignment warning at charrom.txt(1878): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1879) " "Verilog HDL assignment warning at charrom.txt(1879): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1880) " "Verilog HDL assignment warning at charrom.txt(1880): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1881) " "Verilog HDL assignment warning at charrom.txt(1881): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1882) " "Verilog HDL assignment warning at charrom.txt(1882): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1883) " "Verilog HDL assignment warning at charrom.txt(1883): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1884) " "Verilog HDL assignment warning at charrom.txt(1884): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1885) " "Verilog HDL assignment warning at charrom.txt(1885): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641817 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1886) " "Verilog HDL assignment warning at charrom.txt(1886): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1887) " "Verilog HDL assignment warning at charrom.txt(1887): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1888) " "Verilog HDL assignment warning at charrom.txt(1888): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1889) " "Verilog HDL assignment warning at charrom.txt(1889): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1890) " "Verilog HDL assignment warning at charrom.txt(1890): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1891) " "Verilog HDL assignment warning at charrom.txt(1891): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1892) " "Verilog HDL assignment warning at charrom.txt(1892): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1893) " "Verilog HDL assignment warning at charrom.txt(1893): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1894) " "Verilog HDL assignment warning at charrom.txt(1894): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1895) " "Verilog HDL assignment warning at charrom.txt(1895): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1896) " "Verilog HDL assignment warning at charrom.txt(1896): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1897) " "Verilog HDL assignment warning at charrom.txt(1897): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1898) " "Verilog HDL assignment warning at charrom.txt(1898): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1899) " "Verilog HDL assignment warning at charrom.txt(1899): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1900) " "Verilog HDL assignment warning at charrom.txt(1900): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1901) " "Verilog HDL assignment warning at charrom.txt(1901): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1902) " "Verilog HDL assignment warning at charrom.txt(1902): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1903) " "Verilog HDL assignment warning at charrom.txt(1903): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1904) " "Verilog HDL assignment warning at charrom.txt(1904): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1905) " "Verilog HDL assignment warning at charrom.txt(1905): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641818 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1906) " "Verilog HDL assignment warning at charrom.txt(1906): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1907) " "Verilog HDL assignment warning at charrom.txt(1907): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1908) " "Verilog HDL assignment warning at charrom.txt(1908): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1909) " "Verilog HDL assignment warning at charrom.txt(1909): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1910) " "Verilog HDL assignment warning at charrom.txt(1910): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1911) " "Verilog HDL assignment warning at charrom.txt(1911): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1912) " "Verilog HDL assignment warning at charrom.txt(1912): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1913) " "Verilog HDL assignment warning at charrom.txt(1913): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1914) " "Verilog HDL assignment warning at charrom.txt(1914): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1915) " "Verilog HDL assignment warning at charrom.txt(1915): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1916) " "Verilog HDL assignment warning at charrom.txt(1916): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1917) " "Verilog HDL assignment warning at charrom.txt(1917): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1918) " "Verilog HDL assignment warning at charrom.txt(1918): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1919) " "Verilog HDL assignment warning at charrom.txt(1919): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1920) " "Verilog HDL assignment warning at charrom.txt(1920): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1921) " "Verilog HDL assignment warning at charrom.txt(1921): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1922) " "Verilog HDL assignment warning at charrom.txt(1922): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1923) " "Verilog HDL assignment warning at charrom.txt(1923): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1924) " "Verilog HDL assignment warning at charrom.txt(1924): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1925) " "Verilog HDL assignment warning at charrom.txt(1925): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1926) " "Verilog HDL assignment warning at charrom.txt(1926): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641819 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1927) " "Verilog HDL assignment warning at charrom.txt(1927): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1928) " "Verilog HDL assignment warning at charrom.txt(1928): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1929) " "Verilog HDL assignment warning at charrom.txt(1929): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1930) " "Verilog HDL assignment warning at charrom.txt(1930): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1931) " "Verilog HDL assignment warning at charrom.txt(1931): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1932) " "Verilog HDL assignment warning at charrom.txt(1932): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1933) " "Verilog HDL assignment warning at charrom.txt(1933): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1934) " "Verilog HDL assignment warning at charrom.txt(1934): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1935) " "Verilog HDL assignment warning at charrom.txt(1935): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1936) " "Verilog HDL assignment warning at charrom.txt(1936): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1937) " "Verilog HDL assignment warning at charrom.txt(1937): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1938) " "Verilog HDL assignment warning at charrom.txt(1938): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1939) " "Verilog HDL assignment warning at charrom.txt(1939): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1940) " "Verilog HDL assignment warning at charrom.txt(1940): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1941) " "Verilog HDL assignment warning at charrom.txt(1941): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1942) " "Verilog HDL assignment warning at charrom.txt(1942): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1943) " "Verilog HDL assignment warning at charrom.txt(1943): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1944) " "Verilog HDL assignment warning at charrom.txt(1944): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1945) " "Verilog HDL assignment warning at charrom.txt(1945): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1946) " "Verilog HDL assignment warning at charrom.txt(1946): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1947) " "Verilog HDL assignment warning at charrom.txt(1947): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1948) " "Verilog HDL assignment warning at charrom.txt(1948): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641820 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1949) " "Verilog HDL assignment warning at charrom.txt(1949): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1950) " "Verilog HDL assignment warning at charrom.txt(1950): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1951) " "Verilog HDL assignment warning at charrom.txt(1951): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1952) " "Verilog HDL assignment warning at charrom.txt(1952): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1953) " "Verilog HDL assignment warning at charrom.txt(1953): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1954) " "Verilog HDL assignment warning at charrom.txt(1954): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1955) " "Verilog HDL assignment warning at charrom.txt(1955): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1956) " "Verilog HDL assignment warning at charrom.txt(1956): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1957) " "Verilog HDL assignment warning at charrom.txt(1957): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1958) " "Verilog HDL assignment warning at charrom.txt(1958): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1959) " "Verilog HDL assignment warning at charrom.txt(1959): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1960) " "Verilog HDL assignment warning at charrom.txt(1960): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1961) " "Verilog HDL assignment warning at charrom.txt(1961): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1962) " "Verilog HDL assignment warning at charrom.txt(1962): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1963) " "Verilog HDL assignment warning at charrom.txt(1963): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1964) " "Verilog HDL assignment warning at charrom.txt(1964): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1965) " "Verilog HDL assignment warning at charrom.txt(1965): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1966) " "Verilog HDL assignment warning at charrom.txt(1966): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1967) " "Verilog HDL assignment warning at charrom.txt(1967): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1968) " "Verilog HDL assignment warning at charrom.txt(1968): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1969) " "Verilog HDL assignment warning at charrom.txt(1969): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641821 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1970) " "Verilog HDL assignment warning at charrom.txt(1970): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1971) " "Verilog HDL assignment warning at charrom.txt(1971): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1972) " "Verilog HDL assignment warning at charrom.txt(1972): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1973) " "Verilog HDL assignment warning at charrom.txt(1973): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1974) " "Verilog HDL assignment warning at charrom.txt(1974): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1975) " "Verilog HDL assignment warning at charrom.txt(1975): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1976) " "Verilog HDL assignment warning at charrom.txt(1976): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1977) " "Verilog HDL assignment warning at charrom.txt(1977): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1978) " "Verilog HDL assignment warning at charrom.txt(1978): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1979) " "Verilog HDL assignment warning at charrom.txt(1979): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1980) " "Verilog HDL assignment warning at charrom.txt(1980): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1981) " "Verilog HDL assignment warning at charrom.txt(1981): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1982) " "Verilog HDL assignment warning at charrom.txt(1982): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1983) " "Verilog HDL assignment warning at charrom.txt(1983): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1984) " "Verilog HDL assignment warning at charrom.txt(1984): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1985) " "Verilog HDL assignment warning at charrom.txt(1985): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1986) " "Verilog HDL assignment warning at charrom.txt(1986): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1987) " "Verilog HDL assignment warning at charrom.txt(1987): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641822 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1988) " "Verilog HDL assignment warning at charrom.txt(1988): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1989) " "Verilog HDL assignment warning at charrom.txt(1989): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1990) " "Verilog HDL assignment warning at charrom.txt(1990): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1991) " "Verilog HDL assignment warning at charrom.txt(1991): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1992) " "Verilog HDL assignment warning at charrom.txt(1992): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1993) " "Verilog HDL assignment warning at charrom.txt(1993): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1994) " "Verilog HDL assignment warning at charrom.txt(1994): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1995) " "Verilog HDL assignment warning at charrom.txt(1995): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1996) " "Verilog HDL assignment warning at charrom.txt(1996): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1997) " "Verilog HDL assignment warning at charrom.txt(1997): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1998) " "Verilog HDL assignment warning at charrom.txt(1998): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(1999) " "Verilog HDL assignment warning at charrom.txt(1999): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 1999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2000) " "Verilog HDL assignment warning at charrom.txt(2000): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2001) " "Verilog HDL assignment warning at charrom.txt(2001): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2002) " "Verilog HDL assignment warning at charrom.txt(2002): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2003) " "Verilog HDL assignment warning at charrom.txt(2003): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641823 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2004) " "Verilog HDL assignment warning at charrom.txt(2004): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2005) " "Verilog HDL assignment warning at charrom.txt(2005): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2006) " "Verilog HDL assignment warning at charrom.txt(2006): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2007) " "Verilog HDL assignment warning at charrom.txt(2007): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2008) " "Verilog HDL assignment warning at charrom.txt(2008): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2009) " "Verilog HDL assignment warning at charrom.txt(2009): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2010) " "Verilog HDL assignment warning at charrom.txt(2010): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2011) " "Verilog HDL assignment warning at charrom.txt(2011): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2012) " "Verilog HDL assignment warning at charrom.txt(2012): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2013) " "Verilog HDL assignment warning at charrom.txt(2013): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2014) " "Verilog HDL assignment warning at charrom.txt(2014): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2015) " "Verilog HDL assignment warning at charrom.txt(2015): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2016) " "Verilog HDL assignment warning at charrom.txt(2016): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2017) " "Verilog HDL assignment warning at charrom.txt(2017): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2018) " "Verilog HDL assignment warning at charrom.txt(2018): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2019) " "Verilog HDL assignment warning at charrom.txt(2019): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2020) " "Verilog HDL assignment warning at charrom.txt(2020): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2021) " "Verilog HDL assignment warning at charrom.txt(2021): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2022) " "Verilog HDL assignment warning at charrom.txt(2022): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641824 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2023) " "Verilog HDL assignment warning at charrom.txt(2023): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2024) " "Verilog HDL assignment warning at charrom.txt(2024): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2025) " "Verilog HDL assignment warning at charrom.txt(2025): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2026) " "Verilog HDL assignment warning at charrom.txt(2026): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2027) " "Verilog HDL assignment warning at charrom.txt(2027): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2028) " "Verilog HDL assignment warning at charrom.txt(2028): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2029) " "Verilog HDL assignment warning at charrom.txt(2029): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2030) " "Verilog HDL assignment warning at charrom.txt(2030): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2031) " "Verilog HDL assignment warning at charrom.txt(2031): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2032) " "Verilog HDL assignment warning at charrom.txt(2032): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2033) " "Verilog HDL assignment warning at charrom.txt(2033): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2034) " "Verilog HDL assignment warning at charrom.txt(2034): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2035) " "Verilog HDL assignment warning at charrom.txt(2035): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2036) " "Verilog HDL assignment warning at charrom.txt(2036): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2037) " "Verilog HDL assignment warning at charrom.txt(2037): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2038) " "Verilog HDL assignment warning at charrom.txt(2038): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2039) " "Verilog HDL assignment warning at charrom.txt(2039): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2040) " "Verilog HDL assignment warning at charrom.txt(2040): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2041) " "Verilog HDL assignment warning at charrom.txt(2041): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641825 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2042) " "Verilog HDL assignment warning at charrom.txt(2042): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2043) " "Verilog HDL assignment warning at charrom.txt(2043): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2044) " "Verilog HDL assignment warning at charrom.txt(2044): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2045) " "Verilog HDL assignment warning at charrom.txt(2045): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2046) " "Verilog HDL assignment warning at charrom.txt(2046): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2047) " "Verilog HDL assignment warning at charrom.txt(2047): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 charrom.txt(2048) " "Verilog HDL assignment warning at charrom.txt(2048): truncated value with size 8 to match size of target (6)" {  } { { "charrom.txt" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt" 2048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 chargenrom.sv(5) " "Net \"charrom.data_a\" at chargenrom.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 chargenrom.sv(5) " "Net \"charrom.waddr_a\" at chargenrom.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 chargenrom.sv(5) " "Net \"charrom.we_a\" at chargenrom.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683220641826 "|vga_decoder|chargenrom:chargenromb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_module color_module:color " "Elaborating entity \"color_module\" for hierarchy \"color_module:color\"" {  } { { "vga_decoder.sv" "color" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683220641830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(25) " "Verilog HDL assignment warning at color_module.sv(25): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(29) " "Verilog HDL assignment warning at color_module.sv(29): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(33) " "Verilog HDL assignment warning at color_module.sv(33): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(37) " "Verilog HDL assignment warning at color_module.sv(37): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(44) " "Verilog HDL assignment warning at color_module.sv(44): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(48) " "Verilog HDL assignment warning at color_module.sv(48): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(52) " "Verilog HDL assignment warning at color_module.sv(52): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(56) " "Verilog HDL assignment warning at color_module.sv(56): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(63) " "Verilog HDL assignment warning at color_module.sv(63): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(67) " "Verilog HDL assignment warning at color_module.sv(67): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(71) " "Verilog HDL assignment warning at color_module.sv(71): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(75) " "Verilog HDL assignment warning at color_module.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(82) " "Verilog HDL assignment warning at color_module.sv(82): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(86) " "Verilog HDL assignment warning at color_module.sv(86): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(90) " "Verilog HDL assignment warning at color_module.sv(90): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(94) " "Verilog HDL assignment warning at color_module.sv(94): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 "|vga_decoder|color_module:color"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_entrada " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_entrada\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_entrada " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_entrada\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683220641833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_selector color_selector:color2 " "Elaborating entity \"color_selector\" for hierarchy \"color_selector:color2\"" {  } { { "vga_decoder.sv" "color2" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683220641835 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "chargenrom:chargenromb\|charrom " "RAM logic \"chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "chargenrom.sv" "charrom" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1683220642293 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683220642293 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683220642636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683220642850 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/output_files/vga_decoding.map.smsg " "Generated suppressed messages file D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/output_files/vga_decoding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220643516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683220643749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683220643749 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "win " "No output dependent on input pin \"win\"" {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683220643830 "|vga_decoder|win"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lost " "No output dependent on input pin \"lost\"" {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683220643830 "|vga_decoder|lost"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683220643830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683220643831 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683220643831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683220643831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683220643831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2075 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2075 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683220643955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 11:17:23 2023 " "Processing ended: Thu May  4 11:17:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683220643955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683220643955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683220643955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683220643955 ""}
