#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1dfa4c0 .scope module, "testshiftregister" "testshiftregister" 2 4;
 .timescale 0 0;
v0x1e126b0_0 .var "begintest", 0 0;
v0x1e127a0_0 .net "clk", 0 0, v0x1e11df0_0;  1 drivers
v0x1e12840_0 .net "dutpassed", 0 0, v0x1e11eb0_0;  1 drivers
v0x1e12910_0 .net "endtest", 0 0, v0x1e11f80_0;  1 drivers
v0x1e129e0_0 .net "parallelDataIn", 7 0, v0x1e12020_0;  1 drivers
v0x1e12b20_0 .net "parallelDataOut", 7 0, v0x1e11240_0;  1 drivers
v0x1e12c10_0 .net "parallelLoad", 0 0, v0x1e121e0_0;  1 drivers
v0x1e12d00_0 .net "peripheralClkEdge", 0 0, v0x1e122b0_0;  1 drivers
v0x1e12df0_0 .net "serialDataIn", 0 0, v0x1e12380_0;  1 drivers
v0x1e12f20_0 .net "serialDataOut", 0 0, v0x1e115c0_0;  1 drivers
E_0x1df8000 .event posedge, v0x1e11f80_0;
S_0x1dfa640 .scope module, "dut" "shiftregister" 2 20, 3 9 0, S_0x1dfa4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1df5280 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
v0x1df6da0_0 .net "clk", 0 0, v0x1e11df0_0;  alias, 1 drivers
v0x1e11160_0 .net "parallelDataIn", 7 0, v0x1e12020_0;  alias, 1 drivers
v0x1e11240_0 .var "parallelDataOut", 7 0;
v0x1e11330_0 .net "parallelLoad", 0 0, v0x1e121e0_0;  alias, 1 drivers
v0x1e113f0_0 .net "peripheralClkEdge", 0 0, v0x1e122b0_0;  alias, 1 drivers
v0x1e11500_0 .net "serialDataIn", 0 0, v0x1e12380_0;  alias, 1 drivers
v0x1e115c0_0 .var "serialDataOut", 0 0;
v0x1e11680_0 .var "shiftregistermem", 7 0;
v0x1e11760_0 .var "shiftregistertemp", 8 0;
E_0x1df7770 .event posedge, v0x1df6da0_0;
S_0x1e119f0 .scope module, "tester" "shifttest" 2 31, 2 63 0, S_0x1dfa4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "peripheralClkEdge"
    .port_info 2 /OUTPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataOut"
    .port_info 4 /INPUT 1 "serialDataOut"
    .port_info 5 /OUTPUT 8 "parallelDataIn"
    .port_info 6 /OUTPUT 1 "serialDataIn"
    .port_info 7 /INPUT 1 "begintest"
    .port_info 8 /OUTPUT 1 "endtest"
    .port_info 9 /OUTPUT 1 "dutpassed"
v0x1e11d10_0 .net "begintest", 0 0, v0x1e126b0_0;  1 drivers
v0x1e11df0_0 .var "clk", 0 0;
v0x1e11eb0_0 .var "dutpassed", 0 0;
v0x1e11f80_0 .var "endtest", 0 0;
v0x1e12020_0 .var "parallelDataIn", 7 0;
v0x1e12110_0 .net "parallelDataOut", 7 0, v0x1e11240_0;  alias, 1 drivers
v0x1e121e0_0 .var "parallelLoad", 0 0;
v0x1e122b0_0 .var "peripheralClkEdge", 0 0;
v0x1e12380_0 .var "serialDataIn", 0 0;
v0x1e124e0_0 .net "serialDataOut", 0 0, v0x1e115c0_0;  alias, 1 drivers
E_0x1df7ba0 .event edge, v0x1e11d10_0;
    .scope S_0x1dfa640;
T_0 ;
    %wait E_0x1df7770;
    %load/vec4 v0x1e11330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1e11160_0;
    %assign/vec4 v0x1e11680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1e113f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1e11240_0;
    %load/vec4 v0x1e11500_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1e11760_0, 0;
    %load/vec4 v0x1e11760_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x1e11680_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x1e11240_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x1e115c0_0, 0;
    %load/vec4 v0x1e11680_0;
    %assign/vec4 v0x1e11240_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1e119f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e122b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e121e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1e12020_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e12380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e11df0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1e119f0;
T_2 ;
    %wait E_0x1df7ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e11f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e11eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e122b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e121e0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x1e12020_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e12380_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e11df0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e11df0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x1e12110_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x1e124e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 109 "$display", "Test Case 1 Failed" {0 0 0};
T_2.0 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e11f80_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1dfa4c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e126b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e126b0_0, 0, 1;
    %delay 1000, 0;
    %end;
    .thread T_3;
    .scope S_0x1dfa4c0;
T_4 ;
    %wait E_0x1df8000;
    %vpi_call 2 58 "$display", "DUT passed?: %b", v0x1e12840_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftregister.t.v";
    "./shiftregister.v";
