

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_219_16'
================================================================
* Date:           Mon May 13 18:48:09 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.755 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.160 us|  0.160 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_219_16  |       18|       18|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body588"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_8 = load i6 %i"   --->   Operation 9 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln219 = icmp_ult  i6 %i_8, i6 34" [receiver.cpp:219]   --->   Operation 11 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1241.exitStub, void %for.body588.split" [receiver.cpp:219]   --->   Operation 12 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_8, i32 2, i32 5" [receiver.cpp:219]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i4 %lshr_ln" [receiver.cpp:219]   --->   Operation 14 'zext' 'zext_ln219' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 15 'getelementptr' 'arr_5_I_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 16 'getelementptr' 'arr_5_I_2_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%arr_5_I_load = load i4 %arr_5_I_addr" [receiver.cpp:220]   --->   Operation 17 'load' 'arr_5_I_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%arr_5_I_2_load = load i4 %arr_5_I_2_addr" [receiver.cpp:220]   --->   Operation 18 'load' 'arr_5_I_2_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 19 'getelementptr' 'arr_5_I_1_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 20 'getelementptr' 'arr_5_I_3_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%arr_5_I_1_load = load i4 %arr_5_I_1_addr" [receiver.cpp:220]   --->   Operation 21 'load' 'arr_5_I_1_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%arr_5_I_3_load = load i4 %arr_5_I_3_addr" [receiver.cpp:220]   --->   Operation 22 'load' 'arr_5_I_3_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 23 'getelementptr' 'arr_5_Q_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 24 'getelementptr' 'arr_5_Q_2_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%arr_5_Q_load = load i4 %arr_5_Q_addr" [receiver.cpp:221]   --->   Operation 25 'load' 'arr_5_Q_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%arr_5_Q_2_load = load i4 %arr_5_Q_2_addr" [receiver.cpp:221]   --->   Operation 26 'load' 'arr_5_Q_2_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 27 'getelementptr' 'arr_5_Q_1_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 28 'getelementptr' 'arr_5_Q_3_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%arr_5_Q_1_load = load i4 %arr_5_Q_1_addr" [receiver.cpp:221]   --->   Operation 29 'load' 'arr_5_Q_1_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%arr_5_Q_3_load = load i4 %arr_5_Q_3_addr" [receiver.cpp:221]   --->   Operation 30 'load' 'arr_5_Q_3_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln219 = add i6 %i_8, i6 2" [receiver.cpp:219]   --->   Operation 31 'add' 'add_ln219' <Predicate = (icmp_ln219)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln219 = store i6 %add_ln219, i6 %i" [receiver.cpp:219]   --->   Operation 32 'store' 'store_ln219' <Predicate = (icmp_ln219)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i6 %i_8"   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%arr_5_I_load = load i4 %arr_5_I_addr" [receiver.cpp:220]   --->   Operation 34 'load' 'arr_5_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%arr_5_I_2_load = load i4 %arr_5_I_2_addr" [receiver.cpp:220]   --->   Operation 35 'load' 'arr_5_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%tmp_s = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_I_load, i28 0, i28 %arr_5_I_2_load, i2 %empty" [receiver.cpp:220]   --->   Operation 36 'mux' 'tmp_s' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%arr_5_I_1_load = load i4 %arr_5_I_1_addr" [receiver.cpp:220]   --->   Operation 37 'load' 'arr_5_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%arr_5_I_3_load = load i4 %arr_5_I_3_addr" [receiver.cpp:220]   --->   Operation 38 'load' 'arr_5_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 39 [1/1] (1.70ns)   --->   "%tmp_1 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_I_1_load, i28 0, i28 %arr_5_I_3_load, i2 %empty" [receiver.cpp:220]   --->   Operation 39 'mux' 'tmp_1' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_8, i32 1, i32 5" [receiver.cpp:220]   --->   Operation 40 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%arr_5_Q_load = load i4 %arr_5_Q_addr" [receiver.cpp:221]   --->   Operation 41 'load' 'arr_5_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%arr_5_Q_2_load = load i4 %arr_5_Q_2_addr" [receiver.cpp:221]   --->   Operation 42 'load' 'arr_5_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 43 [1/1] (1.70ns)   --->   "%tmp_2 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_Q_load, i28 0, i28 %arr_5_Q_2_load, i2 %empty" [receiver.cpp:221]   --->   Operation 43 'mux' 'tmp_2' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%arr_5_Q_1_load = load i4 %arr_5_Q_1_addr" [receiver.cpp:221]   --->   Operation 44 'load' 'arr_5_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%arr_5_Q_3_load = load i4 %arr_5_Q_3_addr" [receiver.cpp:221]   --->   Operation 45 'load' 'arr_5_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 46 [1/1] (1.70ns)   --->   "%tmp_3 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_Q_1_load, i28 0, i28 %arr_5_Q_3_load, i2 %empty" [receiver.cpp:221]   --->   Operation 46 'mux' 'tmp_3' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.75>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln219 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [receiver.cpp:219]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [receiver.cpp:219]   --->   Operation 48 'specloopname' 'specloopname_ln219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i28 %tmp_s" [receiver.cpp:220]   --->   Operation 49 'sext' 'sext_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln220_1 = sext i28 %tmp_1" [receiver.cpp:220]   --->   Operation 50 'sext' 'sext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.43ns)   --->   "%add_ln220 = add i29 %sext_ln220_1, i29 %sext_ln220" [receiver.cpp:220]   --->   Operation 51 'add' 'add_ln220' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i5 %lshr_ln1" [receiver.cpp:220]   --->   Operation 52 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%arr_6_I_addr_1 = getelementptr i29 %arr_6_I, i64 0, i64 %zext_ln220" [receiver.cpp:220]   --->   Operation 53 'getelementptr' 'arr_6_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln220 = store i29 %add_ln220, i5 %arr_6_I_addr_1" [receiver.cpp:220]   --->   Operation 54 'store' 'store_ln220' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln221 = sext i28 %tmp_2" [receiver.cpp:221]   --->   Operation 55 'sext' 'sext_ln221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln221_1 = sext i28 %tmp_3" [receiver.cpp:221]   --->   Operation 56 'sext' 'sext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.43ns)   --->   "%add_ln221 = add i29 %sext_ln221_1, i29 %sext_ln221" [receiver.cpp:221]   --->   Operation 57 'add' 'add_ln221' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%arr_6_Q_addr_1 = getelementptr i29 %arr_6_Q, i64 0, i64 %zext_ln220" [receiver.cpp:221]   --->   Operation 58 'getelementptr' 'arr_6_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln221 = store i29 %add_ln221, i5 %arr_6_Q_addr_1" [receiver.cpp:221]   --->   Operation 59 'store' 'store_ln221' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.body588" [receiver.cpp:219]   --->   Operation 60 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_5_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_5_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_8                     (load             ) [ 0110]
specpipeline_ln0        (specpipeline     ) [ 0000]
icmp_ln219              (icmp             ) [ 0110]
br_ln219                (br               ) [ 0000]
lshr_ln                 (partselect       ) [ 0000]
zext_ln219              (zext             ) [ 0000]
arr_5_I_addr            (getelementptr    ) [ 0110]
arr_5_I_2_addr          (getelementptr    ) [ 0110]
arr_5_I_1_addr          (getelementptr    ) [ 0110]
arr_5_I_3_addr          (getelementptr    ) [ 0110]
arr_5_Q_addr            (getelementptr    ) [ 0110]
arr_5_Q_2_addr          (getelementptr    ) [ 0110]
arr_5_Q_1_addr          (getelementptr    ) [ 0110]
arr_5_Q_3_addr          (getelementptr    ) [ 0110]
add_ln219               (add              ) [ 0000]
store_ln219             (store            ) [ 0000]
empty                   (trunc            ) [ 0000]
arr_5_I_load            (load             ) [ 0000]
arr_5_I_2_load          (load             ) [ 0000]
tmp_s                   (mux              ) [ 0101]
arr_5_I_1_load          (load             ) [ 0000]
arr_5_I_3_load          (load             ) [ 0000]
tmp_1                   (mux              ) [ 0101]
lshr_ln1                (partselect       ) [ 0101]
arr_5_Q_load            (load             ) [ 0000]
arr_5_Q_2_load          (load             ) [ 0000]
tmp_2                   (mux              ) [ 0101]
arr_5_Q_1_load          (load             ) [ 0000]
arr_5_Q_3_load          (load             ) [ 0000]
tmp_3                   (mux              ) [ 0101]
speclooptripcount_ln219 (speclooptripcount) [ 0000]
specloopname_ln219      (specloopname     ) [ 0000]
sext_ln220              (sext             ) [ 0000]
sext_ln220_1            (sext             ) [ 0000]
add_ln220               (add              ) [ 0000]
zext_ln220              (zext             ) [ 0000]
arr_6_I_addr_1          (getelementptr    ) [ 0000]
store_ln220             (store            ) [ 0000]
sext_ln221              (sext             ) [ 0000]
sext_ln221_1            (sext             ) [ 0000]
add_ln221               (add              ) [ 0000]
arr_6_Q_addr_1          (getelementptr    ) [ 0000]
store_ln221             (store            ) [ 0000]
br_ln219                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_5_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_5_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_5_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_5_I_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_6_I">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_5_Q">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_5_Q_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_5_Q_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_5_Q_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_6_Q">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i28.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="arr_5_I_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="28" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="arr_5_I_2_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="28" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_2_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_I_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_I_2_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arr_5_I_1_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="28" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_1_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="arr_5_I_3_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="28" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_3_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_I_1_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_I_3_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arr_5_Q_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="arr_5_Q_2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="28" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_2_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_Q_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_Q_2_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arr_5_Q_1_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="28" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_1_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="arr_5_Q_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="28" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_3_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_Q_1_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_Q_3_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arr_6_I_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="29" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_addr_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln220_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="29" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="arr_6_Q_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="29" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_addr_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln221_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="29" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_8_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln219_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lshr_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="0" index="3" bw="4" slack="0"/>
<pin id="211" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln219_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln219_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln219_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln219/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="empty_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="28" slack="0"/>
<pin id="244" dir="0" index="1" bw="28" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="28" slack="0"/>
<pin id="247" dir="0" index="4" bw="2" slack="0"/>
<pin id="248" dir="1" index="5" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="28" slack="0"/>
<pin id="256" dir="0" index="1" bw="28" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="28" slack="0"/>
<pin id="259" dir="0" index="4" bw="2" slack="0"/>
<pin id="260" dir="1" index="5" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="lshr_ln1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="1"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="4" slack="0"/>
<pin id="271" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="28" slack="0"/>
<pin id="277" dir="0" index="1" bw="28" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="0" index="3" bw="28" slack="0"/>
<pin id="280" dir="0" index="4" bw="2" slack="0"/>
<pin id="281" dir="1" index="5" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="28" slack="0"/>
<pin id="289" dir="0" index="1" bw="28" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="0" index="3" bw="28" slack="0"/>
<pin id="292" dir="0" index="4" bw="2" slack="0"/>
<pin id="293" dir="1" index="5" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln220_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="28" slack="1"/>
<pin id="301" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln220_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="28" slack="1"/>
<pin id="304" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln220_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="28" slack="0"/>
<pin id="307" dir="0" index="1" bw="28" slack="0"/>
<pin id="308" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln220_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln221_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="28" slack="1"/>
<pin id="319" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln221/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln221_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="28" slack="1"/>
<pin id="322" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln221_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln221_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="28" slack="0"/>
<pin id="325" dir="0" index="1" bw="28" slack="0"/>
<pin id="326" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/3 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_8_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="1"/>
<pin id="339" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="343" class="1005" name="icmp_ln219_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln219 "/>
</bind>
</comp>

<comp id="347" class="1005" name="arr_5_I_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="arr_5_I_2_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_2_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="arr_5_I_1_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_1_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="arr_5_I_3_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_3_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="arr_5_Q_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="arr_5_Q_2_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_2_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="arr_5_Q_1_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_1_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="arr_5_Q_3_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_3_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_s_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="28" slack="1"/>
<pin id="389" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="28" slack="1"/>
<pin id="394" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="lshr_ln1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_2_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="28" slack="1"/>
<pin id="404" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="28" slack="1"/>
<pin id="409" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="62" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="69" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="114" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="121" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="140" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="147" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="197" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="227"><net_src comp="216" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="232"><net_src comp="197" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="76" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="82" pin="3"/><net_sink comp="242" pin=3"/></net>

<net id="253"><net_src comp="239" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="102" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="108" pin="3"/><net_sink comp="254" pin=3"/></net>

<net id="265"><net_src comp="239" pin="1"/><net_sink comp="254" pin=4"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="128" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="134" pin="3"/><net_sink comp="275" pin=3"/></net>

<net id="286"><net_src comp="239" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="154" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="160" pin="3"/><net_sink comp="287" pin=3"/></net>

<net id="298"><net_src comp="239" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="299" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="333"><net_src comp="58" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="340"><net_src comp="197" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="346"><net_src comp="200" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="62" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="355"><net_src comp="69" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="360"><net_src comp="88" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="365"><net_src comp="95" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="370"><net_src comp="114" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="375"><net_src comp="121" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="380"><net_src comp="140" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="385"><net_src comp="147" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="390"><net_src comp="242" pin="5"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="395"><net_src comp="254" pin="5"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="400"><net_src comp="266" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="405"><net_src comp="275" pin="5"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="410"><net_src comp="287" pin="5"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_6_I | {3 }
	Port: arr_6_Q | {3 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_219_16 : arr_5_I | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_16 : arr_5_I_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_16 : arr_5_I_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_16 : arr_5_I_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_16 : arr_5_Q | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_16 : arr_5_Q_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_16 : arr_5_Q_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_16 : arr_5_Q_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln219 : 2
		br_ln219 : 3
		lshr_ln : 2
		zext_ln219 : 3
		arr_5_I_addr : 4
		arr_5_I_2_addr : 4
		arr_5_I_load : 5
		arr_5_I_2_load : 5
		arr_5_I_1_addr : 4
		arr_5_I_3_addr : 4
		arr_5_I_1_load : 5
		arr_5_I_3_load : 5
		arr_5_Q_addr : 4
		arr_5_Q_2_addr : 4
		arr_5_Q_load : 5
		arr_5_Q_2_load : 5
		arr_5_Q_1_addr : 4
		arr_5_Q_3_addr : 4
		arr_5_Q_1_load : 5
		arr_5_Q_3_load : 5
		add_ln219 : 2
		store_ln219 : 3
	State 2
		tmp_s : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
	State 3
		add_ln220 : 1
		arr_6_I_addr_1 : 1
		store_ln220 : 2
		add_ln221 : 1
		arr_6_Q_addr_1 : 1
		store_ln221 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln219_fu_228  |    0    |    14   |
|    add   |   add_ln220_fu_305  |    0    |    35   |
|          |   add_ln221_fu_323  |    0    |    35   |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_242    |    0    |    14   |
|    mux   |     tmp_1_fu_254    |    0    |    14   |
|          |     tmp_2_fu_275    |    0    |    14   |
|          |     tmp_3_fu_287    |    0    |    14   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln219_fu_200  |    0    |    14   |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_206   |    0    |    0    |
|          |   lshr_ln1_fu_266   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln219_fu_216  |    0    |    0    |
|          |  zext_ln220_fu_312  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |     empty_fu_239    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln220_fu_299  |    0    |    0    |
|   sext   | sext_ln220_1_fu_302 |    0    |    0    |
|          |  sext_ln221_fu_317  |    0    |    0    |
|          | sext_ln221_1_fu_320 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   154   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|arr_5_I_1_addr_reg_357|    4   |
|arr_5_I_2_addr_reg_352|    4   |
|arr_5_I_3_addr_reg_362|    4   |
| arr_5_I_addr_reg_347 |    4   |
|arr_5_Q_1_addr_reg_377|    4   |
|arr_5_Q_2_addr_reg_372|    4   |
|arr_5_Q_3_addr_reg_382|    4   |
| arr_5_Q_addr_reg_367 |    4   |
|      i_8_reg_337     |    6   |
|       i_reg_330      |    6   |
|  icmp_ln219_reg_343  |    1   |
|   lshr_ln1_reg_397   |    5   |
|     tmp_1_reg_392    |   28   |
|     tmp_2_reg_402    |   28   |
|     tmp_3_reg_407    |   28   |
|     tmp_s_reg_387    |   28   |
+----------------------+--------+
|         Total        |   162  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   154  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   162  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   162  |   226  |
+-----------+--------+--------+--------+
