{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "shift_register": {
      "attributes": {
        "cells_not_processed": 1,
        "src": "shift_register.v:1"
      },
      "ports": {
        "shift_in": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clock": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "shift_out": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$2": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "shift_register.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 4 ]
          }
        },
        "$procdff$3": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "shift_register.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 7 ]
          }
        },
        "$procdff$4": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "shift_register.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 5 ]
          }
        },
        "$procdff$5": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "shift_register.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 2 ],
            "Q": [ 6 ]
          }
        }
      },
      "netnames": {
        "$0\\bit0[0:0]": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "shift_register.v:14"
          }
        },
        "$0\\bit1[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "shift_register.v:14"
          }
        },
        "$0\\bit2[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "shift_register.v:14"
          }
        },
        "$0\\bit3[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "shift_register.v:14"
          }
        },
        "bit0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "shift_register.v:7"
          }
        },
        "bit1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "shift_register.v:8"
          }
        },
        "bit2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "shift_register.v:9"
          }
        },
        "bit3": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "shift_register.v:10"
          }
        },
        "clock": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "shift_register.v:3"
          }
        },
        "shift_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "shift_register.v:2"
          }
        },
        "shift_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "shift_register.v:4"
          }
        }
      }
    }
  }
}
