Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Jul  7 23:56:22 2018
| Host         : constantine-All-Series running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a35ti
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1031 |
| Unused register locations in slices containing registers |  3637 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3391 |          883 |
| No           | No                    | Yes                    |            1897 |          549 |
| No           | Yes                   | No                     |            2422 |          750 |
| Yes          | No                    | No                     |            5957 |         1612 |
| Yes          | No                    | Yes                    |             805 |          158 |
| Yes          | Yes                   | No                     |            5443 |         1450 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                   |                                                                                                                                               Enable Signal                                                                                                                                              |                                                                                                                                             Set/Reset Signal                                                                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/m2_PC_i_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                                                                    |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                               |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                               |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/c2_read_cmd_complete0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/ri_refresh                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And9/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_Exception_From_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/of_read_imm_reg_raw_reg                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                  |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And9/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m3_PC_i_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                  |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And3/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ri_read_fifo_addr_reg[3]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ri_refresh                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                               |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                               |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                                                                                      |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                   |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                               |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                                                              |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                             |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                       |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_rd_reg2                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                              |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                                      |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                       |                1 |              1 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_BP0_FPGA.PR_BP0_And1/carry_and_i1/MUXCY_I/bp1_dead_fetch_hold_bt                                                                                                                                                               |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                  |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                  |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                   |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                              |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                  |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                               |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                |                1 |              1 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                        | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                         |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                                                                                                         |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                           |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
| ~system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                       | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                                      |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                             | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                   |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
| ~system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              |                                                                                                                                                                                                                                                                                                          | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                    |                1 |              1 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                         |                1 |              1 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                               |                1 |              1 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                               |                1 |              1 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                               |                1 |              1 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_31_out                                                                                                                                                                                                                                                   |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_32_out                                                                                                                                                                                                                                                   |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                   |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                                                     | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                                                                            |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_30_out                                                                                                                                                                                                                                                   |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                        | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_33_out                                                                                                                                                                                                                                                   |                1 |              1 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_34_out                                                                                                                                                                                                                                                   |                1 |              1 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                              |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                    |                1 |              2 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                                  |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                            |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                                                 |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                     |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/inverted_reset                                                          |                1 |              2 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                    |                2 |              2 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                              |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/inverted_reset                                                          |                1 |              2 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                              |                1 |              2 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                              |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And4/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                2 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                     |                1 |              2 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                        |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                        |                1 |              2 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_rst                                                                                                                                      |                1 |              2 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                                  |                1 |              2 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                        |                1 |              2 |
|  system_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                 |                1 |              2 |
|  system_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                        |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                      |                1 |              2 |
|  system_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                           |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_rst                                                                                                                                      |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                 |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                              |                2 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                    |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                            |                2 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                    |                1 |              2 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                              |                1 |              2 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                       |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                                                 |                1 |              2 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                             |                2 |              3 |
|  system_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                |                1 |              3 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                            |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                               |                1 |              3 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                            |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                               |                3 |              3 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                            |                1 |              3 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                             |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                |                2 |              3 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                            |                2 |              3 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                            |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                               |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                               |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                            |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                                                                           | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                       |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                               |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg_n_0                                                                                     | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                        |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                      |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                             | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                                               |                1 |              3 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                      |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_buf_reg[2]                                                                                                                    | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |                2 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf                                                                                                                                               | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                |                2 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                 |                1 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                |                1 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                              |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                           | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_fifo_rst                                                                                                                                          |                1 |              3 |
|  system_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                |                1 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                      |                1 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                      |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                                                                     |                2 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]          |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                           | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                                      |                1 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                           | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                                      |                2 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                2 |              3 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                            |                2 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                             |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[1]                                                                                                                                       |                3 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]    |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst/AS[0]                                                                                               |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]    |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst/AS[0]                                                                                              |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                            |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                     |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst/AS[0]                                                                                               |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst/AS[0]                                                                                              |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                               |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]           |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                                              |                2 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                               |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                            |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                              |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                               |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                           |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]    |                2 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                             |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]    |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                            |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]          |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                            |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                 |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                              |                2 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                            |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                            |                2 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                                                    |                2 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]           |                1 |              3 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                            |                1 |              3 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                   |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_cntr_reg[3][0]                                                                                                                                                                                                            |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                             |                3 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                                  | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                               | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8][0]                                                                                                                                                                                                             |                3 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                         |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/periph_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                   |                3 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                   |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q[0]_i_1_n_0                                                                                                                                                                                                            |                3 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                                               | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                                                                                            |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                           | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_conv_len[3]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_be_reg[0][0]                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                       |                1 |              4 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                         |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                           | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                                               |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF1_FPGA.PR_IF1_And2/carry_and_i1/MUXCY_I/if1_icache_inhibit_hold                                                                                                                                                              |                3 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                               |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/rst                                                                                                                                               |                2 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                               |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/MB_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                       |                3 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                               |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                               |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                |                2 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/async_conv_reset_n                                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                               |                2 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_dbg_pc_hit_i                                                                                                                                                                                                                      |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                               | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                                     |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                     | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ri_read_fifo_addr[0]_i_1_n_0                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                                | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And5/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/MSR_I1/Gen_Ex_Bit_DFF[18].Using_Low.ex_msr_FF/SR[0]                                                                                                                                                                               |                3 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF1_FPGA.PR_IF1_Or1/carry_or_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF1_FPGA.PR_IF1_And2/carry_and_i1/MUXCY_I/Using_TLBS.IF2_Instr_Zone_Protect_reg                                                                                                                                                |                2 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And5/carry_and_i1/MUXCY_I/Using_TLBS.Using_TLB_Register_Write.Using_ZPR.m0_zpr_value_reg[1][1][0]                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m3_PC_i_reg[0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/c2_wt_access                                                                                                                                                                           |                3 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                       |                2 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_Cache.ud_di_reg[Line_Vir_Addr][25]_rep__1                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/Using_Cache.ud_if_want_invalid_reg                                                                                                                                                                  |                3 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                          | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                2 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                            | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                2 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_0                                                                                                                                                                                                                              | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                                                      | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                                                                                            |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/ri_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                                                     | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                          | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |                4 |              4 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                                            | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                              |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                    | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3]_0[0]                                                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_2_n_0                                                                                                                                        | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                  |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                              |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                                                                                      |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/ddr_int_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                  |                2 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/async_conv_reset_n                                                                                                                                                                                                                                                        |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                               | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                           | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                              | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |                2 |              4 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                                                 | system_i/MB_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                                                                                | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                                   |                2 |              4 |
| ~system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              |                                                                                                                                                                                                                                                                                                          | system_i/MB_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/rst                                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                  |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                                        | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                                   |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                 |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_30_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                                                                                                                            | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                                   |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_29_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                   |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                             |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                             | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_28_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                      |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_31_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_35_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_34_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_33_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_28_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                   |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                  |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_32_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_29_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_30_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_31_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/MB_debug/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                 | system_i/MB_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                                                |                3 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                                                                         |                2 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_32_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_33_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_34_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_35_reg                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                               |                1 |              5 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                   | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                              |                2 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                                                                                       |                1 |              5 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/count_reg[0][0]                                                                                                                                                                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                1 |              5 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                                                                                                                      |                3 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Use_AXI_Write.w_read_fifo_addr[0]_i_1_n_0                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              5 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_0[0]                                                                                                                                                                                                                     | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_2                                                                                                                                                                                                                        |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                             | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                            |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                           | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                       |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                              |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                              |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                 | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                              |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                   |                1 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And3/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s                                                                                                                                                                               |                2 |              5 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And4/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s                                                                                                                                                                               |                2 |              5 |
|  system_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                                                                                                         |                2 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And9/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s                                                                                                                                                                               |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                         | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                |                3 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_halted                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                3 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                   |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                   |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                   |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                      |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                        | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                   |                1 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m3_PC_i_reg[0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s                                                                                                                                                                               |                1 |              5 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                                  |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                                  |                1 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Index[0]_i_1_n_0                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                3 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/FSM_sequential_State[4]_i_1_n_0                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                         | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                                |                1 |              5 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_MB_CLK_GEN.NO_CASCADE_MASTER_MODE.ACK_EN_SYNC_EN_GEN.Processor_second_ack_EN_PULSE_SYNC_I/DOUBLE_SYNC_I/REG_GEN[0].BLOCK_GEN.SECOND_FLOP_i_0                                                                                                |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                3 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                4 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                   |                1 |              5 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                              | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/Using_TLBS.Using_TLB_Register_Read.m1_sel_spr_data_reg[0][0]                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/SR[0]                                                                                                                                                                                  |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                   |                1 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_Cache.ud_di_reg[Line_Vir_Addr][25]_rep__0                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ud_valid_data_info                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                           |                2 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                                                                                          |                1 |              5 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/E[0]                                                                                                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_3_out                                                                                                                                               |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                                               |                2 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And5/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s                                                                                                                                                                               |                2 |              5 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                   |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |                1 |              5 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                4 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/m2_PC_i_reg[0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s                                                                                                                                                                               |                1 |              5 |
|  system_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                              | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                 |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                                                                                          |                1 |              5 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                  | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8][0]                                                                                                                                                                                                             |                3 |              5 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Counter_D0                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                                                                  |                1 |              6 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                               |                3 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5][0]                                                                                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                                                                  | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                                                                            |                2 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                                                        | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                                                                            |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                                                                                          |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/refresh_timer.refresh_timer_r_reg[5][0]                                                                                                                                                    |                1 |              6 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_AXI_Write.pending_write[4]_i_1_n_0                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                                                                                          |                2 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/periph_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                    | system_i/periph_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                             |                1 |              6 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                                                                                  | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |                2 |              6 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[5]_i_2_n_0                                                                                                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[5]_i_1_n_0                                                                                                                                 |                3 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                             | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                             |                3 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                            |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                                                                        |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                                                                   | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/three_inc_min_limit_reg[1][0]                                                                                                                                                                                                  |                3 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_wl_po_stg2_c_incdec_reg                                                                                                                                                                                                    |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                     | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8][0]                                                                                                                                                                                                             |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                  | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                        |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                4 |              6 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/MB_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                        | system_i/MB_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                             | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_wl_po_stg2_c_incdec_reg                                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                            |                2 |              6 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                  | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_wl_po_stg2_c_incdec_reg                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                           | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                                                                            |                3 |              6 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                                 | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                                                                            |                3 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                                 | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                |                2 |              6 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                    | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                                                                                          |                2 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                                                                      | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                 |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_ptr_reg[0][0]                                                                                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/SR[0]                                                                                                                            |                2 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/status_reg_reg[0][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                          |                1 |              6 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_fifo_rst                                                                                                                                          |                3 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/ddr_int_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                   | system_i/ddr_int_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                            |                1 |              6 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                       |                2 |              6 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                       | system_i/axi_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                |                1 |              6 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/aw_w_fifo_almost_full                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/p_38_in                                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Use_AXI_Write.write_cacheline_cnt[0]_i_1_n_0                                                                                                                                                        |                2 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                             |                2 |              6 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                 |                1 |              6 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.C_SPI_MODE_1_MIXED_ROM_I/synth_options.dist_mem_inst/gen_rom.rom_inst/E[0]       | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                             |                1 |              7 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                2 |              7 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                        |                1 |              7 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                2 |              7 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                            | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                               |                2 |              7 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                                                                 | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                                                                                           |                3 |              7 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0                                                                                                                                                                                                     |                2 |              7 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And5/carry_and_i1/MUXCY_I/Using_TLBS.m0_tlbx_reg[25][0]                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                3 |              7 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              7 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              7 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              7 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              7 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                         | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                    |                2 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_0/inst/ddr_ref_clk_system_clk_wiz_1_0_en_clk                    |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                           |                3 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                              |                1 |              8 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]                                                                                                                                                  | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                       |                2 |              8 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                                                      | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                             |                1 |              8 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/goreg_dm.dout_i_reg[0][0]                                                                                                                             | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                       |                1 |              8 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                                    | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                                        | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                             |                2 |              8 |
|  system_i/clk_wiz_0/inst/ddr_sys_clk_system_clk_wiz_1_0_en_clk                    |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                              |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                   | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |                3 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                   | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                                               |                3 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                              |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                              |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                              |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                                      |                                                                                                                                                                                                                                                                                                          |                7 |              8 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                              |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                              |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                       |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                1 |              8 |
|  system_i/axi_ethernetlite_0/U0/C                                                 | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/gic0.gc0.count_reg[3][0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                           | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                              |                2 |              8 |
| ~system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                              | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                      | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_0/inst/eth_clk_25_system_clk_wiz_1_0_en_clk                     |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0]                           | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                       |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                             | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                              |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                      | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                           | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                              |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                |                2 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[7]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                2 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                         | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_0/inst/axi_aclk_system_clk_wiz_1_0_en_clk                       |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_0/inst/ext_spi_clk_system_clk_wiz_1_0_en_clk                    |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk_system_clk_wiz_1_1_en_clk                     |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_1/inst/MB_clk_system_clk_wiz_1_1_en_clk                         |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                                                                      | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[7]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And5/carry_and_i1/MUXCY_I/Using_TLBS.Using_TLB_Register_Write.m0_pid_i_reg[24][0]                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                          | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                           |                2 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                2 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                              | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                 |                1 |              8 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                        | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                       |                3 |              8 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                          | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                           |                2 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                3 |              9 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                        |                2 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                 | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                                                                                          |                3 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                  | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                                                                     |                2 |              9 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                2 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                                                | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                                                                                          |                3 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                                                                        | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                                                                                                                  |                2 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                                                                        | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                                                                                                                  |                3 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                           |                3 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                       |                2 |              9 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                2 |              9 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                                                                                          |                2 |              9 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                        |                3 |              9 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                            | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                               |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                        | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/three_inc_min_limit_reg[1][0]                                                                                                                                                                                                  |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                     | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                               |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/complex_address_reg[0]                                                                                                                                                                                                         |                4 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/wr_rst_reg[0]                                                                                                                                                                               |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/async_conv_reset_n                                                                                                                                                                                                                                            |                5 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                      | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |                2 |             10 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0                                                                                                                                                                                                                                           | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out_reg[6]                                                                                                                                                                                                                                     |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2]                                                           |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                                                                                          |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_fifo_rst                                                                                                                                          |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                      | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_fifo_rst                                                                                                                                          |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                |                3 |             10 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                     |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                            |                2 |             10 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                5 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                4 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2]                                                           |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                                               |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                      | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                                               |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                     |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                               |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                            |                3 |             10 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                3 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                |                3 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/async_conv_reset_n                                                                                                                                                                                                                                            |                5 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                              |                3 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                            | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[1]                                                                                                                                       |                4 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                     |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                3 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                     |                2 |             10 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                2 |             10 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                              |                4 |             10 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/async_conv_reset_n                                                                                                                                                                                                                                                         |                5 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                                      |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                      | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                                      |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                      | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                |                2 |             10 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                3 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                             |                2 |             10 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/async_conv_reset_n                                                                                                                                                                                                                                                         |                5 |             10 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                       | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                           |                2 |             10 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                |                2 |             10 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                4 |             11 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                3 |             11 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_reg_addr_reg[4][0]                                                                                                                                                                                                                        | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                2 |             11 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                2 |             11 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                                                              | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                3 |             11 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maint_ref_zq_wip_r_reg                                                                                                                                                                                                         |                6 |             11 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                2 |             11 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                                                     | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                                                                                          |                2 |             11 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                2 |             11 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/p_46_out                                                                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/SR[0]                                                                                                                                            |                2 |             11 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                2 |             11 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                2 |             11 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                5 |             11 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                |                2 |             12 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/ENB                                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                4 |             12 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/ENB                                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/SR[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                2 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                             |                2 |             12 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                 |                2 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                           | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                              |                3 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                             |                2 |             12 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                |                2 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_1                                        |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                4 |             12 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2                                        |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                6 |             12 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1                                        |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                                        |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                                          |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/temperature_update_inst/temp_out[11]_i_1_n_0                                                                                                                                                                                                                    | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset                                                                                                                                                                                                                                                              |                3 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                6 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                                                           | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset                                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                 |                2 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_2                                        |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                                                                                      |                2 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_0                                        |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]                                          |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                |                2 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txNibbleCnt_pad_reg[11][0]                                                                                                                                                                                                        | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                5 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/gic0.gc0.count_reg[3][0]                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                 |                2 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                                                        | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txbuffer_addr_reg[11]                                                                                                                                                                                                             |                3 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                                                | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                                                                               |                3 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[11]_i_1_n_0                                                                                                                                                                                                                 | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                7 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rx_addr_en                                                                                         | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr_reg[11]                                                                                                                                                                                                                     |                3 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                                                   | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                3 |             12 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                                         | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                4 |             12 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                             |                2 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |               12 |             12 |
|  system_i/axi_ethernetlite_0/U0/C                                                 | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                 |                2 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                      | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/clear                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                           | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                              |                2 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/clear                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                             |                2 |             12 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ud_idx_count_enable                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                6 |             12 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ud_idx_count_enable                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/SR[0]                                                                                                                                                                                               |                4 |             12 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                             |                3 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                6 |             12 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                    | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                              |                3 |             13 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s                                                                                                                                                                               |                5 |             13 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                       | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                              |                4 |             13 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/current_EAR_reg[31][0]                                                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/current_ESR_reg[31][0]                                                                                                                                                                                                               |                3 |             13 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m3_PC_i_reg[0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M3_ESR_reg[31][0]                                                                                                                                                                                                                    |                3 |             13 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                4 |             14 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                3 |             14 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                        | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                    |                3 |             14 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                6 |             14 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                8 |             14 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                                      |                6 |             14 |
|  system_i/clk_wiz_0/inst/ddr_ref_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                 |                4 |             15 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                                               |                9 |             15 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                2 |             15 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                  | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                     |                2 |             15 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             15 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                  | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                     |                3 |             15 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                            |                2 |             15 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                        | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_reg[1]                                                           |                3 |             15 |
|  system_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                 |                4 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/inst/SOFT_RESET_I/SR[0]                                                                                                                                                                                                                                                              |                6 |             16 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                    |                                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                             |                4 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                      |                5 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                                                           | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset                                                                                                                                                                                                                                                              |                3 |             16 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                             |                2 |             16 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                             |                3 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                         | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                    |                4 |             16 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                             |                3 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                             |                2 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                              |                4 |             16 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                              |                3 |             16 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                              |                3 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                              |                3 |             16 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  system_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                 |                3 |             16 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                4 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                 |                3 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                                                                                                                          |                5 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                 |                3 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                                                    | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                6 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_wr_data_reg_reg[15][0]                                                                                                                                                                                                                    | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                2 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                              |                5 |             16 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                             |                3 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                  | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                                      |                5 |             16 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                    |                                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                      |                4 |             16 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[15]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/temp_rd_wait_cycle_reg_reg[0][0]                                                                                                                                                                                                   | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                     |                5 |             16 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/TX_PONG_REG_GEN.pong_pkt_lenth_reg[15][0]                                                                                                                                                                                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                5 |             16 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                3 |             17 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                               | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                     |                3 |             17 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                 |                3 |             17 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                7 |             17 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                3 |             18 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]                                                                                                         | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                     |                5 |             18 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                     |                4 |             18 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                           |                5 |             18 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                4 |             18 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]                                                                                                        | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[1]                                                                                                                                       |                3 |             18 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[1]                                                                                                                                       |                3 |             18 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg_pipe_20_reg                           |                                                                                                                                                                                                                                                                                                          |                3 |             19 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg_pipe_20_reg                           |                                                                                                                                                                                                                                                                                                          |                7 |             19 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                |               10 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                |                3 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8][0]                                                                                                                                                                                                             |               11 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                                                |                5 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                 |                3 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                              |                6 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                4 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                |                3 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                |                4 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                |                4 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                |                4 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                              |                7 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                 |                3 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                              |                6 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                              |                6 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                 |                4 |             20 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                                                |                7 |             20 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                             |                3 |             20 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                             |                4 |             20 |
|  system_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                5 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                 |                4 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                |                4 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                4 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                     | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                                                                                 |                5 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                        |                4 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                6 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                             |                3 |             20 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                             |                5 |             20 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                              |                5 |             20 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                              |                6 |             20 |
|  system_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                4 |             21 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/MB_rst/U0/mb_reset                                                                                                                                                                                                                                                                              |                4 |             21 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                7 |             22 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                                                                                          |                7 |             22 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                4 |             23 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                3 |             23 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_gpio_output/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |               11 |             23 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      |                                                                                                                                                                                                                                                                                                          | system_i/MB_debug/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                        |                4 |             23 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                     |               10 |             23 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                4 |             24 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Using_Cache.c1_overwrite_tag_reg[DValid][7][0]                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                6 |             24 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                      |                9 |             24 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                    | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                      |                8 |             24 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                        |                6 |             24 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                             | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                5 |             24 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[1][0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_d1                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                                                                            |               11 |             25 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                                     |               11 |             25 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[0]                                                     |                4 |             25 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg[6]_i_1_n_0                                                                                                                                                                                                                         | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset                                                                                                                                                                                                                                                              |                7 |             25 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                            |                6 |             25 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg[6]_i_1_n_0                                                                                                                                                                                                                           | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset                                                                                                                                                                                                                                                              |                4 |             25 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             25 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                              | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                          |                5 |             25 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Using_Two_TLB.TLBLO0_reg[0]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[1]                                                     |                5 |             25 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/TLBHI_reg[1][21]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_reg[0]                                                           |                4 |             25 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[1]                                                           |                5 |             25 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[1]                                                     |                4 |             25 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[0][0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[2][0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[3][0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             25 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[0]                                                     |                7 |             25 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/TLBHI_reg[0][21]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Using_Two_TLB.TLBLO1_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset                                                                                                                                                                                                                                                              |                8 |             26 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/TLBHI_reg[0][21]_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/TLBHI_reg[1][21]_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                           |                6 |             26 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/TLBHI_reg[2][21]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/TLBHI_reg[3][21]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                8 |             27 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                    |                                                                                                                                                                                                                                                                                                          |                5 |             27 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                                          |                9 |             27 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                                          |                7 |             27 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               11 |             27 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                8 |             27 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                9 |             27 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                6 |             27 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                    |                                                                                                                                                                                                                                                                                                          |                5 |             27 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               10 |             27 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                9 |             27 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                    |                7 |             27 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                      | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                           |                9 |             27 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                             |                6 |             27 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                8 |             27 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                8 |             27 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                            |                4 |             27 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                             |                7 |             27 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                6 |             27 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                7 |             27 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/Using_TLBS.Using_TLB_Register_Read.m1_sel_spr_data_reg[0][0]                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               11 |             27 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                5 |             27 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                       |               10 |             28 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                8 |             29 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |               10 |             30 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                                                                     |               10 |             30 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/MSR_I1/Gen_Ex_Bit_DFF[18].Using_Low.ex_msr_FF/E[0]                                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               10 |             30 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                                                | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                           |                5 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                                              | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                             |                7 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                4 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                9 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                   |               10 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                           |               11 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out                                                | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                       |                5 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Write_Data_Valid                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                4 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                7 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                         | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |               32 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                6 |             32 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |               10 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/p_7_out                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/p_0_out                                                                                                                                                                                                                      |                6 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                                                   | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                           |                5 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m3_PC_i_reg[0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M3_EAR_reg[31][0]                                                                                                                                                                                                                    |                9 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/current_EAR_reg[31][0]                                                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                9 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/current_BTR_reg[31][0]                                                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                9 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_insert_write_cache0                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                9 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                           |                9 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m3_PC_i_reg[0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M3_BTR_reg[31][0]                                                                                                                                                                                                                    |                8 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |               10 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And4/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/p_1_out                                                                                                                                                                                                                      |                8 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And5/carry_and_i1/MUXCY_I/wb_PC_i_reg[31][0]                                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                6 |             32 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               12 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Jump_Logic_I1/MUXCY_JUMP_CARRY9/bp0_branch_target_reg[0][0]                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               11 |             32 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                                                                       |               10 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Using_OF_FPGA.Rdy_Or8/carry_or_i1/MUXCY_I/SR[0]                                                                                                                                                                          |                9 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/p_15_in                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                5 |             32 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                7 |             32 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |                9 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                       |               10 |             32 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                7 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                       |                7 |             32 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/dqs_wl_po_stg2_c_incdec_reg                                                                                                                                                                                                    |               15 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                                              | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crc_local_reg[31][0]                                                                                                                                                                                                                      |                8 |             32 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                          |                4 |             32 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[7][0]                                                                                                                           | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                       |                6 |             32 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                       |                4 |             32 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                          |                4 |             32 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF2_FPGA.PR_IF2_And1/carry_and_i1/MUXCY_I/lopt_7                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                7 |             32 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                                                              | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |                9 |             32 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                       |                5 |             32 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |               10 |             33 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/M_AXI_ARID0                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                6 |             33 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                7 |             33 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                 |               10 |             33 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And5/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                7 |             33 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                7 |             33 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                7 |             33 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                                                                                      |               10 |             33 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                9 |             33 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |               11 |             33 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                7 |             33 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/c2_read_cmd_complete0                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                7 |             33 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                 |               11 |             33 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/three_inc_min_limit_reg[1][0]                                                                                                                                                                                                  |               10 |             34 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                6 |             34 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Using_TLBS.UTLB_I/Using_TLBS.m0_UZPR_reg[0][0]                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                9 |             34 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                6 |             34 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                             |                                                                                                                                                                                                                                                                                                          |                6 |             34 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                            |                                                                                                                                                                                                                                                                                                          |                6 |             34 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                6 |             34 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |               14 |             36 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                8 |             36 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                6 |             36 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_MB_CLK_GEN.NO_CASCADE_MASTER_MODE.ACK_EN_SYNC_EN_GEN.Processor_second_ack_EN_PULSE_SYNC_I/DOUBLE_SYNC_I/REG_GEN[0].BLOCK_GEN.SECOND_FLOP_i_0                                                                                                |                7 |             36 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                6 |             36 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |               11 |             36 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_cc_periph/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                8 |             36 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |               10 |             36 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                8 |             36 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/E[0]                                                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |                8 |             37 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[36][0]                                                                                            |                                                                                                                                                                                                                                                                                                          |                9 |             37 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                7 |             37 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[57][0]                                                                               |                                                                                                                                                                                                                                                                                                          |                8 |             39 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                                          |                7 |             39 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[57][0]                                                                                |                                                                                                                                                                                                                                                                                                          |               10 |             39 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                                          |               10 |             39 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/complex_address_reg[0]                                                                                                                                                                                                         |               18 |             40 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                             |                9 |             40 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                          |                5 |             40 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/I80                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                5 |             40 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                          |                5 |             40 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | system_i/MB_debug/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                8 |             45 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                             |                9 |             45 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                             |               11 |             45 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                          |               17 |             47 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                                                                     |               14 |             47 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                             |               11 |             47 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                             |               14 |             47 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Write_Cmd_Granted                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                8 |             48 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/Using_Cache.ud_ri_buffer_reg[0][VMode][0]                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               14 |             48 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                6 |             48 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                6 |             48 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/read_fifo.tail_r_reg[1]                                                                                                                                                                                                        |               18 |             50 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF0_FPGA.PR_IF0_And1/carry_and_i1/MUXCY_I/Use_BTC.if1_prediction_bits_reg[0][0]                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               16 |             50 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |               10 |             53 |
|  system_i/clk_wiz_0/inst/ext_spi_clk                                              |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |               11 |             53 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                  |               10 |             54 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                7 |             56 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[60][0]    |                                                                                                                                                                                                                                                                                                          |               14 |             57 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                                                                          |               10 |             57 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                                                                          |               13 |             57 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[60][0]    |                                                                                                                                                                                                                                                                                                          |               15 |             57 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                          |               10 |             58 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               10 |             58 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[58][0]                                                                                               |                                                                                                                                                                                                                                                                                                          |                9 |             58 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[58]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                                                                                                                          |               15 |             58 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[58]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                                          |                8 |             58 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[58][0]                                                                                              |                                                                                                                                                                                                                                                                                                          |               13 |             58 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                8 |             61 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                9 |             61 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[61][0]                                                                                            |                                                                                                                                                                                                                                                                                                          |               13 |             61 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                          |               11 |             61 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[61][0]                                                                                            |                                                                                                                                                                                                                                                                                                          |                9 |             61 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[64][0] |                                                                                                                                                                                                                                                                                                          |               16 |             61 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |               11 |             61 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |               12 |             61 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                          |               10 |             61 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[61][0]                                                                                             |                                                                                                                                                                                                                                                                                                          |               10 |             61 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |               18 |             61 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_Cache.ud_di_reg[Line_Vir_Addr][25]_rep__1                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               23 |             62 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               17 |             64 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               21 |             64 |
|  system_i/clk_wiz_1/inst/periph_clk                                               | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                8 |             64 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |               13 |             64 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |               19 |             64 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               20 |             64 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i[65]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                          |               15 |             65 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF1_FPGA.PR_IF1_Or1/carry_or_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               19 |             72 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_BP0_FPGA.PR_BP0_And1/carry_and_i1/MUXCY_I/Use_BTC.bt_equal_pc_reg[19]                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               21 |             72 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                    |               20 |             73 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_Cache.ud_ri_buffer_reg[0][Write_Miss]_0[0]                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               12 |             73 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF0_FPGA.PR_IF0_And1/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               18 |             74 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_Cache.ud_di_reg[Line_Vir_Addr][25]_rep__0                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               26 |             79 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                                          |               10 |             80 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                          |               10 |             80 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                          |               10 |             80 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                          |               10 |             80 |
|  system_i/MB_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |               29 |             83 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF2_FPGA.PR_IF2_And1/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               20 |             85 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF4_Push_FPGA.Push_PipeRun/carry_and_i1/if4_push_instr_fetch                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |               12 |             87 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                                                  |                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                    |                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_instr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/axi_cc_ddr_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/p_0_in4_out_5                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               23 |             92 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/p_0_in4_out                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |               23 |             92 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/p_0_in4_out_3                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               23 |             92 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/p_0_in4_out_4                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               23 |             92 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.C0_Power_PipeRun/carry_and_i1/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               93 |             94 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/Using_Cache.ud_ri_buffer_reg[2][VMode][0]                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               34 |             96 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                              |                                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                                              |                                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                                              |                                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                |                                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                     |               28 |            115 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |               34 |            128 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/wb_gpr_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |               16 |            128 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF3_FPGA.PR_IF3_And1/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               32 |            128 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                                          |               19 |            132 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               21 |            132 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[131][0]                                                                               |                                                                                                                                                                                                                                                                                                          |               23 |            132 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[132][0]                                                                                              |                                                                                                                                                                                                                                                                                                          |               21 |            132 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |               21 |            132 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          | system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                          |               42 |            142 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/p_0_in8_out_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               36 |            144 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/p_0_in8_out_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               36 |            144 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                                          |               39 |            144 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/p_0_in8_out                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |               36 |            144 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[144][0]                                                                              |                                                                                                                                                                                                                                                                                                          |               40 |            144 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |               39 |            144 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/p_0_in8_out_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               36 |            144 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[145][0]                                                                                             |                                                                                                                                                                                                                                                                                                          |               42 |            145 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.C0_Power_PipeRun/carry_and_i1/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |              145 |            146 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ud_ri_buffer[2][Src]                                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               38 |            146 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And4/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               36 |            151 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                                          |               22 |            176 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_we                                                |                                                                                                                                                                                                                                                                                                          |               22 |            176 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |               24 |            192 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 | system_i/axi_ddr/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                          |               25 |            200 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |               65 |            230 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/m2_PC_i_reg[0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               60 |            256 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m3_PC_i_reg[0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               65 |            265 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And3/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               50 |            270 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And9/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               55 |            271 |
|  system_i/clk_wiz_0/inst/axi_aclk                                                 |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |               62 |            297 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And5/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |               62 |            302 |
|  system_i/clk_wiz_1/inst/periph_clk                                               |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |              120 |            403 |
|  system_i/clk_wiz_1/inst/MB_clk                                                   |                                                                                                                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                    |              170 |            631 |
|  system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |              599 |           2281 |
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    83 |
| 2      |                    55 |
| 3      |                    80 |
| 4      |                   116 |
| 5      |                    61 |
| 6      |                    51 |
| 7      |                    12 |
| 8      |                    73 |
| 9      |                    15 |
| 10     |                    52 |
| 11     |                    13 |
| 12     |                    45 |
| 13     |                     5 |
| 14     |                     6 |
| 15     |                     8 |
| 16+    |                   356 |
+--------+-----------------------+


