Line number: 
[64, 64]
Comment: 
This block assigns the value of data_out to out_port. It is implemented using the Verilog 'assign' keyword which essentially makes out_port and data_out synonymous â€“ changes to data_out automatically propagate to out_port.