

Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Mon Apr 12 19:58:55 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          30082
FF:           34495
DSP:             91
BRAM:           134
SRL:           7552
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.516
Timing met
