Analysis & Synthesis report for Minilab0
Mon Jan 27 16:32:59 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component
 16. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated
 17. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p
 18. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p
 19. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram
 20. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp
 21. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp|dffpipe_su8:dffpipe6
 22. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp
 23. Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp|dffpipe_su8:dffpipe8
 24. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component
 25. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated
 26. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p
 27. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p
 28. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram
 29. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp
 30. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp|dffpipe_su8:dffpipe6
 31. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp
 32. Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp|dffpipe_su8:dffpipe8
 33. Parameter Settings for User Entity Instance: Top-level Entity: |Minilab0
 34. Parameter Settings for User Entity Instance: fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component
 35. Parameter Settings for User Entity Instance: fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component
 36. Parameter Settings for User Entity Instance: mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component
 37. Parameter Settings for User Entity Instance: mac_ip:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component
 38. dcfifo Parameter Settings by Entity Instance
 39. lpm_mult Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "mac_ip:mac"
 41. Port Connectivity Checks: "fifo_test_ip:fifo_gen[1].input_fifo"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 27 16:32:59 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; Minilab0                                       ;
; Top-level Entity Name           ; Minilab0                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 92                                             ;
; Total pins                      ; 70                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 128                                            ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Minilab0           ; Minilab0           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; LPM_MULT_ip.v                    ; yes             ; User Wizard-Generated File   ; I:/ECE554/minilab0/Minilab0/Minilab0/LPM_MULT_ip.v                                ;         ;
; LPM_ADD_SUB_ip.v                 ; yes             ; User Wizard-Generated File   ; I:/ECE554/minilab0/Minilab0/Minilab0/LPM_ADD_SUB_ip.v                             ;         ;
; fifo_test_ip.v                   ; yes             ; User Wizard-Generated File   ; I:/ECE554/minilab0/Minilab0/Minilab0/fifo_test_ip.v                               ;         ;
; Minilab0.v                       ; yes             ; User Verilog HDL File        ; I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v                                   ;         ;
; mac_ip.sv                        ; yes             ; User SystemVerilog HDL File  ; I:/ECE554/minilab0/Minilab0/Minilab0/mac_ip.sv                                    ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc          ;         ;
; db/dcfifo_3el1.tdf               ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf                           ;         ;
; db/a_graycounter_8g6.tdf         ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/a_graycounter_8g6.tdf                     ;         ;
; db/a_graycounter_4ub.tdf         ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/a_graycounter_4ub.tdf                     ;         ;
; db/altsyncram_afa1.tdf           ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/altsyncram_afa1.tdf                       ;         ;
; db/alt_synch_pipe_hp7.tdf        ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/alt_synch_pipe_hp7.tdf                    ;         ;
; db/dffpipe_su8.tdf               ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/dffpipe_su8.tdf                           ;         ;
; db/alt_synch_pipe_2u7.tdf        ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/alt_synch_pipe_2u7.tdf                    ;         ;
; db/cmpr_qu5.tdf                  ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/cmpr_qu5.tdf                              ;         ;
; db/mux_5r7.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/mux_5r7.tdf                               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_d5n.v                    ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/mult_d5n.v                                ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_uih.tdf               ; yes             ; Auto-Generated Megafunction  ; I:/ECE554/minilab0/Minilab0/Minilab0/db/add_sub_uih.tdf                           ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 98             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 182            ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 5              ;
;     -- 5 input functions                    ; 16             ;
;     -- 4 input functions                    ; 103            ;
;     -- <=3 input functions                  ; 54             ;
;                                             ;                ;
; Dedicated logic registers                   ; 92             ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 128            ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 108            ;
; Total fan-out                               ; 1237           ;
; Average fan-out                             ; 2.87           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |Minilab0                                    ; 182 (106)           ; 92 (16)                   ; 128               ; 1          ; 70   ; 0            ; |Minilab0                                                                                                                       ; Minilab0          ; work         ;
;    |fifo_test_ip:fifo_gen[0].input_fifo|     ; 26 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo                                                                                   ; fifo_test_ip      ; work         ;
;       |dcfifo:dcfifo_component|              ; 26 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_3el1:auto_generated|        ; 26 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated                                ; dcfifo_3el1       ; work         ;
;             |a_graycounter_4ub:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p    ; a_graycounter_4ub ; work         ;
;             |a_graycounter_8g6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p    ; a_graycounter_8g6 ; work         ;
;             |altsyncram_afa1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram       ; altsyncram_afa1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo_test_ip:fifo_gen[1].input_fifo|     ; 26 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo                                                                                   ; fifo_test_ip      ; work         ;
;       |dcfifo:dcfifo_component|              ; 26 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_3el1:auto_generated|        ; 26 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated                                ; dcfifo_3el1       ; work         ;
;             |a_graycounter_4ub:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p    ; a_graycounter_4ub ; work         ;
;             |a_graycounter_8g6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p    ; a_graycounter_8g6 ; work         ;
;             |altsyncram_afa1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram       ; altsyncram_afa1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |mac_ip:mac|                              ; 24 (0)              ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mac_ip:mac                                                                                                            ; mac_ip            ; work         ;
;       |LPM_ADD_SUB_ip:accum|                 ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|mac_ip:mac|LPM_ADD_SUB_ip:accum                                                                                       ; LPM_ADD_SUB_ip    ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|mac_ip:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component                                                     ; lpm_add_sub       ; work         ;
;             |add_sub_uih:auto_generated|     ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|mac_ip:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                          ; add_sub_uih       ; work         ;
;       |LPM_MULT_ip:mult|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mac_ip:mac|LPM_MULT_ip:mult                                                                                           ; LPM_MULT_ip       ; work         ;
;          |lpm_mult:lpm_mult_component|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component                                                               ; lpm_mult          ; work         ;
;             |mult_d5n:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component|mult_d5n:auto_generated                                       ; mult_d5n          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
; fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------+
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |Minilab0|fifo_test_ip:fifo_gen[0].input_fifo ; fifo_test_ip.v   ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |Minilab0|fifo_test_ip:fifo_gen[1].input_fifo ; fifo_test_ip.v   ;
; Altera ; LPM_ADD_SUB  ; 23.1    ; N/A          ; N/A          ; |Minilab0|mac_ip:mac|LPM_ADD_SUB_ip:accum     ; LPM_ADD_SUB_ip.v ;
; Altera ; LPM_MULT     ; 23.1    ; N/A          ; N/A          ; |Minilab0|mac_ip:mac|LPM_MULT_ip:mult         ; LPM_MULT_ip.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------+


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+----------------------------------------+-------------------------------------+
; Register name                          ; Reason for Removal                  ;
+----------------------------------------+-------------------------------------+
; mac_ip:mac|Cout[0]                     ; Merged with mac_ip:mac|accum_res[0] ;
; mac_ip:mac|accum_res[23]               ; Merged with mac_ip:mac|Cout[23]     ;
; mac_ip:mac|accum_res[22]               ; Merged with mac_ip:mac|Cout[22]     ;
; mac_ip:mac|accum_res[21]               ; Merged with mac_ip:mac|Cout[21]     ;
; mac_ip:mac|accum_res[20]               ; Merged with mac_ip:mac|Cout[20]     ;
; mac_ip:mac|accum_res[19]               ; Merged with mac_ip:mac|Cout[19]     ;
; mac_ip:mac|accum_res[18]               ; Merged with mac_ip:mac|Cout[18]     ;
; mac_ip:mac|accum_res[17]               ; Merged with mac_ip:mac|Cout[17]     ;
; mac_ip:mac|accum_res[16]               ; Merged with mac_ip:mac|Cout[16]     ;
; mac_ip:mac|accum_res[15]               ; Merged with mac_ip:mac|Cout[15]     ;
; mac_ip:mac|accum_res[14]               ; Merged with mac_ip:mac|Cout[14]     ;
; mac_ip:mac|accum_res[13]               ; Merged with mac_ip:mac|Cout[13]     ;
; mac_ip:mac|accum_res[12]               ; Merged with mac_ip:mac|Cout[12]     ;
; mac_ip:mac|accum_res[11]               ; Merged with mac_ip:mac|Cout[11]     ;
; mac_ip:mac|accum_res[10]               ; Merged with mac_ip:mac|Cout[10]     ;
; mac_ip:mac|accum_res[9]                ; Merged with mac_ip:mac|Cout[9]      ;
; mac_ip:mac|accum_res[8]                ; Merged with mac_ip:mac|Cout[8]      ;
; mac_ip:mac|accum_res[7]                ; Merged with mac_ip:mac|Cout[7]      ;
; mac_ip:mac|accum_res[6]                ; Merged with mac_ip:mac|Cout[6]      ;
; mac_ip:mac|accum_res[5]                ; Merged with mac_ip:mac|Cout[5]      ;
; mac_ip:mac|accum_res[4]                ; Merged with mac_ip:mac|Cout[4]      ;
; mac_ip:mac|accum_res[3]                ; Merged with mac_ip:mac|Cout[3]      ;
; mac_ip:mac|accum_res[2]                ; Merged with mac_ip:mac|Cout[2]      ;
; mac_ip:mac|accum_res[1]                ; Merged with mac_ip:mac|Cout[1]      ;
; datain[0][0]                           ; Merged with datain[1][1]            ;
; Total Number of Removed Registers = 25 ;                                     ;
+----------------------------------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 92    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 58    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 3       ;
; fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 3       ;
; fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p|counter3a0 ; 7       ;
; fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p|counter3a0 ; 7       ;
; fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter1a0 ; 8       ;
; fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter1a0 ; 8       ;
; Total number of inverted registers = 8                                                                                        ;         ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab0|state[1]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------+
; Assignment                      ; Value ; From ; To                                ;
+---------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                 ;
+---------------------------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                     ;
+---------------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                ;
+---------------------------------------+-------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                 ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp|dffpipe_su8:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                 ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp|dffpipe_su8:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------+
; Assignment                      ; Value ; From ; To                                ;
+---------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                 ;
+---------------------------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                     ;
+---------------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                ;
+---------------------------------------+-------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                 ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp|dffpipe_su8:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                 ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp|dffpipe_su8:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Minilab0 ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                               ;
; HEX_1          ; 1111001 ; Unsigned Binary                               ;
; HEX_2          ; 0100100 ; Unsigned Binary                               ;
; HEX_3          ; 0110000 ; Unsigned Binary                               ;
; HEX_4          ; 0011001 ; Unsigned Binary                               ;
; HEX_5          ; 0010010 ; Unsigned Binary                               ;
; HEX_6          ; 0000010 ; Unsigned Binary                               ;
; HEX_7          ; 1111000 ; Unsigned Binary                               ;
; HEX_8          ; 0000000 ; Unsigned Binary                               ;
; HEX_9          ; 0011000 ; Unsigned Binary                               ;
; HEX_10         ; 0001000 ; Unsigned Binary                               ;
; HEX_11         ; 0000011 ; Unsigned Binary                               ;
; HEX_12         ; 1000110 ; Unsigned Binary                               ;
; HEX_13         ; 0100001 ; Unsigned Binary                               ;
; HEX_14         ; 0000110 ; Unsigned Binary                               ;
; HEX_15         ; 0001110 ; Unsigned Binary                               ;
; OFF            ; 1111111 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                             ;
+-------------------------+-------------+------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                          ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                          ;
; CBXI_PARAMETER          ; dcfifo_3el1 ; Untyped                                                          ;
+-------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                             ;
+-------------------------+-------------+------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                          ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                          ;
; CBXI_PARAMETER          ; dcfifo_3el1 ; Untyped                                                          ;
+-------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------+
; Parameter Name                                 ; Value     ; Type                                    ;
+------------------------------------------------+-----------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                          ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                          ;
; LPM_WIDTHP                                     ; 24        ; Signed Integer                          ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                 ;
; LATENCY                                        ; 0         ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                 ;
; USE_EAB                                        ; OFF       ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_d5n  ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                 ;
+------------------------------------------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_ip:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                 ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                             ;
+----------------------------+-------------------------------------------------------------+
; Name                       ; Value                                                       ;
+----------------------------+-------------------------------------------------------------+
; Number of entity instances ; 2                                                           ;
; Entity Instance            ; fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                  ;
;     -- LPM_WIDTH           ; 8                                                           ;
;     -- LPM_NUMWORDS        ; 8                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                         ;
;     -- USE_EAB             ; ON                                                          ;
; Entity Instance            ; fifo_test_ip:fifo_gen[1].input_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                  ;
;     -- LPM_WIDTH           ; 8                                                           ;
;     -- LPM_NUMWORDS        ; 8                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                         ;
;     -- USE_EAB             ; ON                                                          ;
+----------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 1                                                       ;
; Entity Instance                       ; mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "mac_ip:mac" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; Clr  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "fifo_test_ip:fifo_gen[1].input_fifo" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; data[0] ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 92                          ;
;     CLR               ; 2                           ;
;     ENA               ; 20                          ;
;     ENA CLR           ; 38                          ;
;     plain             ; 32                          ;
; arriav_lcell_comb     ; 182                         ;
;     arith             ; 37                          ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 18                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 141                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 103                         ;
;         5 data inputs ; 16                          ;
;         6 data inputs ; 5                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 70                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 1.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Jan 27 16:32:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mult_ip.v
    Info (12023): Found entity 1: LPM_MULT_ip File: I:/ECE554/minilab0/Minilab0/Minilab0/LPM_MULT_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lpm_add_sub_ip.v
    Info (12023): Found entity 1: LPM_ADD_SUB_ip File: I:/ECE554/minilab0/Minilab0/Minilab0/LPM_ADD_SUB_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo_test_ip.v
    Info (12023): Found entity 1: fifo_test_ip File: I:/ECE554/minilab0/Minilab0/Minilab0/fifo_test_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file minilab0.v
    Info (12023): Found entity 1: Minilab0 File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mac_testbench.sv
    Info (12023): Found entity 1: MAC_testbench File: I:/ECE554/minilab0/Minilab0/Minilab0/MAC_testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mac_ip.sv
    Info (12023): Found entity 1: mac_ip File: I:/ECE554/minilab0/Minilab0/Minilab0/mac_ip.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mac.sv
    Info (12023): Found entity 1: MAC File: I:/ECE554/minilab0/Minilab0/Minilab0/mac.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_tb.sv
    Info (12023): Found entity 1: fifo_tb File: I:/ECE554/minilab0/Minilab0/Minilab0/fifo_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: FIFO File: I:/ECE554/minilab0/Minilab0/Minilab0/fifo.sv Line: 1
Info (12127): Elaborating entity "Minilab0" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Minilab0.v(63): object "result" assigned a value but never read File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 63
Warning (10230): Verilog HDL assignment warning at Minilab0.v(149): truncated value with size 32 to match size of target (8) File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 149
Warning (10230): Verilog HDL assignment warning at Minilab0.v(150): truncated value with size 32 to match size of target (8) File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 150
Warning (10240): Verilog HDL Always Construct warning at Minilab0.v(133): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 133
Info (10041): Inferred latch for "datain[1][0]" at Minilab0.v(133) File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 133
Info (12128): Elaborating entity "fifo_test_ip" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 106
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component" File: I:/ECE554/minilab0/Minilab0/Minilab0/fifo_test_ip.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component" File: I:/ECE554/minilab0/Minilab0/Minilab0/fifo_test_ip.v Line: 80
Info (12133): Instantiated megafunction "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component" with the following parameter: File: I:/ECE554/minilab0/Minilab0/Minilab0/fifo_test_ip.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3el1.tdf
    Info (12023): Found entity 1: dcfifo_3el1 File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_3el1" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8g6.tdf
    Info (12023): Found entity 1: a_graycounter_8g6 File: I:/ECE554/minilab0/Minilab0/Minilab0/db/a_graycounter_8g6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8g6" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_8g6:rdptr_g1p" File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4ub.tdf
    Info (12023): Found entity 1: a_graycounter_4ub File: I:/ECE554/minilab0/Minilab0/Minilab0/db/a_graycounter_4ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_4ub" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|a_graycounter_4ub:wrptr_g1p" File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_afa1.tdf
    Info (12023): Found entity 1: altsyncram_afa1 File: I:/ECE554/minilab0/Minilab0/Minilab0/db/altsyncram_afa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_afa1" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram" File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hp7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hp7 File: I:/ECE554/minilab0/Minilab0/Minilab0/db/alt_synch_pipe_hp7.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hp7" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp" File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf
    Info (12023): Found entity 1: dffpipe_su8 File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dffpipe_su8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_su8" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_hp7:rs_dgwp|dffpipe_su8:dffpipe6" File: I:/ECE554/minilab0/Minilab0/Minilab0/db/alt_synch_pipe_hp7.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2u7 File: I:/ECE554/minilab0/Minilab0/Minilab0/db/alt_synch_pipe_2u7.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_2u7" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|alt_synch_pipe_2u7:ws_dgrp" File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: I:/ECE554/minilab0/Minilab0/Minilab0/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|cmpr_qu5:rdempty_eq_comp1_lsb" File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: I:/ECE554/minilab0/Minilab0/Minilab0/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "fifo_test_ip:fifo_gen[0].input_fifo|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: I:/ECE554/minilab0/Minilab0/Minilab0/db/dcfifo_3el1.tdf Line: 80
Info (12128): Elaborating entity "mac_ip" for hierarchy "mac_ip:mac" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 119
Info (12128): Elaborating entity "LPM_MULT_ip" for hierarchy "mac_ip:mac|LPM_MULT_ip:mult" File: I:/ECE554/minilab0/Minilab0/Minilab0/mac_ip.sv Line: 14
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" File: I:/ECE554/minilab0/Minilab0/Minilab0/LPM_MULT_ip.v Line: 60
Info (12130): Elaborated megafunction instantiation "mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" File: I:/ECE554/minilab0/Minilab0/Minilab0/LPM_MULT_ip.v Line: 60
Info (12133): Instantiated megafunction "mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" with the following parameter: File: I:/ECE554/minilab0/Minilab0/Minilab0/LPM_MULT_ip.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_d5n.v
    Info (12023): Found entity 1: mult_d5n File: I:/ECE554/minilab0/Minilab0/Minilab0/db/mult_d5n.v Line: 29
Info (12128): Elaborating entity "mult_d5n" for hierarchy "mac_ip:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component|mult_d5n:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_ADD_SUB_ip" for hierarchy "mac_ip:mac|LPM_ADD_SUB_ip:accum" File: I:/ECE554/minilab0/Minilab0/Minilab0/mac_ip.sv Line: 19
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mac_ip:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" File: I:/ECE554/minilab0/Minilab0/Minilab0/LPM_ADD_SUB_ip.v Line: 66
Info (12130): Elaborated megafunction instantiation "mac_ip:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" File: I:/ECE554/minilab0/Minilab0/Minilab0/LPM_ADD_SUB_ip.v Line: 66
Info (12133): Instantiated megafunction "mac_ip:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: I:/ECE554/minilab0/Minilab0/Minilab0/LPM_ADD_SUB_ip.v Line: 66
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf
    Info (12023): Found entity 1: add_sub_uih File: I:/ECE554/minilab0/Minilab0/Minilab0/db/add_sub_uih.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uih" for hierarchy "mac_ip:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 23
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 23
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 23
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 23
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 23
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 23
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 23
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 26
    Warning (15610): No output dependent on input pin "SW[1]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
    Warning (15610): No output dependent on input pin "SW[2]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
    Warning (15610): No output dependent on input pin "SW[3]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.v Line: 30
Info (21057): Implemented 289 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 202 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Mon Jan 27 16:32:59 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ECE554/minilab0/Minilab0/Minilab0/Minilab0.map.smsg.


