Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 23:07:03 2024
| Host         : DESKTOP-H7C6RT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.158        0.000                      0                  181        0.163        0.000                      0                  181        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.158        0.000                      0                  181        0.163        0.000                      0                  181        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.960ns (40.077%)  route 2.931ns (59.923%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 r  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 f  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          1.079     8.843    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.967 r  uart_transmitter/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.967    uart_transmitter/counter[0]_i_6_n_1
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.480 r  uart_transmitter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    uart_transmitter/counter_reg[0]_i_1_n_1
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  uart_transmitter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    uart_transmitter/counter_reg[4]_i_1_n_1
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  uart_transmitter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    uart_transmitter/counter_reg[8]_i_1_n_1
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.037 r  uart_transmitter/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.037    uart_transmitter/counter_reg[12]_i_1_n_7
    SLICE_X60Y96         FDCE                                         r  uart_transmitter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y96         FDCE                                         r  uart_transmitter/counter_reg[13]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y96         FDCE (Setup_fdce_C_D)        0.109    15.195    uart_transmitter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.856ns (38.775%)  route 2.931ns (61.225%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 r  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 f  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          1.079     8.843    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.967 r  uart_transmitter/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.967    uart_transmitter/counter[0]_i_6_n_1
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.480 r  uart_transmitter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    uart_transmitter/counter_reg[0]_i_1_n_1
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  uart_transmitter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    uart_transmitter/counter_reg[4]_i_1_n_1
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  uart_transmitter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    uart_transmitter/counter_reg[8]_i_1_n_1
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.933 r  uart_transmitter/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.933    uart_transmitter/counter_reg[12]_i_1_n_8
    SLICE_X60Y96         FDCE                                         r  uart_transmitter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y96         FDCE                                         r  uart_transmitter/counter_reg[12]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y96         FDCE (Setup_fdce_C_D)        0.109    15.195    uart_transmitter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.843ns (38.608%)  route 2.931ns (61.392%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 r  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 f  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          1.079     8.843    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.967 r  uart_transmitter/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.967    uart_transmitter/counter[0]_i_6_n_1
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.480 r  uart_transmitter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    uart_transmitter/counter_reg[0]_i_1_n_1
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  uart_transmitter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    uart_transmitter/counter_reg[4]_i_1_n_1
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.920 r  uart_transmitter/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.920    uart_transmitter/counter_reg[8]_i_1_n_7
    SLICE_X60Y95         FDCE                                         r  uart_transmitter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  uart_transmitter/counter_reg[9]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y95         FDCE (Setup_fdce_C_D)        0.109    15.195    uart_transmitter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.835ns (38.505%)  route 2.931ns (61.495%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 r  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 f  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          1.079     8.843    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.967 r  uart_transmitter/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.967    uart_transmitter/counter[0]_i_6_n_1
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.480 r  uart_transmitter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    uart_transmitter/counter_reg[0]_i_1_n_1
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  uart_transmitter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    uart_transmitter/counter_reg[4]_i_1_n_1
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.912 r  uart_transmitter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.912    uart_transmitter/counter_reg[8]_i_1_n_5
    SLICE_X60Y95         FDCE                                         r  uart_transmitter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  uart_transmitter/counter_reg[11]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y95         FDCE (Setup_fdce_C_D)        0.109    15.195    uart_transmitter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.882ns (22.454%)  route 3.046ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 f  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.699     8.463    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.116     8.579 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.495     9.074    uart_transmitter/rightshiftreg[8]_i_1_n_1
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_R)       -0.728    14.359    uart_transmitter/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.882ns (22.454%)  route 3.046ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 f  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.699     8.463    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.116     8.579 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.495     9.074    uart_transmitter/rightshiftreg[8]_i_1_n_1
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_R)       -0.728    14.359    uart_transmitter/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.882ns (22.454%)  route 3.046ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 f  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.699     8.463    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.116     8.579 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.495     9.074    uart_transmitter/rightshiftreg[8]_i_1_n_1
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_R)       -0.728    14.359    uart_transmitter/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.882ns (22.454%)  route 3.046ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 f  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.699     8.463    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.116     8.579 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.495     9.074    uart_transmitter/rightshiftreg[8]_i_1_n_1
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[6]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_R)       -0.728    14.359    uart_transmitter/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.882ns (22.454%)  route 3.046ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 f  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.699     8.463    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.116     8.579 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.495     9.074    uart_transmitter/rightshiftreg[8]_i_1_n_1
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[8]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_R)       -0.728    14.359    uart_transmitter/rightshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.759ns (37.508%)  route 2.931ns (62.492%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y94         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.989     6.653    uart_transmitter/counter_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.777 r  uart_transmitter/rightshiftreg[9]_i_4/O
                         net (fo=2, routed)           0.863     7.640    uart_transmitter/rightshiftreg[9]_i_4_n_1
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.764 f  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          1.079     8.843    uart_transmitter/rightshiftreg[9]_i_2_n_1
    SLICE_X60Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.967 r  uart_transmitter/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.967    uart_transmitter/counter[0]_i_6_n_1
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.480 r  uart_transmitter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    uart_transmitter/counter_reg[0]_i_1_n_1
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  uart_transmitter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    uart_transmitter/counter_reg[4]_i_1_n_1
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.836 r  uart_transmitter/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.836    uart_transmitter/counter_reg[8]_i_1_n_6
    SLICE_X60Y95         FDCE                                         r  uart_transmitter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  uart_transmitter/counter_reg[10]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y95         FDCE (Setup_fdce_C_D)        0.109    15.195    uart_transmitter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  5.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 image_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X65Y96         FDRE                                         r  image_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  image_start_reg/Q
                         net (fo=4, routed)           0.110     1.728    image_processor/image_start_out_OBUF
    SLICE_X64Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.773 r  image_processor/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    image_processor/FSM_onehot_state[0]_i_1_n_1
    SLICE_X64Y96         FDSE                                         r  image_processor/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.991    image_processor/clk_debug_OBUF_BUFG
    SLICE_X64Y96         FDSE                                         r  image_processor/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y96         FDSE (Hold_fdse_C_D)         0.120     1.609    image_processor/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_transmitter/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  uart_transmitter/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.059     1.663    uart_transmitter/rightshiftreg[7]
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[6]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.010     1.499    uart_transmitter/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_transmitter/rightshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  uart_transmitter/rightshiftreg_reg[5]/Q
                         net (fo=1, routed)           0.059     1.663    uart_transmitter/rightshiftreg[5]
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.009     1.498    uart_transmitter/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_transmitter/rightshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_transmitter/rightshiftreg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.732    uart_transmitter/rightshiftreg[2]
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.076     1.565    uart_transmitter/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_receiver/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/bitcounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_receiver/FSM_onehot_state_reg[5]/Q
                         net (fo=7, routed)           0.096     1.715    uart_receiver/FSM_onehot_state_reg_n_1_[5]
    SLICE_X63Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  uart_receiver/bitcounter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    uart_receiver/bitcounter[1]_i_1__0_n_1
    SLICE_X63Y99         FDCE                                         r  uart_receiver/bitcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y99         FDCE                                         r  uart_receiver/bitcounter_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y99         FDCE (Hold_fdce_C_D)         0.092     1.582    uart_receiver/bitcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.263%)  route 0.113ns (37.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  transmit_reg/Q
                         net (fo=3, routed)           0.113     1.730    uart_transmitter/transmit
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.775 r  uart_transmitter/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    uart_transmitter/FSM_onehot_state[0]_i_1__0_n_1
    SLICE_X59Y98         FDPE                                         r  uart_transmitter/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X59Y98         FDPE                                         r  uart_transmitter/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X59Y98         FDPE (Hold_fdpe_C_D)         0.092     1.584    uart_transmitter/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.644%)  route 0.116ns (38.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  transmit_reg/Q
                         net (fo=3, routed)           0.116     1.733    uart_transmitter/transmit
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.778 r  uart_transmitter/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.778    uart_transmitter/FSM_onehot_state[1]_i_1__0_n_1
    SLICE_X59Y98         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X59Y98         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X59Y98         FDCE (Hold_fdce_C_D)         0.092     1.584    uart_transmitter/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_transmitter/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.120%)  route 0.152ns (51.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X59Y98         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_transmitter/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.152     1.769    uart_transmitter/state[1]
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[9]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.070     1.562    uart_transmitter/rightshiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_transmitter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/bitcounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.300%)  route 0.157ns (45.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X59Y98         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_transmitter/FSM_onehot_state_reg[2]/Q
                         net (fo=16, routed)          0.157     1.774    uart_transmitter/FSM_onehot_state_reg_n_1_[2]
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.819 r  uart_transmitter/bitcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    uart_transmitter/bitcounter[0]_i_1_n_1
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[0]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y98         FDCE (Hold_fdce_C_D)         0.092     1.581    uart_transmitter/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_receiver/pulsecount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/pulsecount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.475    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  uart_receiver/pulsecount_reg[1]/Q
                         net (fo=5, routed)           0.144     1.760    uart_receiver/pulsecount[1]
    SLICE_X59Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  uart_receiver/pulsecount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uart_receiver/pulsecount[2]_i_1_n_1
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.861     1.989    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y96         FDCE (Hold_fdce_C_D)         0.092     1.567    uart_receiver/pulsecount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y96   RxData_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y96   RxData_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y96   RxData_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y96   RxData_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   RxData_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   RxData_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   RxData_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   RxData_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y97   data_to_transmit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   RxData_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   RxData_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   RxData_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   RxData_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   RxData_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.470ns  (logic 1.704ns (26.340%)  route 4.766ns (73.660%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.495     4.952    uart_receiver/RxD_IBUF
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.076 r  uart_receiver/nextstate_reg[0]_i_2/O
                         net (fo=1, routed)           0.799     5.875    uart_receiver/nextstate_reg[0]_i_2_n_1
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.999 r  uart_receiver/nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.471     6.470    nextstate__0[0]
    SLICE_X61Y96         LDCE                                         r  nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 1.580ns (27.644%)  route 4.136ns (72.356%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.582     5.038    uart_receiver/RxD_IBUF
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124     5.162 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.554     5.716    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_1
    SLICE_X62Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.482ns  (logic 1.580ns (28.825%)  route 3.902ns (71.175%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.278     4.734    uart_receiver/RxD_IBUF
    SLICE_X62Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.858 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.624     5.482    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.407ns  (logic 1.580ns (29.226%)  route 3.827ns (70.774%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.763    uart_receiver/RxD_IBUF
    SLICE_X62Y97         LUT5 (Prop_lut5_I4_O)        0.124     4.887 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.519     5.407    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.195ns  (logic 1.574ns (30.300%)  route 3.621ns (69.700%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.278     4.734    uart_receiver/RxD_IBUF
    SLICE_X62Y98         LUT2 (Prop_lut2_I0_O)        0.118     4.852 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.344     5.195    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.439ns  (logic 1.456ns (42.345%)  route 1.983ns (57.655%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         1.983     3.439    reset_IBUF
    SLICE_X61Y96         LDCE                                         f  nextstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.439ns  (logic 1.456ns (42.345%)  route 1.983ns (57.655%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         1.983     3.439    reset_IBUF
    SLICE_X61Y96         LDCE                                         f  nextstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.439ns  (logic 1.456ns (42.345%)  route 1.983ns (57.655%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         1.983     3.439    reset_IBUF
    SLICE_X61Y96         LDCE                                         f  nextstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.224ns (22.677%)  route 0.765ns (77.323%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=108, routed)         0.765     0.989    reset_IBUF
    SLICE_X61Y96         LDCE                                         f  nextstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.224ns (22.677%)  route 0.765ns (77.323%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=108, routed)         0.765     0.989    reset_IBUF
    SLICE_X61Y96         LDCE                                         f  nextstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.224ns (22.677%)  route 0.765ns (77.323%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=108, routed)         0.765     0.989    reset_IBUF
    SLICE_X61Y96         LDCE                                         f  nextstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 0.272ns (14.480%)  route 1.608ns (85.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.492     1.716    uart_receiver/RxD_IBUF
    SLICE_X62Y98         LUT2 (Prop_lut2_I0_O)        0.048     1.764 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.117     1.880    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 0.269ns (13.788%)  route 1.684ns (86.212%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.513     1.737    uart_receiver/RxD_IBUF
    SLICE_X62Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.782 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.170     1.953    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 0.269ns (13.558%)  route 1.717ns (86.442%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.492     1.716    uart_receiver/RxD_IBUF
    SLICE_X62Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.761 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.225     1.986    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 0.269ns (13.070%)  route 1.791ns (86.930%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.592     1.816    uart_receiver/RxD_IBUF
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.199     2.060    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_1
    SLICE_X62Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 0.314ns (13.772%)  route 1.968ns (86.228%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.548     1.773    uart_receiver/RxD_IBUF
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  uart_receiver/nextstate_reg[0]_i_2/O
                         net (fo=1, routed)           0.274     2.092    uart_receiver/nextstate_reg[0]_i_2_n_1
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.137 r  uart_receiver/nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.145     2.282    nextstate__0[0]
    SLICE_X61Y96         LDCE                                         r  nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.023ns  (logic 3.970ns (39.614%)  route 6.052ns (60.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           6.052    11.654    RxData_reg[7]_lopt_replica_2_1
    U15                  OBUF (Prop_obuf_I_O)         3.514    15.169 r  RxData_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.169    RxData[5]
    U15                                                               r  RxData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.013ns  (logic 3.961ns (39.556%)  route 6.052ns (60.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  RxData_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.052    11.654    RxData_reg[3]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.159 r  RxData_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.159    RxData[0]
    U16                                                               r  RxData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 5.044ns (50.739%)  route 4.897ns (49.261%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         2.931    11.452    clk_debug_OBUF_BUFG
    G2                   OBUF (Prop_obuf_I_O)         3.490    14.942 f  clk_debug_OBUF_inst/O
                         net (fo=0)                   0.000    14.942    clk_debug
    G2                                                                f  clk_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 3.957ns (41.379%)  route 5.605ns (58.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]/Q
                         net (fo=1, routed)           5.605    11.207    RxData_OBUF[4]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.708 r  RxData_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.708    RxData[7]
    V14                                                               r  RxData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 3.965ns (42.149%)  route 5.442ns (57.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.442    11.044    RxData_reg[7]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.552 r  RxData_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.552    RxData[4]
    W18                                                               r  RxData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.370ns  (logic 3.962ns (42.285%)  route 5.408ns (57.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           5.408    11.010    RxData_reg[7]_lopt_replica_3_1
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.516 r  RxData_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.516    RxData[6]
    U14                                                               r  RxData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 3.965ns (44.242%)  route 4.997ns (55.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  RxData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[3]/Q
                         net (fo=1, routed)           4.997    10.599    RxData_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.108 r  RxData_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.108    RxData[3]
    V19                                                               r  RxData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 3.957ns (45.058%)  route 4.825ns (54.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  RxData_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           4.825    10.427    RxData_reg[3]_lopt_replica_3_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.928 r  RxData_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.928    RxData[2]
    U19                                                               r  RxData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 3.986ns (45.528%)  route 4.769ns (54.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  RxData_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           4.769    10.371    RxData_reg[3]_lopt_replica_2_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.900 r  RxData_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.900    RxData[1]
    E19                                                               r  RxData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/FSM_onehot_state_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 4.034ns (69.035%)  route 1.809ns (30.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  image_processor/FSM_onehot_state_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.809     7.473    lopt
    L2                   OBUF (Prop_obuf_I_O)         3.516    10.989 r  image_done_OBUF_inst/O
                         net (fo=0)                   0.000    10.989    image_done
    L2                                                                r  image_done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.775%)  route 0.188ns (50.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  state_reg[1]/Q
                         net (fo=11, routed)          0.188     1.805    image_processor/state_reg[1][1]
    SLICE_X61Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.850 r  image_processor/nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    nextstate__0[1]
    SLICE_X61Y96         LDCE                                         r  nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.050%)  route 0.236ns (55.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y99         FDCE                                         r  uart_receiver/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  uart_receiver/bitcounter_reg[2]/Q
                         net (fo=4, routed)           0.120     1.738    uart_receiver/bitcounter[2]
    SLICE_X62Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  uart_receiver/FSM_onehot_nextstate_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     1.899    uart_receiver/FSM_onehot_nextstate_reg[5]_i_1_n_1
    SLICE_X61Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/bitcounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.727%)  route 0.260ns (58.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y99         FDCE                                         r  uart_receiver/bitcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_receiver/bitcounter_reg[1]/Q
                         net (fo=5, routed)           0.092     1.710    uart_receiver/bitcounter[1]
    SLICE_X62Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  uart_receiver/FSM_onehot_nextstate_reg[4]_i_1/O
                         net (fo=1, routed)           0.168     1.923    uart_receiver/FSM_onehot_nextstate_reg[4]_i_1_n_1
    SLICE_X61Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.994%)  route 0.291ns (61.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDPE                                         r  uart_receiver/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  uart_receiver/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.092     1.710    uart_receiver/FSM_onehot_state_reg_n_1_[2]
    SLICE_X62Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.755 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.199     1.954    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_1
    SLICE_X62Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.876%)  route 0.292ns (61.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_receiver/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.122     1.740    uart_receiver/FSM_onehot_state_reg_n_1_[3]
    SLICE_X62Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.785 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.170     1.956    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  state_reg[2]/Q
                         net (fo=12, routed)          0.165     1.782    uart_receiver/Q[2]
    SLICE_X61Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.827 r  uart_receiver/nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.145     1.972    nextstate__0[0]
    SLICE_X61Y96         LDCE                                         r  nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.190ns (38.213%)  route 0.307ns (61.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  state_reg[1]/Q
                         net (fo=11, routed)          0.188     1.805    uart_transmitter/image_start_reg[1]
    SLICE_X61Y96         LUT5 (Prop_lut5_I0_O)        0.049     1.854 r  uart_transmitter/nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     1.973    nextstate__0[2]
    SLICE_X61Y96         LDCE                                         r  nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.183ns (33.984%)  route 0.355ns (66.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_receiver/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.239     1.857    uart_receiver/FSM_onehot_state_reg_n_1_[4]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.042     1.899 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.117     2.016    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.186ns (28.609%)  route 0.464ns (71.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_receiver/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.239     1.857    uart_receiver/FSM_onehot_state_reg_n_1_[4]
    SLICE_X62Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.902 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.225     2.127    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_1
    SLICE_X63Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.444ns (51.116%)  route 1.381ns (48.884%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.749     1.633    clk_debug_OBUF_BUFG
    G2                   OBUF (Prop_obuf_I_O)         1.191     2.824 r  clk_debug_OBUF_inst/O
                         net (fo=0)                   0.000     2.824    clk_debug
    G2                                                                r  clk_debug (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.580ns (27.574%)  route 4.151ns (72.426%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.582     5.038    uart_transmitter/reset_IBUF
    SLICE_X61Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.162 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.731    uart_transmitter/rightshiftreg[9]_i_1_n_1
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.580ns (27.574%)  route 4.151ns (72.426%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.582     5.038    uart_transmitter/reset_IBUF
    SLICE_X61Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.162 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.731    uart_transmitter/rightshiftreg[9]_i_1_n_1
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.580ns (27.574%)  route 4.151ns (72.426%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.582     5.038    uart_transmitter/reset_IBUF
    SLICE_X61Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.162 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.731    uart_transmitter/rightshiftreg[9]_i_1_n_1
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.580ns (27.574%)  route 4.151ns (72.426%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.582     5.038    uart_transmitter/reset_IBUF
    SLICE_X61Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.162 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.731    uart_transmitter/rightshiftreg[9]_i_1_n_1
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.580ns (27.574%)  route 4.151ns (72.426%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.582     5.038    uart_transmitter/reset_IBUF
    SLICE_X61Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.162 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.731    uart_transmitter/rightshiftreg[9]_i_1_n_1
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/bitcounter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 1.580ns (28.040%)  route 4.055ns (71.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.399     4.856    uart_transmitter/reset_IBUF
    SLICE_X60Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.980 r  uart_transmitter/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.656     5.635    uart_transmitter/bitcounter[3]_i_1_n_1
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/bitcounter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 1.580ns (28.040%)  route 4.055ns (71.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.399     4.856    uart_transmitter/reset_IBUF
    SLICE_X60Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.980 r  uart_transmitter/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.656     5.635    uart_transmitter/bitcounter[3]_i_1_n_1
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/bitcounter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 1.580ns (28.040%)  route 4.055ns (71.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.399     4.856    uart_transmitter/reset_IBUF
    SLICE_X60Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.980 r  uart_transmitter/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.656     5.635    uart_transmitter/bitcounter[3]_i_1_n_1
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/bitcounter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 1.580ns (28.040%)  route 4.055ns (71.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.399     4.856    uart_transmitter/reset_IBUF
    SLICE_X60Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.980 r  uart_transmitter/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.656     5.635    uart_transmitter/bitcounter[3]_i_1_n_1
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.541ns  (logic 1.580ns (28.516%)  route 3.961ns (71.484%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.582     5.038    uart_transmitter/reset_IBUF
    SLICE_X61Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.162 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.379     5.541    uart_transmitter/rightshiftreg[9]_i_1_n_1
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.523%)  route 0.099ns (38.477%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[1]/G
    SLICE_X62Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=4, routed)           0.099     0.257    uart_receiver/oversample_counter
    SLICE_X63Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.158ns (48.616%)  route 0.167ns (51.384%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[4]/G
    SLICE_X61Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[4]/Q
                         net (fo=1, routed)           0.167     0.325    uart_receiver/FSM_onehot_nextstate_reg_n_1_[4]
    SLICE_X62Y99         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.158ns (48.323%)  route 0.169ns (51.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[5]/G
    SLICE_X61Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[5]/Q
                         net (fo=1, routed)           0.169     0.327    uart_receiver/FSM_onehot_nextstate_reg_n_1_[5]
    SLICE_X62Y99         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.158ns (44.992%)  route 0.193ns (55.008%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[2]/G
    SLICE_X63Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[2]/Q
                         net (fo=1, routed)           0.193     0.351    uart_receiver/FSM_onehot_nextstate_reg_n_1_[2]
    SLICE_X63Y97         FDPE                                         r  uart_receiver/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDPE                                         r  uart_receiver/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.158ns (42.915%)  route 0.210ns (57.085%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[0]/G
    SLICE_X63Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[0]/Q
                         net (fo=1, routed)           0.210     0.368    uart_receiver/FSM_onehot_nextstate_reg_n_1_[0]
    SLICE_X63Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.158ns (36.559%)  route 0.274ns (63.441%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[3]/G
    SLICE_X63Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[3]/Q
                         net (fo=1, routed)           0.274     0.432    uart_receiver/FSM_onehot_nextstate_reg_n_1_[3]
    SLICE_X63Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.225ns (51.127%)  route 0.215ns (48.873%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         LDCE                         0.000     0.000 r  nextstate_reg[1]/G
    SLICE_X61Y96         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nextstate_reg[1]/Q
                         net (fo=1, routed)           0.215     0.440    nextstate[1]
    SLICE_X63Y96         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.225ns (44.636%)  route 0.279ns (55.364%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         LDCE                         0.000     0.000 r  nextstate_reg[2]/G
    SLICE_X61Y96         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nextstate_reg[2]/Q
                         net (fo=1, routed)           0.279     0.504    nextstate[2]
    SLICE_X63Y96         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.225ns (44.561%)  route 0.280ns (55.439%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         LDCE                         0.000     0.000 r  nextstate_reg[0]/G
    SLICE_X61Y96         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nextstate_reg[0]/Q
                         net (fo=1, routed)           0.280     0.505    nextstate[0]
    SLICE_X63Y96         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/uart_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.203ns (37.101%)  route 0.344ns (62.899%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[1]/G
    SLICE_X62Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  uart_receiver/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=4, routed)           0.344     0.502    uart_receiver/oversample_counter
    SLICE_X60Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.547 r  uart_receiver/uart_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.547    uart_receiver/uart_pulse_i_1_n_1
    SLICE_X60Y97         FDCE                                         r  uart_receiver/uart_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_receiver/uart_pulse_reg/C





