// Seed: 1632295434
module module_0 (
    input tri1  id_0,
    input uwire id_1,
    input wire  id_2
);
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input uwire id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_4;
endmodule
module module_3 ();
  logic [7:0][-1 : -1] id_1[1 : 1];
  ;
  wire id_2, id_3, id_4;
  tri1 id_5 = -1, id_6;
  assign id_5 = -1;
  parameter id_7 = 1 & -1'b0;
endmodule
module module_4 #(
    parameter id_5 = 32'd25,
    parameter id_6 = 32'd36,
    parameter id_9 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4[1 : id_9],
    _id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  inout reg id_7;
  inout wire _id_6;
  inout wire _id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  module_3 modCall_1 ();
  inout wire id_2;
  input wire id_1;
  wire [id_6 : 1] id_12, id_13[-1 'b0 : 1];
  assign id_6  = id_11;
  assign id_13 = id_6;
  wire id_14;
  always id_7 = 1'b0;
  struct packed {
    logic id_15;
    logic id_16;
    id_17 id_18;
    logic id_19;
    id_20 ['b0 : id_5] id_21;
  } id_22;
  logic id_23;
  wire id_24, id_25, id_26;
  assign id_22.id_19 = 1 - id_22.id_20;
  wire id_27;
endmodule
