% SPDX-FileCopyrightText: 2024 IObundle
%
% SPDX-License-Identifier: MIT

Py2HWSW is designed to do the following:
* Core Generation: Generates Verilog cores from descriptions in Python or JSON dictionaries.
* Framework Compatibility: Integrates seamlessly with existing Verilog cores and frameworks.
* High-Level Configuration: Allows configuration of cores via high-level Python parameters.
* Automated Resources: Produces scripts and Makefiles for deployment in various FPGAs, simulators, and synthesis tools, along with documentation.
* Readable Code: Generates legible Verilog code with comments for better understanding and maintenance.
