{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1971, "design__instance__area": 19911.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 21, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003347511403262615, "power__switching__total": 0.002068272791802883, "power__leakage__total": 2.161129408762008e-08, "power__total": 0.0054158056154847145, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.12914140955473505, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12866234830606052, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.48278316044754865, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.701494437949023, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 21, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.14246824956348805, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.1417560414730484, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0588981102782342, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.45704152867056674, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 21, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.12205338474258201, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.12156991035725978, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26698188859822014, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.180624964542251, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 21, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11954042261084717, "clock__skew__worst_setup": 0.11917921153956963, "timing__hold__ws": 0.26455810513346045, "timing__setup__ws": 0.42705751255190433, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.35 172.07", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27763.5, "design__core__area": 22434, "design__instance__count__stdcell": 1971, "design__instance__area__stdcell": 19911.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.887563, "design__instance__utilization__stdcell": 0.887563, "design__instance__count__class:inverter": 28, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 782, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 713, "design__instance__count__class:tap_cell": 313, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 4192464, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 56008.5, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 432, "design__instance__count__class:clock_buffer": 39, "design__instance__count__class:clock_inverter": 21, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 282, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 21, "design__instance__count__class:antenna_cell": 21, "route__net": 1651, "route__net__special": 2, "route__drc_errors__iter:1": 1218, "route__wirelength__iter:1": 66051, "route__drc_errors__iter:2": 656, "route__wirelength__iter:2": 65270, "route__drc_errors__iter:3": 497, "route__wirelength__iter:3": 65086, "route__drc_errors__iter:4": 78, "route__wirelength__iter:4": 64985, "route__drc_errors__iter:5": 4, "route__wirelength__iter:5": 64983, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 64979, "route__drc_errors": 0, "route__wirelength": 64979, "route__vias": 12926, "route__vias__singlecut": 12926, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 311.24, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 21, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.12584188214338332, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.12548461236395467, "timing__hold__ws__corner:min_tt_025C_1v80": 0.47779631603565104, "timing__setup__ws__corner:min_tt_025C_1v80": 4.720519220237057, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 21, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.13735211967671637, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.1369986246556782, "timing__hold__ws__corner:min_ss_100C_1v60": 1.049912964063523, "timing__setup__ws__corner:min_ss_100C_1v60": 0.4932712156132001, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 21, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11954042261084717, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11917921153956963, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26455810513346045, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.217278312603064, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 21, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.1334376397146327, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.13123739966220355, "timing__hold__ws__corner:max_tt_025C_1v80": 0.48718530588699105, "timing__setup__ws__corner:max_tt_025C_1v80": 4.666765328488912, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 21, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.146040836335469, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.1453445044347305, "timing__hold__ws__corner:max_ss_100C_1v60": 1.070537133686066, "timing__setup__ws__corner:max_ss_100C_1v60": 0.42705751255190433, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 21, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.12694749777372522, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.12367067442386917, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2698265576235187, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.157240114268598, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79699, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79897, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00301396, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00282689, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000985876, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00282689, "design_powergrid__voltage__worst": 0.00282689, "design_powergrid__voltage__worst__net:VPWR": 1.79699, "design_powergrid__drop__worst": 0.00301396, "design_powergrid__drop__worst__net:VPWR": 0.00301396, "design_powergrid__voltage__worst__net:VGND": 0.00282689, "design_powergrid__drop__worst__net:VGND": 0.00282689, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00103, "ir__drop__worst": 0.00301, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}