set_max_delay 4.0 -rise -fall -rise_from core_clock -fall_from [get_pins flop_Q] -fall_through adder1 -to [get_clocks {core_clk}] -rise_to pin2 -fall_to [get_ports clk*] -ignore_clock_latency -probe -reset_path
