# AES_128_USING-VERILOG
Designed an Standard AES-128 encryption core implemented in Verilog HDL for FPGA and ASIC learning.
