<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4832" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4832{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4832{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4832{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4832{left:189px;bottom:979px;letter-spacing:-0.13px;}
#t5_4832{left:533px;bottom:979px;letter-spacing:-0.12px;}
#t6_4832{left:533px;bottom:958px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t7_4832{left:533px;bottom:941px;letter-spacing:-0.13px;word-spacing:-1px;}
#t8_4832{left:533px;bottom:924px;letter-spacing:-0.12px;}
#t9_4832{left:533px;bottom:903px;letter-spacing:-0.12px;}
#ta_4832{left:533px;bottom:886px;letter-spacing:-0.1px;}
#tb_4832{left:189px;bottom:862px;letter-spacing:-0.12px;}
#tc_4832{left:533px;bottom:862px;letter-spacing:-0.11px;word-spacing:0.02px;}
#td_4832{left:189px;bottom:837px;letter-spacing:-0.14px;}
#te_4832{left:533px;bottom:837px;letter-spacing:-0.14px;}
#tf_4832{left:81px;bottom:813px;letter-spacing:-0.17px;}
#tg_4832{left:142px;bottom:813px;letter-spacing:-0.17px;}
#th_4832{left:189px;bottom:813px;letter-spacing:-0.14px;}
#ti_4832{left:533px;bottom:813px;letter-spacing:-0.12px;}
#tj_4832{left:189px;bottom:788px;}
#tk_4832{left:533px;bottom:788px;letter-spacing:-0.12px;}
#tl_4832{left:533px;bottom:767px;letter-spacing:-0.11px;}
#tm_4832{left:189px;bottom:742px;}
#tn_4832{left:533px;bottom:742px;letter-spacing:-0.13px;}
#to_4832{left:533px;bottom:721px;letter-spacing:-0.11px;word-spacing:-0.95px;}
#tp_4832{left:533px;bottom:704px;letter-spacing:-0.08px;}
#tq_4832{left:533px;bottom:683px;letter-spacing:-0.11px;}
#tr_4832{left:533px;bottom:666px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#ts_4832{left:533px;bottom:649px;letter-spacing:-0.12px;}
#tt_4832{left:189px;bottom:625px;}
#tu_4832{left:533px;bottom:625px;letter-spacing:-0.13px;}
#tv_4832{left:533px;bottom:603px;letter-spacing:-0.11px;}
#tw_4832{left:533px;bottom:587px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_4832{left:533px;bottom:570px;letter-spacing:-0.13px;}
#ty_4832{left:533px;bottom:553px;letter-spacing:-0.11px;}
#tz_4832{left:189px;bottom:529px;}
#t10_4832{left:533px;bottom:529px;letter-spacing:-0.12px;}
#t11_4832{left:533px;bottom:507px;letter-spacing:-0.11px;}
#t12_4832{left:533px;bottom:490px;letter-spacing:-0.11px;}
#t13_4832{left:533px;bottom:474px;letter-spacing:-0.12px;}
#t14_4832{left:189px;bottom:449px;letter-spacing:-0.11px;}
#t15_4832{left:533px;bottom:449px;letter-spacing:-0.14px;}
#t16_4832{left:189px;bottom:425px;letter-spacing:-0.14px;}
#t17_4832{left:533px;bottom:425px;letter-spacing:-0.14px;}
#t18_4832{left:533px;bottom:403px;letter-spacing:-0.12px;}
#t19_4832{left:533px;bottom:386px;letter-spacing:-0.12px;}
#t1a_4832{left:533px;bottom:365px;letter-spacing:-0.12px;}
#t1b_4832{left:533px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_4832{left:533px;bottom:331px;letter-spacing:-0.11px;}
#t1d_4832{left:189px;bottom:307px;letter-spacing:-0.14px;}
#t1e_4832{left:533px;bottom:307px;letter-spacing:-0.14px;}
#t1f_4832{left:189px;bottom:283px;letter-spacing:-0.13px;}
#t1g_4832{left:533px;bottom:283px;letter-spacing:-0.13px;}
#t1h_4832{left:533px;bottom:261px;letter-spacing:-0.12px;}
#t1i_4832{left:533px;bottom:240px;letter-spacing:-0.11px;}
#t1j_4832{left:533px;bottom:218px;letter-spacing:-0.11px;}
#t1k_4832{left:533px;bottom:197px;letter-spacing:-0.11px;}
#t1l_4832{left:533px;bottom:176px;letter-spacing:-0.11px;}
#t1m_4832{left:170px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1n_4832{left:256px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1o_4832{left:292px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1p_4832{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t1q_4832{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t1r_4832{left:227px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1s_4832{left:461px;bottom:1028px;letter-spacing:-0.14px;}
#t1t_4832{left:643px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1u_4832{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t1v_4832{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4832{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4832{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4832{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4832{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4832{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4832" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4832Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4832" style="-webkit-user-select: none;"><object width="935" height="1210" data="4832/4832.svg" type="image/svg+xml" id="pdf4832" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4832" class="t s1_4832">2-310 </span><span id="t2_4832" class="t s1_4832">Vol. 4 </span>
<span id="t3_4832" class="t s2_4832">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4832" class="t s3_4832">17 </span><span id="t5_4832" class="t s3_4832">SGX Launch Control Enable (R/WL) </span>
<span id="t6_4832" class="t s3_4832">This bit must be set to enable runtime reconfiguration </span>
<span id="t7_4832" class="t s3_4832">of SGX Launch Control via IA32_SGXLEPUBKEYHASHn </span>
<span id="t8_4832" class="t s3_4832">MSR. </span>
<span id="t9_4832" class="t s3_4832">Available only if CPUID.(EAX=07H, ECX=0H): ECX[30] </span>
<span id="ta_4832" class="t s3_4832">= 1. </span>
<span id="tb_4832" class="t s3_4832">18 </span><span id="tc_4832" class="t s3_4832">SGX Global Functions Enable (R/WL) </span>
<span id="td_4832" class="t s3_4832">63:21 </span><span id="te_4832" class="t s3_4832">Reserved </span>
<span id="tf_4832" class="t s3_4832">350H </span><span id="tg_4832" class="t s3_4832">848 </span><span id="th_4832" class="t s3_4832">MSR_BR_DETECT_CTRL </span><span id="ti_4832" class="t s3_4832">Branch Monitoring Global Control (R/W) </span>
<span id="tj_4832" class="t s3_4832">0 </span><span id="tk_4832" class="t s3_4832">EnMonitoring </span>
<span id="tl_4832" class="t s3_4832">Global enable for branch monitoring. </span>
<span id="tm_4832" class="t s3_4832">1 </span><span id="tn_4832" class="t s3_4832">EnExcept </span>
<span id="to_4832" class="t s3_4832">Enable branch monitoring event signaling on threshold </span>
<span id="tp_4832" class="t s3_4832">trip. </span>
<span id="tq_4832" class="t s3_4832">The branch monitoring event handler is signaled via </span>
<span id="tr_4832" class="t s3_4832">the existing PMI signaling mechanism as programmed </span>
<span id="ts_4832" class="t s3_4832">from the corresponding local APIC LVT entry. </span>
<span id="tt_4832" class="t s3_4832">2 </span><span id="tu_4832" class="t s3_4832">EnLBRFrz </span>
<span id="tv_4832" class="t s3_4832">Enable LBR freeze on threshold trip. This will cause </span>
<span id="tw_4832" class="t s3_4832">the LBR frozen bit 58 to be set in </span>
<span id="tx_4832" class="t s3_4832">IA32_PERF_GLOBAL_STATUS when a triggering </span>
<span id="ty_4832" class="t s3_4832">condition occurs and this bit is enabled. </span>
<span id="tz_4832" class="t s3_4832">3 </span><span id="t10_4832" class="t s3_4832">DisableInGuest </span>
<span id="t11_4832" class="t s3_4832">When set to ‘1’, branch monitoring, event triggering </span>
<span id="t12_4832" class="t s3_4832">and LBR freeze actions are disabled when operating </span>
<span id="t13_4832" class="t s3_4832">at VMX non-root operation. </span>
<span id="t14_4832" class="t s3_4832">7:4 </span><span id="t15_4832" class="t s3_4832">Reserved </span>
<span id="t16_4832" class="t s3_4832">17:8 </span><span id="t17_4832" class="t s3_4832">WindowSize </span>
<span id="t18_4832" class="t s3_4832">Window size defined by WindowCntSel. Values 0 – </span>
<span id="t19_4832" class="t s3_4832">1023 are supported. </span>
<span id="t1a_4832" class="t s3_4832">Once the Window counter reaches the WindowSize </span>
<span id="t1b_4832" class="t s3_4832">count both the Window Counter and all Branch </span>
<span id="t1c_4832" class="t s3_4832">Monitoring Counters are cleared. </span>
<span id="t1d_4832" class="t s3_4832">23:18 </span><span id="t1e_4832" class="t s3_4832">Reserved </span>
<span id="t1f_4832" class="t s3_4832">25:24 </span><span id="t1g_4832" class="t s3_4832">WindowCntSel </span>
<span id="t1h_4832" class="t s3_4832">Window event count select: </span>
<span id="t1i_4832" class="t s3_4832">‘00 = Instructions retired. </span>
<span id="t1j_4832" class="t s3_4832">‘01 = Branch instructions retired </span>
<span id="t1k_4832" class="t s3_4832">‘10 = Return instructions retired. </span>
<span id="t1l_4832" class="t s3_4832">‘11 = Indirect branch instructions retired. </span>
<span id="t1m_4832" class="t s4_4832">Table 2-42. </span><span id="t1n_4832" class="t s4_4832">Additional MSRs Supported by 8th Generation Intel® Core™ i3 Processors </span>
<span id="t1o_4832" class="t s4_4832">Based on Cannon Lake Microarchitecture (Contd.) </span>
<span id="t1p_4832" class="t s5_4832">Register </span>
<span id="t1q_4832" class="t s5_4832">Address </span><span id="t1r_4832" class="t s5_4832">Register Name / Bit Fields </span><span id="t1s_4832" class="t s5_4832">Scope </span><span id="t1t_4832" class="t s5_4832">Bit Description </span>
<span id="t1u_4832" class="t s5_4832">Hex </span><span id="t1v_4832" class="t s5_4832">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
