

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Apr 10 17:06:57 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_2  |        ?|        ?|   6 ~ 353|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 184
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 45 42 39 
39 --> 40 
40 --> 41 
41 --> 45 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 47 
46 --> 47 
47 --> 48 66 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 182 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 184 
183 --> 38 
184 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%current_sample_1 = alloca i32 1"   --->   Operation 185 'alloca' 'current_sample_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 186 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%current_level_1 = alloca i32 1"   --->   Operation 187 'alloca' 'current_level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%axilite_out_local_0 = alloca i32 1"   --->   Operation 188 'alloca' 'axilite_out_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.00ns)   --->   "%wah_coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wah_coeffs"   --->   Operation 189 'read' 'wah_coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 190 [1/1] (1.00ns)   --->   "%tempo_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %tempo"   --->   Operation 190 'read' 'tempo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 191 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples"   --->   Operation 191 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 192 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult"   --->   Operation 192 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 193 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold"   --->   Operation 193 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 194 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold"   --->   Operation 194 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 195 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold"   --->   Operation 195 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 196 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %distortion_clip_factor"   --->   Operation 196 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 197 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold"   --->   Operation 197 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 198 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control"   --->   Operation 198 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%result_2_loc = alloca i64 1"   --->   Operation 199 'alloca' 'result_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %control_read" [guitar_effects.cpp:23]   --->   Operation 200 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:69]   --->   Operation 201 'alloca' 'delay_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%wah_values_buffer = alloca i64 1" [guitar_effects.cpp:74]   --->   Operation 202 'alloca' 'wah_values_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 203 [2/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_2, i32 %delay_buffer"   --->   Operation 203 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 204 [2/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_3, i32 %wah_values_buffer"   --->   Operation 204 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3"   --->   Operation 205 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2"   --->   Operation 206 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1"   --->   Operation 207 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %axilite_out_local_0" [guitar_effects.cpp:83]   --->   Operation 208 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %current_level_1" [guitar_effects.cpp:83]   --->   Operation 209 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %empty" [guitar_effects.cpp:83]   --->   Operation 210 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %current_sample_1" [guitar_effects.cpp:83]   --->   Operation 211 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_2, i32 %delay_buffer"   --->   Operation 212 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_3, i32 %wah_values_buffer"   --->   Operation 213 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 214 [1/1] (2.55ns)   --->   "%sub_i288 = sub i32 0, i32 %delay_samples_read"   --->   Operation 214 'sub' 'sub_i288' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [36/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 215 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 216 [35/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 216 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 217 [34/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 217 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 218 [33/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 218 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 219 [32/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 219 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 220 [31/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 220 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 221 [30/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 221 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 222 [29/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 222 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 223 [28/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 223 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 224 [27/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 224 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 225 [26/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 225 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 226 [25/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 226 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 227 [24/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 227 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 228 [23/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 228 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 229 [22/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 229 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 230 [21/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 230 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 231 [20/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 231 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 232 [19/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 232 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 233 [18/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 233 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 234 [17/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 234 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 235 [16/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 235 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 236 [15/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 236 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 237 [14/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 237 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 238 [13/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 238 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 239 [12/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 239 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 240 [11/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 240 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 241 [10/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 241 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 242 [9/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 242 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 243 [8/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 243 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 244 [7/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 244 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.28>
ST_32 : Operation 245 [6/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 245 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 246 [6/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 246 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.28>
ST_33 : Operation 247 [5/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 247 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [5/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 248 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.28>
ST_34 : Operation 249 [4/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 249 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 250 [4/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 250 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.28>
ST_35 : Operation 251 [3/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 251 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [3/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 252 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.28>
ST_36 : Operation 253 [2/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 253 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 254 [2/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 254 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.28>
ST_37 : Operation 255 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [guitar_effects.cpp:23]   --->   Operation 255 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0" [guitar_effects.cpp:23]   --->   Operation 256 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 2000, void @empty_12, void @empty_13, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty_14, i32 1, i32 1, void @empty_21, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 260 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 262 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 262 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 263 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 263 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 264 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 264 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 265 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 265 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 266 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 266 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty_14, i32 1, i32 1, void @empty_21, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 269 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 269 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 271 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 271 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 272 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 272 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 275 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 275 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_0, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 278 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 278 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 281 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 281 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_2, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %distortion_clip_factor"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_17, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 290 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 290 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_18, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 293 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 293 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_19, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 296 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 296 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_20, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 299 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_7, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tempo"   --->   Operation 302 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_11, i32 4294967295, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_11, i32 4294967295, i32 0"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i32 %delay_buffer, i64 0, i64 0"   --->   Operation 307 'getelementptr' 'delay_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 0"   --->   Operation 308 'getelementptr' 'wah_values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (2.55ns)   --->   "%negative_threshold = sub i32 0, i32 %distortion_threshold_read"   --->   Operation 309 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%conv7_i_i_i = sext i8 %distortion_clip_factor_read"   --->   Operation 310 'sext' 'conv7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i288, i32 44100"   --->   Operation 311 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (0.00ns)   --->   "%empty_75 = trunc i16 %rem_i"   --->   Operation 312 'trunc' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "%idxprom_i_cast = zext i16 %empty_75"   --->   Operation 313 'zext' 'idxprom_i_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i32 %delay_buffer, i64 0, i64 %idxprom_i_cast"   --->   Operation 314 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 315 [1/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 315 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln83 = br void %while.body" [guitar_effects.cpp:83]   --->   Operation 316 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 4.18>
ST_38 : Operation 317 [1/1] (0.00ns)   --->   "%current_sample_2 = load i32 %current_sample_1" [guitar_effects.cpp:222]   --->   Operation 317 'load' 'current_sample_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 318 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty"   --->   Operation 318 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 319 [1/1] (0.00ns)   --->   "%axilite_out_local_0_load = load i32 %axilite_out_local_0"   --->   Operation 319 'load' 'axilite_out_local_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [guitar_effects.cpp:81]   --->   Operation 320 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 321 [1/1] (0.00ns)   --->   "%empty_76 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 321 'read' 'empty_76' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_76"   --->   Operation 322 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_76"   --->   Operation 323 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_76"   --->   Operation 324 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_76"   --->   Operation 325 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_76"   --->   Operation 326 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_76"   --->   Operation 327 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_76"   --->   Operation 328 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 329 [1/1] (2.55ns)   --->   "%current_sample = add i32 %current_sample_2, i32 1" [guitar_effects.cpp:109]   --->   Operation 329 'add' 'current_sample' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 330 [1/1] (1.70ns)   --->   "%br_ln89 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:89]   --->   Operation 330 'br' 'br_ln89' <Predicate = true> <Delay = 1.70>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln90 = or i32 %p_load, i32 8" [guitar_effects.cpp:90]   --->   Operation 331 'or' 'or_ln90' <Predicate = (tmp)> <Delay = 0.00>
ST_38 : Operation 332 [1/1] (2.47ns)   --->   "%icmp_ln135 = icmp_sgt  i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:135]   --->   Operation 332 'icmp' 'icmp_ln135' <Predicate = (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.else.i, void %if.then.i_ifconv" [guitar_effects.cpp:135]   --->   Operation 333 'br' 'br_ln135' <Predicate = (tmp)> <Delay = 0.00>
ST_38 : Operation 334 [1/1] (2.47ns)   --->   "%icmp_ln137 = icmp_slt  i32 %tmp_data_V_1, i32 %negative_threshold" [guitar_effects.cpp:137]   --->   Operation 334 'icmp' 'icmp_ln137' <Predicate = (tmp & !icmp_ln135)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 335 [1/1] (1.70ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %if.end, void %if.then3.i_ifconv" [guitar_effects.cpp:137]   --->   Operation 335 'br' 'br_ln137' <Predicate = (tmp & !icmp_ln135)> <Delay = 1.70>
ST_38 : Operation 336 [1/1] (2.55ns)   --->   "%r_V = add i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:138]   --->   Operation 336 'add' 'r_V' <Predicate = (tmp & !icmp_ln135 & icmp_ln137)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [1/1] (2.55ns)   --->   "%r_V_27 = sub i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:136]   --->   Operation 337 'sub' 'r_V_27' <Predicate = (tmp & icmp_ln135)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i32 %r_V"   --->   Operation 338 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 339 [2/2] (6.91ns)   --->   "%r_V_35 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 339 'mul' 'r_V_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 340 [1/2] (6.91ns)   --->   "%r_V_35 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 340 'mul' 'r_V_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 341 [1/1] (0.00ns)   --->   "%ret_V_9_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_35, i32 7, i32 38"   --->   Operation 341 'partselect' 'ret_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i40 %r_V_35"   --->   Operation 342 'trunc' 'trunc_ln1049_1' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 5.10>
ST_41 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_35, i32 39"   --->   Operation 343 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 344 [1/1] (1.48ns)   --->   "%icmp_ln1049_1 = icmp_eq  i7 %trunc_ln1049_1, i7 0"   --->   Operation 344 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 345 [1/1] (2.55ns)   --->   "%ret_V_12 = add i32 %ret_V_9_cast, i32 1"   --->   Operation 345 'add' 'ret_V_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i32 %ret_V_9_cast, i32 %ret_V_12"   --->   Operation 346 'select' 'select_ln1048_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%ret_V_13 = select i1 %p_Result_28, i32 %select_ln1048_1, i32 %ret_V_9_cast"   --->   Operation 347 'select' 'ret_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 348 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_2 = sub i32 %ret_V_13, i32 %distortion_threshold_read" [guitar_effects.cpp:138]   --->   Operation 348 'sub' 'result_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 349 [1/1] (1.70ns)   --->   "%br_ln139 = br void %if.end" [guitar_effects.cpp:139]   --->   Operation 349 'br' 'br_ln139' <Predicate = true> <Delay = 1.70>

State 42 <SV = 38> <Delay = 6.91>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V_27"   --->   Operation 350 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 351 [2/2] (6.91ns)   --->   "%r_V_34 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 351 'mul' 'r_V_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 6.91>
ST_43 : Operation 352 [1/2] (6.91ns)   --->   "%r_V_34 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 352 'mul' 'r_V_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 353 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_34, i32 7, i32 38"   --->   Operation 353 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i40 %r_V_34"   --->   Operation 354 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>

State 44 <SV = 40> <Delay = 5.10>
ST_44 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_34, i32 39"   --->   Operation 355 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 356 [1/1] (1.48ns)   --->   "%icmp_ln1049 = icmp_eq  i7 %trunc_ln1049, i7 0"   --->   Operation 356 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 357 [1/1] (2.55ns)   --->   "%ret_V = add i32 %ret_V_cast, i32 1"   --->   Operation 357 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i32 %ret_V_cast, i32 %ret_V"   --->   Operation 358 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%ret_V_11 = select i1 %p_Result_s, i32 %select_ln1048, i32 %ret_V_cast"   --->   Operation 359 'select' 'ret_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 360 [1/1] (2.55ns) (out node of the LUT)   --->   "%result = add i32 %ret_V_11, i32 %distortion_threshold_read" [guitar_effects.cpp:136]   --->   Operation 360 'add' 'result' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 361 [1/1] (1.70ns)   --->   "%br_ln137 = br void %if.end" [guitar_effects.cpp:137]   --->   Operation 361 'br' 'br_ln137' <Predicate = true> <Delay = 1.70>

State 45 <SV = 41> <Delay = 6.50>
ST_45 : Operation 362 [1/1] (0.00ns)   --->   "%axilite_out_local_1 = phi i32 %or_ln90, void %if.then.i_ifconv, i32 %or_ln90, void %if.then3.i_ifconv, i32 %axilite_out_local_0_load, void %while.body, i32 %or_ln90, void %if.else.i" [guitar_effects.cpp:90]   --->   Operation 362 'phi' 'axilite_out_local_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 363 [1/1] (0.00ns)   --->   "%empty_77 = phi i32 %or_ln90, void %if.then.i_ifconv, i32 %or_ln90, void %if.then3.i_ifconv, i32 %p_load, void %while.body, i32 %or_ln90, void %if.else.i" [guitar_effects.cpp:90]   --->   Operation 363 'phi' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_int = phi i32 %result, void %if.then.i_ifconv, i32 %result_2, void %if.then3.i_ifconv, i32 %tmp_data_V_1, void %while.body, i32 %tmp_data_V_1, void %if.else.i"   --->   Operation 364 'phi' 'tmp_int' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 365 [1/1] (1.58ns)   --->   "%br_ln93 = br i1 %tmp_11, void %if.end11, void %if.then7" [guitar_effects.cpp:93]   --->   Operation 365 'br' 'br_ln93' <Predicate = true> <Delay = 1.58>
ST_45 : Operation 366 [1/1] (0.00ns)   --->   "%current_level_1_load = load i32 %current_level_1" [guitar_effects.cpp:96]   --->   Operation 366 'load' 'current_level_1_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_45 : Operation 367 [2/2] (6.50ns)   --->   "%call_ret = call i64 @compression, i32 %tmp_int, i32 %compression_min_threshold_read, i32 %compression_max_threshold_read, i32 %compression_zero_threshold_read, i32 %current_level_1_load, i32 %compression_buffer, i32 %current_sample_2" [guitar_effects.cpp:96]   --->   Operation 367 'call' 'call_ret' <Predicate = (tmp_11)> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 42> <Delay = 6.54>
ST_46 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln95 = or i32 %empty_77, i32 4" [guitar_effects.cpp:95]   --->   Operation 368 'or' 'or_ln95' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 369 [1/2] (4.95ns)   --->   "%call_ret = call i64 @compression, i32 %tmp_int, i32 %compression_min_threshold_read, i32 %compression_max_threshold_read, i32 %compression_zero_threshold_read, i32 %current_level_1_load, i32 %compression_buffer, i32 %current_sample_2" [guitar_effects.cpp:96]   --->   Operation 369 'call' 'call_ret' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_int_2 = extractvalue i64 %call_ret" [guitar_effects.cpp:96]   --->   Operation 370 'extractvalue' 'tmp_int_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 371 [1/1] (0.00ns)   --->   "%current_level = extractvalue i64 %call_ret" [guitar_effects.cpp:96]   --->   Operation 371 'extractvalue' 'current_level' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 372 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %current_level, i32 %current_level_1" [guitar_effects.cpp:97]   --->   Operation 372 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_46 : Operation 373 [1/1] (1.58ns)   --->   "%br_ln97 = br void %if.end11" [guitar_effects.cpp:97]   --->   Operation 373 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 47 <SV = 43> <Delay = 3.25>
ST_47 : Operation 374 [1/1] (0.00ns)   --->   "%axilite_out_local_2 = phi i32 %or_ln95, void %if.then7, i32 %axilite_out_local_1, void %if.end" [guitar_effects.cpp:95]   --->   Operation 374 'phi' 'axilite_out_local_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 375 [1/1] (0.00ns)   --->   "%empty_78 = phi i32 %or_ln95, void %if.then7, i32 %empty_77, void %if.end" [guitar_effects.cpp:95]   --->   Operation 375 'phi' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_int_3 = phi i32 %tmp_int_2, void %if.then7, i32 %tmp_int, void %if.end"   --->   Operation 376 'phi' 'tmp_int_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 377 [1/1] (1.58ns)   --->   "%br_ln98 = br i1 %tmp_12, void %if.end19, void %if.then15" [guitar_effects.cpp:98]   --->   Operation 377 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>
ST_47 : Operation 378 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:202]   --->   Operation 378 'load' 'delay_buffer_load' <Predicate = (tmp_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>

State 48 <SV = 44> <Delay = 3.25>
ST_48 : Operation 379 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:202]   --->   Operation 379 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>

State 49 <SV = 45> <Delay = 6.41>
ST_49 : Operation 380 [6/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:202]   --->   Operation 380 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 46> <Delay = 6.41>
ST_50 : Operation 381 [5/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:202]   --->   Operation 381 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 47> <Delay = 6.41>
ST_51 : Operation 382 [4/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:202]   --->   Operation 382 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 48> <Delay = 6.41>
ST_52 : Operation 383 [3/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:202]   --->   Operation 383 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 49> <Delay = 6.41>
ST_53 : Operation 384 [6/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:202]   --->   Operation 384 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 385 [2/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:202]   --->   Operation 385 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 50> <Delay = 6.41>
ST_54 : Operation 386 [5/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:202]   --->   Operation 386 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 387 [1/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:202]   --->   Operation 387 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 51> <Delay = 6.41>
ST_55 : Operation 388 [4/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:202]   --->   Operation 388 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 389 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:202]   --->   Operation 389 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 6.41>
ST_56 : Operation 390 [3/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:202]   --->   Operation 390 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 391 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:202]   --->   Operation 391 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 53> <Delay = 6.41>
ST_57 : Operation 392 [2/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:202]   --->   Operation 392 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 393 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:202]   --->   Operation 393 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 6.41>
ST_58 : Operation 394 [1/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:202]   --->   Operation 394 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 395 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:202]   --->   Operation 395 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 55> <Delay = 7.25>
ST_59 : Operation 396 [5/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:202]   --->   Operation 396 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 56> <Delay = 7.25>
ST_60 : Operation 397 [4/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:202]   --->   Operation 397 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 57> <Delay = 7.25>
ST_61 : Operation 398 [3/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:202]   --->   Operation 398 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 58> <Delay = 7.25>
ST_62 : Operation 399 [2/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:202]   --->   Operation 399 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 59> <Delay = 7.25>
ST_63 : Operation 400 [1/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:202]   --->   Operation 400 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 60> <Delay = 2.88>
ST_64 : Operation 401 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 401 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 402 [1/1] (0.00ns)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 402 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 403 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 403 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 404 [1/1] (0.00ns)   --->   "%p_Result_36 = trunc i32 %data_V"   --->   Operation 404 'trunc' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 405 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 406 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 406 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 407 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 407 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 408 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 408 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 409 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 410 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 410 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 65 <SV = 61> <Delay = 4.42>
ST_65 : Operation 411 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_36, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 411 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 412 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 413 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 414 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_30 = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 415 'lshr' 'r_V_30' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_31 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 416 'shl' 'r_V_31' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_30, i32 24"   --->   Operation 417 'bitselect' 'tmp_18' <Predicate = (isNeg)> <Delay = 0.00>
ST_65 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_18"   --->   Operation 418 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_65 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_31, i32 24, i32 55"   --->   Operation 419 'partselect' 'tmp_5' <Predicate = (!isNeg)> <Delay = 0.00>
ST_65 : Operation 420 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_5"   --->   Operation 420 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 66 <SV = 62> <Delay = 6.50>
ST_66 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln100 = or i32 %empty_78, i32 2" [guitar_effects.cpp:100]   --->   Operation 421 'or' 'or_ln100' <Predicate = (tmp_12)> <Delay = 0.00>
ST_66 : Operation 422 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 422 'sub' 'result_V_2' <Predicate = (tmp_12 & p_Result_35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 423 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_35, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 423 'select' 'result_V' <Predicate = (tmp_12)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 424 [1/1] (3.25ns)   --->   "%store_ln205 = store i32 %result_V, i16 %delay_buffer_addr" [guitar_effects.cpp:205]   --->   Operation 424 'store' 'store_ln205' <Predicate = (tmp_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>
ST_66 : Operation 425 [1/1] (1.58ns)   --->   "%br_ln102 = br void %if.end19" [guitar_effects.cpp:102]   --->   Operation 425 'br' 'br_ln102' <Predicate = (tmp_12)> <Delay = 1.58>
ST_66 : Operation 426 [1/1] (0.00ns)   --->   "%axilite_out_local_3 = phi i32 %or_ln100, void %if.then15, i32 %axilite_out_local_2, void %if.end11" [guitar_effects.cpp:100]   --->   Operation 426 'phi' 'axilite_out_local_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 427 [1/1] (0.00ns)   --->   "%empty_79 = phi i32 %or_ln100, void %if.then15, i32 %empty_78, void %if.end11" [guitar_effects.cpp:100]   --->   Operation 427 'phi' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_int_5 = phi i32 %result_V, void %if.then15, i32 %tmp_int_3, void %if.end11"   --->   Operation 428 'phi' 'tmp_int_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 429 [1/1] (1.58ns)   --->   "%br_ln103 = br i1 %trunc_ln23, void %if.end27, void %if.then23" [guitar_effects.cpp:103]   --->   Operation 429 'br' 'br_ln103' <Predicate = true> <Delay = 1.58>
ST_66 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln222 = shl i32 %current_sample_2, i32 1" [guitar_effects.cpp:222]   --->   Operation 430 'shl' 'shl_ln222' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_66 : Operation 431 [6/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %shl_ln222" [guitar_effects.cpp:222]   --->   Operation 431 'sitodp' 'conv_i1' <Predicate = (trunc_ln23)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 63> <Delay = 6.28>
ST_67 : Operation 432 [1/1] (3.25ns)   --->   "%store_ln218 = store i32 %tmp_int_5, i7 %wah_values_buffer_addr" [guitar_effects.cpp:218]   --->   Operation 432 'store' 'store_ln218' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_67 : Operation 433 [5/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %shl_ln222" [guitar_effects.cpp:222]   --->   Operation 433 'sitodp' 'conv_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 64> <Delay = 6.28>
ST_68 : Operation 434 [4/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %shl_ln222" [guitar_effects.cpp:222]   --->   Operation 434 'sitodp' 'conv_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 65> <Delay = 6.28>
ST_69 : Operation 435 [3/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %shl_ln222" [guitar_effects.cpp:222]   --->   Operation 435 'sitodp' 'conv_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 66> <Delay = 6.28>
ST_70 : Operation 436 [2/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %shl_ln222" [guitar_effects.cpp:222]   --->   Operation 436 'sitodp' 'conv_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 67> <Delay = 6.28>
ST_71 : Operation 437 [1/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %shl_ln222" [guitar_effects.cpp:222]   --->   Operation 437 'sitodp' 'conv_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 68> <Delay = 6.71>
ST_72 : Operation 438 [7/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i1, i64 3.14159" [guitar_effects.cpp:222]   --->   Operation 438 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 69> <Delay = 6.71>
ST_73 : Operation 439 [6/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i1, i64 3.14159" [guitar_effects.cpp:222]   --->   Operation 439 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 70> <Delay = 6.71>
ST_74 : Operation 440 [5/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i1, i64 3.14159" [guitar_effects.cpp:222]   --->   Operation 440 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 71> <Delay = 6.71>
ST_75 : Operation 441 [4/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i1, i64 3.14159" [guitar_effects.cpp:222]   --->   Operation 441 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 72> <Delay = 6.71>
ST_76 : Operation 442 [3/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i1, i64 3.14159" [guitar_effects.cpp:222]   --->   Operation 442 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 73> <Delay = 6.71>
ST_77 : Operation 443 [2/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i1, i64 3.14159" [guitar_effects.cpp:222]   --->   Operation 443 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 74> <Delay = 6.71>
ST_78 : Operation 444 [1/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i1, i64 3.14159" [guitar_effects.cpp:222]   --->   Operation 444 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 75> <Delay = 6.71>
ST_79 : Operation 445 [7/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:222]   --->   Operation 445 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 76> <Delay = 6.71>
ST_80 : Operation 446 [6/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:222]   --->   Operation 446 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 77> <Delay = 6.71>
ST_81 : Operation 447 [5/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:222]   --->   Operation 447 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 78> <Delay = 6.71>
ST_82 : Operation 448 [4/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:222]   --->   Operation 448 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 79> <Delay = 6.71>
ST_83 : Operation 449 [3/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:222]   --->   Operation 449 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 80> <Delay = 6.71>
ST_84 : Operation 450 [2/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:222]   --->   Operation 450 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 81> <Delay = 6.71>
ST_85 : Operation 451 [1/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:222]   --->   Operation 451 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 82> <Delay = 4.55>
ST_86 : Operation 452 [59/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 452 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 83> <Delay = 4.55>
ST_87 : Operation 453 [58/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 453 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 84> <Delay = 4.55>
ST_88 : Operation 454 [57/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 454 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 85> <Delay = 4.55>
ST_89 : Operation 455 [56/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 455 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 86> <Delay = 4.55>
ST_90 : Operation 456 [55/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 456 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 87> <Delay = 4.55>
ST_91 : Operation 457 [54/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 457 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 88> <Delay = 4.55>
ST_92 : Operation 458 [53/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 458 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 89> <Delay = 4.55>
ST_93 : Operation 459 [52/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 459 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 90> <Delay = 4.55>
ST_94 : Operation 460 [51/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 460 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 91> <Delay = 4.55>
ST_95 : Operation 461 [50/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 461 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 92> <Delay = 4.55>
ST_96 : Operation 462 [49/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 462 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 93> <Delay = 4.55>
ST_97 : Operation 463 [48/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 463 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 94> <Delay = 4.55>
ST_98 : Operation 464 [47/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 464 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 95> <Delay = 4.55>
ST_99 : Operation 465 [46/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 465 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 96> <Delay = 4.55>
ST_100 : Operation 466 [45/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 466 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 97> <Delay = 4.55>
ST_101 : Operation 467 [44/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 467 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 98> <Delay = 4.55>
ST_102 : Operation 468 [43/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 468 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 99> <Delay = 4.55>
ST_103 : Operation 469 [42/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 469 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 100> <Delay = 4.55>
ST_104 : Operation 470 [41/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 470 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 101> <Delay = 4.55>
ST_105 : Operation 471 [40/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 471 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 102> <Delay = 4.55>
ST_106 : Operation 472 [39/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 472 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 103> <Delay = 4.55>
ST_107 : Operation 473 [38/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 473 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 104> <Delay = 4.55>
ST_108 : Operation 474 [37/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 474 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 105> <Delay = 4.55>
ST_109 : Operation 475 [36/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 475 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 106> <Delay = 4.55>
ST_110 : Operation 476 [35/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 476 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 107> <Delay = 4.55>
ST_111 : Operation 477 [34/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 477 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 108> <Delay = 4.55>
ST_112 : Operation 478 [33/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 478 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 109> <Delay = 4.55>
ST_113 : Operation 479 [32/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 479 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 110> <Delay = 4.55>
ST_114 : Operation 480 [31/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 480 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 111> <Delay = 4.55>
ST_115 : Operation 481 [30/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 481 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 112> <Delay = 4.55>
ST_116 : Operation 482 [29/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 482 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 113> <Delay = 4.55>
ST_117 : Operation 483 [28/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 483 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 114> <Delay = 4.55>
ST_118 : Operation 484 [27/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 484 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 115> <Delay = 4.55>
ST_119 : Operation 485 [26/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 485 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 116> <Delay = 4.55>
ST_120 : Operation 486 [25/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 486 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 117> <Delay = 4.55>
ST_121 : Operation 487 [24/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 487 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 118> <Delay = 4.55>
ST_122 : Operation 488 [23/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 488 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 119> <Delay = 4.55>
ST_123 : Operation 489 [22/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 489 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 120> <Delay = 4.55>
ST_124 : Operation 490 [21/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 490 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 121> <Delay = 4.55>
ST_125 : Operation 491 [20/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 491 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 122> <Delay = 4.55>
ST_126 : Operation 492 [19/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 492 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 123> <Delay = 4.55>
ST_127 : Operation 493 [18/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 493 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 124> <Delay = 4.55>
ST_128 : Operation 494 [17/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 494 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 125> <Delay = 4.55>
ST_129 : Operation 495 [16/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 495 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 126> <Delay = 4.55>
ST_130 : Operation 496 [15/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 496 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 127> <Delay = 4.55>
ST_131 : Operation 497 [14/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 497 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 128> <Delay = 4.55>
ST_132 : Operation 498 [13/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 498 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 129> <Delay = 4.55>
ST_133 : Operation 499 [12/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 499 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 130> <Delay = 4.55>
ST_134 : Operation 500 [11/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 500 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 131> <Delay = 4.55>
ST_135 : Operation 501 [10/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 501 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 132> <Delay = 4.55>
ST_136 : Operation 502 [9/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 502 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 133> <Delay = 4.55>
ST_137 : Operation 503 [8/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 503 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 134> <Delay = 4.55>
ST_138 : Operation 504 [7/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 504 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 135> <Delay = 4.55>
ST_139 : Operation 505 [6/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 505 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 136> <Delay = 4.55>
ST_140 : Operation 506 [5/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 506 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 137> <Delay = 4.55>
ST_141 : Operation 507 [4/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 507 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 138> <Delay = 4.55>
ST_142 : Operation 508 [3/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 508 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 139> <Delay = 4.55>
ST_143 : Operation 509 [2/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 509 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 140> <Delay = 4.55>
ST_144 : Operation 510 [1/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:222]   --->   Operation 510 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 141> <Delay = 5.82>
ST_145 : Operation 511 [2/2] (5.82ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 511 'call' 'tmp_1' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 142> <Delay = 6.16>
ST_146 : Operation 512 [1/2] (6.16ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 512 'call' 'tmp_1' <Predicate = true> <Delay = 6.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 143> <Delay = 6.71>
ST_147 : Operation 513 [7/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_1, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 513 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 144> <Delay = 6.71>
ST_148 : Operation 514 [6/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_1, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 514 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 145> <Delay = 6.71>
ST_149 : Operation 515 [5/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_1, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 515 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 146> <Delay = 6.71>
ST_150 : Operation 516 [4/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_1, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 516 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 147> <Delay = 6.71>
ST_151 : Operation 517 [3/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_1, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 517 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 148> <Delay = 6.71>
ST_152 : Operation 518 [2/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_1, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 518 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 149> <Delay = 6.71>
ST_153 : Operation 519 [1/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_1, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 519 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 150> <Delay = 7.29>
ST_154 : Operation 520 [7/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 520 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 151> <Delay = 7.29>
ST_155 : Operation 521 [6/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 521 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 152> <Delay = 7.29>
ST_156 : Operation 522 [5/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 522 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 153> <Delay = 7.29>
ST_157 : Operation 523 [4/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 523 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 154> <Delay = 7.29>
ST_158 : Operation 524 [3/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 524 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 155> <Delay = 7.29>
ST_159 : Operation 525 [2/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 525 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 156> <Delay = 7.29>
ST_160 : Operation 526 [1/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:222]   --->   Operation 526 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 157> <Delay = 6.71>
ST_161 : Operation 527 [7/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:222]   --->   Operation 527 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 158> <Delay = 6.71>
ST_162 : Operation 528 [6/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:222]   --->   Operation 528 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 159> <Delay = 6.71>
ST_163 : Operation 529 [5/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:222]   --->   Operation 529 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 160> <Delay = 6.71>
ST_164 : Operation 530 [4/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:222]   --->   Operation 530 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 161> <Delay = 6.71>
ST_165 : Operation 531 [3/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:222]   --->   Operation 531 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 162> <Delay = 6.71>
ST_166 : Operation 532 [2/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:222]   --->   Operation 532 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 163> <Delay = 6.71>
ST_167 : Operation 533 [1/7] (6.71ns)   --->   "%dc_1 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:222]   --->   Operation 533 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 164> <Delay = 6.94>
ST_168 : Operation 534 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 534 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 535 [1/1] (0.00ns)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 535 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 536 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 536 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 537 [1/1] (0.00ns)   --->   "%p_Result_38 = trunc i64 %data_V_1"   --->   Operation 537 'trunc' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 538 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_38, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 538 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 539 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 540 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 541 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 541 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 542 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 542 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 543 [1/1] (1.63ns)   --->   "%sub_ln1512_2 = sub i11 1023, i11 %xs_exp_V_1"   --->   Operation 543 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i11 %sub_ln1512_2"   --->   Operation 544 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 545 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1512_1, i12 %add_ln515"   --->   Operation 545 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i12 %ush_2"   --->   Operation 546 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_1"   --->   Operation 547 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_32 = lshr i137 %zext_ln15_1, i137 %zext_ln1488_2"   --->   Operation 548 'lshr' 'r_V_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_33 = shl i137 %zext_ln15_1, i137 %zext_ln1488_2"   --->   Operation 549 'shl' 'r_V_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_32, i32 53"   --->   Operation 550 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_22"   --->   Operation 551 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_33, i32 53, i32 84"   --->   Operation 552 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 553 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i32 %zext_ln818_1, i32 %tmp_9"   --->   Operation 553 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 169 <SV = 165> <Delay = 3.25>
ST_169 : Operation 554 [1/1] (2.55ns)   --->   "%result_V_6 = sub i32 0, i32 %val_1"   --->   Operation 554 'sub' 'result_V_6' <Predicate = (p_Result_37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 555 [1/1] (0.69ns)   --->   "%result_V_7 = select i1 %p_Result_37, i32 %result_V_6, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 555 'select' 'result_V_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 170 <SV = 166> <Delay = 6.91>
ST_170 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln227_1 = sext i32 %result_V_7" [guitar_effects.cpp:227]   --->   Operation 556 'sext' 'sext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 557 [2/2] (6.91ns)   --->   "%mul_ln227 = mul i41 %sext_ln227_1, i41 200" [guitar_effects.cpp:227]   --->   Operation 557 'mul' 'mul_ln227' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 167> <Delay = 6.91>
ST_171 : Operation 558 [1/2] (6.91ns)   --->   "%mul_ln227 = mul i41 %sext_ln227_1, i41 200" [guitar_effects.cpp:227]   --->   Operation 558 'mul' 'mul_ln227' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 168> <Delay = 3.52>
ST_172 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln227_2 = sext i41 %mul_ln227" [guitar_effects.cpp:227]   --->   Operation 559 'sext' 'sext_ln227_2' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 560 [1/1] (3.52ns)   --->   "%add_ln227 = add i64 %sext_ln227_2, i64 %wah_coeffs_read" [guitar_effects.cpp:227]   --->   Operation 560 'add' 'add_ln227' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln227, i32 1, i32 63" [guitar_effects.cpp:227]   --->   Operation 561 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 173 <SV = 169> <Delay = 7.30>
ST_173 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i63 %trunc_ln6" [guitar_effects.cpp:227]   --->   Operation 562 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 563 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln227" [guitar_effects.cpp:227]   --->   Operation 563 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 564 [7/7] (7.30ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:227]   --->   Operation 564 'readreq' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 170> <Delay = 7.30>
ST_174 : Operation 565 [6/7] (7.30ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:227]   --->   Operation 565 'readreq' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 171> <Delay = 7.30>
ST_175 : Operation 566 [5/7] (7.30ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:227]   --->   Operation 566 'readreq' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 172> <Delay = 7.30>
ST_176 : Operation 567 [4/7] (7.30ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:227]   --->   Operation 567 'readreq' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 173> <Delay = 7.30>
ST_177 : Operation 568 [3/7] (7.30ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:227]   --->   Operation 568 'readreq' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 174> <Delay = 7.30>
ST_178 : Operation 569 [2/7] (7.30ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:227]   --->   Operation 569 'readreq' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 175> <Delay = 7.30>
ST_179 : Operation 570 [1/7] (7.30ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:227]   --->   Operation 570 'readreq' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 176> <Delay = 0.00>
ST_180 : Operation 571 [2/2] (0.00ns)   --->   "%call_ln227 = call void @guitar_effects_Pipeline_WAH_LOOP, i16 %gmem, i63 %trunc_ln6, i32 %wah_values_buffer, i32 %result_2_loc" [guitar_effects.cpp:227]   --->   Operation 571 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 177> <Delay = 0.00>
ST_181 : Operation 572 [1/2] (0.00ns)   --->   "%call_ln227 = call void @guitar_effects_Pipeline_WAH_LOOP, i16 %gmem, i63 %trunc_ln6, i32 %wah_values_buffer, i32 %result_2_loc" [guitar_effects.cpp:227]   --->   Operation 572 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 178> <Delay = 3.17>
ST_182 : Operation 573 [1/1] (0.00ns)   --->   "%or_ln105 = or i32 %empty_79, i32 1" [guitar_effects.cpp:105]   --->   Operation 573 'or' 'or_ln105' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_182 : Operation 574 [1/1] (0.00ns)   --->   "%result_2_loc_load = load i32 %result_2_loc"   --->   Operation 574 'load' 'result_2_loc_load' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_182 : Operation 575 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 575 'br' 'br_ln0' <Predicate = (trunc_ln23)> <Delay = 1.58>
ST_182 : Operation 576 [1/1] (0.00ns)   --->   "%axilite_out_local_4 = phi i32 %or_ln105, void %if.then23, i32 %axilite_out_local_3, void %if.end19" [guitar_effects.cpp:105]   --->   Operation 576 'phi' 'axilite_out_local_4' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 577 [1/1] (0.00ns)   --->   "%empty_81 = phi i32 %or_ln105, void %if.then23, i32 %empty_79, void %if.end19" [guitar_effects.cpp:105]   --->   Operation 577 'phi' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_int_7 = phi i32 %result_2_loc_load, void %if.then23, i32 %tmp_int_5, void %if.end19"   --->   Operation 578 'phi' 'tmp_int_7' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %tmp_last_V, void %if.end40, void %while.end" [guitar_effects.cpp:119]   --->   Operation 579 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 580 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_7, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 580 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_182 : Operation 581 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %axilite_out_local_4, i32 %axilite_out_local_0" [guitar_effects.cpp:83]   --->   Operation 581 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_182 : Operation 582 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %empty_81, i32 %empty" [guitar_effects.cpp:83]   --->   Operation 582 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_182 : Operation 583 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %current_sample, i32 %current_sample_1" [guitar_effects.cpp:83]   --->   Operation 583 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_182 : Operation 584 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_7, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 584 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_182 : Operation 585 [1/1] (1.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %axilite_out_local_4" [guitar_effects.cpp:105]   --->   Operation 585 'write' 'write_ln105' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 183 <SV = 179> <Delay = 0.00>
ST_183 : Operation 586 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_7, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 586 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_183 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln83 = br void %while.body" [guitar_effects.cpp:83]   --->   Operation 587 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 184 <SV = 179> <Delay = 0.00>
ST_184 : Operation 588 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_7, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 588 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_184 : Operation 589 [1/1] (0.00ns)   --->   "%ret_ln128 = ret" [guitar_effects.cpp:128]   --->   Operation 589 'ret' 'ret_ln128' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('axilite_out_local_0') [37]  (0 ns)
	'store' operation ('store_ln83', guitar_effects.cpp:83) of constant 0 on local variable 'axilite_out_local_0' [119]  (1.59 ns)

 <State 2>: 6.69ns
The critical path consists of the following:
	'sub' operation ('sub_i288') [113]  (2.55 ns)
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 3>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 4>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 6>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 8>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'srem' operation ('rem_i') [114]  (4.13 ns)

 <State 32>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv2_i') [118]  (6.28 ns)

 <State 33>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv2_i') [118]  (6.28 ns)

 <State 34>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv2_i') [118]  (6.28 ns)

 <State 35>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv2_i') [118]  (6.28 ns)

 <State 36>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv2_i') [118]  (6.28 ns)

 <State 37>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv2_i') [118]  (6.28 ns)

 <State 38>: 4.18ns
The critical path consists of the following:
	axis read operation ('empty_76') on port 'INPUT_r_V_data_V' [129]  (0 ns)
	'icmp' operation ('icmp_ln137', guitar_effects.cpp:137) [144]  (2.47 ns)
	multiplexor before 'phi' operation ('axilite_out_local_1', guitar_effects.cpp:90) with incoming values : ('axilite_out_local_0_load') ('or_ln90', guitar_effects.cpp:90) [173]  (1.71 ns)

 <State 39>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [149]  (6.91 ns)

 <State 40>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [149]  (6.91 ns)

 <State 41>: 5.1ns
The critical path consists of the following:
	'add' operation ('ret.V') [154]  (2.55 ns)
	'select' operation ('select_ln1048_1') [155]  (0 ns)
	'select' operation ('ret.V') [156]  (0 ns)
	'sub' operation ('result', guitar_effects.cpp:138) [157]  (2.55 ns)

 <State 42>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [162]  (6.91 ns)

 <State 43>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [162]  (6.91 ns)

 <State 44>: 5.1ns
The critical path consists of the following:
	'add' operation ('ret.V') [167]  (2.55 ns)
	'select' operation ('select_ln1048') [168]  (0 ns)
	'select' operation ('ret.V') [169]  (0 ns)
	'add' operation ('result', guitar_effects.cpp:136) [170]  (2.55 ns)

 <State 45>: 6.5ns
The critical path consists of the following:
	'phi' operation ('tmp.data.V') with incoming values : ('tmp.data.V') ('result', guitar_effects.cpp:138) ('result', guitar_effects.cpp:136) [175]  (0 ns)
	'call' operation ('call_ret', guitar_effects.cpp:96) to 'compression' [180]  (6.5 ns)

 <State 46>: 6.55ns
The critical path consists of the following:
	'call' operation ('call_ret', guitar_effects.cpp:96) to 'compression' [180]  (4.96 ns)
	'store' operation ('store_ln97', guitar_effects.cpp:97) of variable 'current_level', guitar_effects.cpp:96 on local variable 'current_level' [183]  (1.59 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('delay_buffer_load', guitar_effects.cpp:202) on array 'delay_buffer', guitar_effects.cpp:69 [193]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'load' operation ('delay_buffer_load', guitar_effects.cpp:202) on array 'delay_buffer', guitar_effects.cpp:69 [193]  (3.25 ns)

 <State 49>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:202) [194]  (6.41 ns)

 <State 50>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:202) [194]  (6.41 ns)

 <State 51>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:202) [194]  (6.41 ns)

 <State 52>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:202) [194]  (6.41 ns)

 <State 53>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:202) [192]  (6.41 ns)

 <State 54>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:202) [192]  (6.41 ns)

 <State 55>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:202) [192]  (6.41 ns)

 <State 56>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:202) [192]  (6.41 ns)

 <State 57>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:202) [192]  (6.41 ns)

 <State 58>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:202) [192]  (6.41 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:202) [196]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:202) [196]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:202) [196]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:202) [196]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:202) [196]  (7.26 ns)

 <State 64>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [204]  (1.92 ns)
	'select' operation ('ush') [208]  (0.968 ns)

 <State 65>: 4.42ns
The critical path consists of the following:
	'shl' operation ('r.V') [212]  (0 ns)
	'select' operation ('val') [216]  (4.42 ns)

 <State 66>: 6.5ns
The critical path consists of the following:
	'sub' operation ('result.V') [217]  (2.55 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [218]  (0.698 ns)
	'store' operation ('store_ln205', guitar_effects.cpp:205) of variable 'result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59 on array 'delay_buffer', guitar_effects.cpp:69 [219]  (3.25 ns)

 <State 67>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i1', guitar_effects.cpp:222) [230]  (6.28 ns)

 <State 68>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i1', guitar_effects.cpp:222) [230]  (6.28 ns)

 <State 69>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i1', guitar_effects.cpp:222) [230]  (6.28 ns)

 <State 70>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i1', guitar_effects.cpp:222) [230]  (6.28 ns)

 <State 71>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i1', guitar_effects.cpp:222) [230]  (6.28 ns)

 <State 72>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1_i', guitar_effects.cpp:222) [231]  (6.72 ns)

 <State 73>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1_i', guitar_effects.cpp:222) [231]  (6.72 ns)

 <State 74>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1_i', guitar_effects.cpp:222) [231]  (6.72 ns)

 <State 75>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1_i', guitar_effects.cpp:222) [231]  (6.72 ns)

 <State 76>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1_i', guitar_effects.cpp:222) [231]  (6.72 ns)

 <State 77>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1_i', guitar_effects.cpp:222) [231]  (6.72 ns)

 <State 78>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1_i', guitar_effects.cpp:222) [231]  (6.72 ns)

 <State 79>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3_i', guitar_effects.cpp:222) [232]  (6.72 ns)

 <State 80>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3_i', guitar_effects.cpp:222) [232]  (6.72 ns)

 <State 81>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3_i', guitar_effects.cpp:222) [232]  (6.72 ns)

 <State 82>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3_i', guitar_effects.cpp:222) [232]  (6.72 ns)

 <State 83>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3_i', guitar_effects.cpp:222) [232]  (6.72 ns)

 <State 84>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3_i', guitar_effects.cpp:222) [232]  (6.72 ns)

 <State 85>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3_i', guitar_effects.cpp:222) [232]  (6.72 ns)

 <State 86>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 87>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 88>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 89>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 90>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 91>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 92>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 93>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 94>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 95>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 96>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 97>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 98>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 99>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 100>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 101>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 102>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 103>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 104>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 105>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 106>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 107>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 108>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 109>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 110>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 111>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 112>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 113>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 114>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 115>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 116>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 117>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 118>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 119>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 120>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 121>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 122>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 123>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 124>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 125>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 126>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 127>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 128>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 129>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 130>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 131>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 132>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 133>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 134>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 135>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 136>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 137>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 138>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 139>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 140>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 141>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 142>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 143>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 144>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x', guitar_effects.cpp:222) [233]  (4.55 ns)

 <State 145>: 5.83ns
The critical path consists of the following:
	'call' operation ('tmp_1', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [234]  (5.83 ns)

 <State 146>: 6.16ns
The critical path consists of the following:
	'call' operation ('tmp_1', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [234]  (6.16 ns)

 <State 147>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul4_i', guitar_effects.cpp:222) [235]  (6.72 ns)

 <State 148>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul4_i', guitar_effects.cpp:222) [235]  (6.72 ns)

 <State 149>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul4_i', guitar_effects.cpp:222) [235]  (6.72 ns)

 <State 150>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul4_i', guitar_effects.cpp:222) [235]  (6.72 ns)

 <State 151>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul4_i', guitar_effects.cpp:222) [235]  (6.72 ns)

 <State 152>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul4_i', guitar_effects.cpp:222) [235]  (6.72 ns)

 <State 153>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul4_i', guitar_effects.cpp:222) [235]  (6.72 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add5_i', guitar_effects.cpp:222) [236]  (7.3 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add5_i', guitar_effects.cpp:222) [236]  (7.3 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add5_i', guitar_effects.cpp:222) [236]  (7.3 ns)

 <State 157>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add5_i', guitar_effects.cpp:222) [236]  (7.3 ns)

 <State 158>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add5_i', guitar_effects.cpp:222) [236]  (7.3 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add5_i', guitar_effects.cpp:222) [236]  (7.3 ns)

 <State 160>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add5_i', guitar_effects.cpp:222) [236]  (7.3 ns)

 <State 161>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:222) [237]  (6.72 ns)

 <State 162>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:222) [237]  (6.72 ns)

 <State 163>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:222) [237]  (6.72 ns)

 <State 164>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:222) [237]  (6.72 ns)

 <State 165>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:222) [237]  (6.72 ns)

 <State 166>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:222) [237]  (6.72 ns)

 <State 167>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:222) [237]  (6.72 ns)

 <State 168>: 6.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512_2') [247]  (1.64 ns)
	'select' operation ('ush') [249]  (0.697 ns)
	'lshr' operation ('r.V') [252]  (0 ns)
	'select' operation ('val') [257]  (4.61 ns)

 <State 169>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V') [258]  (2.55 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [259]  (0.698 ns)

 <State 170>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln227', guitar_effects.cpp:227) [261]  (6.91 ns)

 <State 171>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln227', guitar_effects.cpp:227) [261]  (6.91 ns)

 <State 172>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln227', guitar_effects.cpp:227) [263]  (3.52 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', guitar_effects.cpp:227) [266]  (0 ns)
	bus request operation ('empty_80', guitar_effects.cpp:227) on port 'gmem' (guitar_effects.cpp:227) [267]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_80', guitar_effects.cpp:227) on port 'gmem' (guitar_effects.cpp:227) [267]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_80', guitar_effects.cpp:227) on port 'gmem' (guitar_effects.cpp:227) [267]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_80', guitar_effects.cpp:227) on port 'gmem' (guitar_effects.cpp:227) [267]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_80', guitar_effects.cpp:227) on port 'gmem' (guitar_effects.cpp:227) [267]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_80', guitar_effects.cpp:227) on port 'gmem' (guitar_effects.cpp:227) [267]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_80', guitar_effects.cpp:227) on port 'gmem' (guitar_effects.cpp:227) [267]  (7.3 ns)

 <State 180>: 0ns
The critical path consists of the following:

 <State 181>: 0ns
The critical path consists of the following:

 <State 182>: 3.18ns
The critical path consists of the following:
	'or' operation ('or_ln105', guitar_effects.cpp:105) [227]  (0 ns)
	multiplexor before 'phi' operation ('axilite_out_local_4', guitar_effects.cpp:105) with incoming values : ('axilite_out_local_0_load') ('or_ln90', guitar_effects.cpp:90) ('or_ln95', guitar_effects.cpp:95) ('or_ln100', guitar_effects.cpp:100) ('or_ln105', guitar_effects.cpp:105) [272]  (1.59 ns)
	'phi' operation ('axilite_out_local_4', guitar_effects.cpp:105) with incoming values : ('axilite_out_local_0_load') ('or_ln90', guitar_effects.cpp:90) ('or_ln95', guitar_effects.cpp:95) ('or_ln100', guitar_effects.cpp:100) ('or_ln105', guitar_effects.cpp:105) [272]  (0 ns)
	'store' operation ('store_ln83', guitar_effects.cpp:83) of variable 'axilite_out_local_4', guitar_effects.cpp:105 on local variable 'axilite_out_local_0' [278]  (1.59 ns)

 <State 183>: 0ns
The critical path consists of the following:

 <State 184>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
