Implementation of a simple MIPS-like RISC processor & a monitoring logic analyzer,
as well as a bus interface for Master-Slave communication.