

================================================================
== Vivado HLS Report for 'in_circle'
================================================================
* Date:           Sat May 16 20:27:41 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        merge_round
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.379 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.120 us | 0.120 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.37>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_p1_x_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %t_p1_x)" [merge_round.c:6]   --->   Operation 14 'read' 't_p1_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_x_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %d_x)" [merge_round.c:6]   --->   Operation 15 'read' 'd_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (7.37ns)   --->   "%xda = fsub float %t_p1_x_read, %d_x_read" [merge_round.c:6]   --->   Operation 16 'fsub' 'xda' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t_p2_x_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %t_p2_x)" [merge_round.c:7]   --->   Operation 17 'read' 't_p2_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (7.37ns)   --->   "%xdb = fsub float %t_p2_x_read, %d_x_read" [merge_round.c:7]   --->   Operation 18 'fsub' 'xdb' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_p3_x_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %t_p3_x)" [merge_round.c:8]   --->   Operation 19 'read' 't_p3_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (7.37ns)   --->   "%xdc = fsub float %t_p3_x_read, %d_x_read" [merge_round.c:8]   --->   Operation 20 'fsub' 'xdc' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_p1_y_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %t_p1_y)" [merge_round.c:9]   --->   Operation 21 'read' 't_p1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d_y_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %d_y)" [merge_round.c:9]   --->   Operation 22 'read' 'd_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (7.37ns)   --->   "%yda = fsub float %t_p1_y_read, %d_y_read" [merge_round.c:9]   --->   Operation 23 'fsub' 'yda' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_p2_y_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %t_p2_y)" [merge_round.c:10]   --->   Operation 24 'read' 't_p2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (7.37ns)   --->   "%ydb = fsub float %t_p2_y_read, %d_y_read" [merge_round.c:10]   --->   Operation 25 'fsub' 'ydb' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_p3_y_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %t_p3_y)" [merge_round.c:11]   --->   Operation 26 'read' 't_p3_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (7.37ns)   --->   "%ydc = fsub float %t_p3_y_read, %d_y_read" [merge_round.c:11]   --->   Operation 27 'fsub' 'ydc' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.37>
ST_2 : Operation 28 [1/2] (7.37ns)   --->   "%xda = fsub float %t_p1_x_read, %d_x_read" [merge_round.c:6]   --->   Operation 28 'fsub' 'xda' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (7.37ns)   --->   "%xdb = fsub float %t_p2_x_read, %d_x_read" [merge_round.c:7]   --->   Operation 29 'fsub' 'xdb' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] (7.37ns)   --->   "%xdc = fsub float %t_p3_x_read, %d_x_read" [merge_round.c:8]   --->   Operation 30 'fsub' 'xdc' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/2] (7.37ns)   --->   "%yda = fsub float %t_p1_y_read, %d_y_read" [merge_round.c:9]   --->   Operation 31 'fsub' 'yda' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/2] (7.37ns)   --->   "%ydb = fsub float %t_p2_y_read, %d_y_read" [merge_round.c:10]   --->   Operation 32 'fsub' 'ydb' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/2] (7.37ns)   --->   "%ydc = fsub float %t_p3_y_read, %d_y_read" [merge_round.c:11]   --->   Operation 33 'fsub' 'ydc' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.90>
ST_3 : Operation 34 [2/2] (4.90ns)   --->   "%tmp = fmul float %xda, %xda" [merge_round.c:12]   --->   Operation 34 'fmul' 'tmp' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [2/2] (4.90ns)   --->   "%tmp_1 = fmul float %yda, %yda" [merge_round.c:12]   --->   Operation 35 'fmul' 'tmp_1' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [2/2] (4.90ns)   --->   "%tmp_2 = fmul float %xdb, %xdb" [merge_round.c:13]   --->   Operation 36 'fmul' 'tmp_2' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (4.90ns)   --->   "%tmp_3 = fmul float %ydb, %ydb" [merge_round.c:13]   --->   Operation 37 'fmul' 'tmp_3' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/2] (4.90ns)   --->   "%tmp_4 = fmul float %xdc, %xdc" [merge_round.c:14]   --->   Operation 38 'fmul' 'tmp_4' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/2] (4.90ns)   --->   "%tmp_5 = fmul float %ydc, %ydc" [merge_round.c:14]   --->   Operation 39 'fmul' 'tmp_5' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (4.90ns)   --->   "%tmp_6 = fmul float %xdb, %ydc" [merge_round.c:17]   --->   Operation 40 'fmul' 'tmp_6' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/2] (4.90ns)   --->   "%tmp_7 = fmul float %xdc, %ydb" [merge_round.c:17]   --->   Operation 41 'fmul' 'tmp_7' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (4.90ns)   --->   "%tmp_8 = fmul float %xda, %ydc" [merge_round.c:18]   --->   Operation 42 'fmul' 'tmp_8' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [2/2] (4.90ns)   --->   "%tmp_9 = fmul float %xdc, %yda" [merge_round.c:18]   --->   Operation 43 'fmul' 'tmp_9' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [2/2] (4.90ns)   --->   "%tmp_s = fmul float %xda, %ydb" [merge_round.c:19]   --->   Operation 44 'fmul' 'tmp_s' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (4.90ns)   --->   "%tmp_10 = fmul float %xdb, %yda" [merge_round.c:19]   --->   Operation 45 'fmul' 'tmp_10' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 46 [1/2] (4.90ns)   --->   "%tmp = fmul float %xda, %xda" [merge_round.c:12]   --->   Operation 46 'fmul' 'tmp' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (4.90ns)   --->   "%tmp_1 = fmul float %yda, %yda" [merge_round.c:12]   --->   Operation 47 'fmul' 'tmp_1' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/2] (4.90ns)   --->   "%tmp_2 = fmul float %xdb, %xdb" [merge_round.c:13]   --->   Operation 48 'fmul' 'tmp_2' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/2] (4.90ns)   --->   "%tmp_3 = fmul float %ydb, %ydb" [merge_round.c:13]   --->   Operation 49 'fmul' 'tmp_3' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (4.90ns)   --->   "%tmp_4 = fmul float %xdc, %xdc" [merge_round.c:14]   --->   Operation 50 'fmul' 'tmp_4' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/2] (4.90ns)   --->   "%tmp_5 = fmul float %ydc, %ydc" [merge_round.c:14]   --->   Operation 51 'fmul' 'tmp_5' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (4.90ns)   --->   "%tmp_6 = fmul float %xdb, %ydc" [merge_round.c:17]   --->   Operation 52 'fmul' 'tmp_6' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/2] (4.90ns)   --->   "%tmp_7 = fmul float %xdc, %ydb" [merge_round.c:17]   --->   Operation 53 'fmul' 'tmp_7' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (4.90ns)   --->   "%tmp_8 = fmul float %xda, %ydc" [merge_round.c:18]   --->   Operation 54 'fmul' 'tmp_8' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/2] (4.90ns)   --->   "%tmp_9 = fmul float %xdc, %yda" [merge_round.c:18]   --->   Operation 55 'fmul' 'tmp_9' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (4.90ns)   --->   "%tmp_s = fmul float %xda, %ydb" [merge_round.c:19]   --->   Operation 56 'fmul' 'tmp_s' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/2] (4.90ns)   --->   "%tmp_10 = fmul float %xdb, %yda" [merge_round.c:19]   --->   Operation 57 'fmul' 'tmp_10' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.37>
ST_5 : Operation 58 [2/2] (7.37ns)   --->   "%da2da2 = fadd float %tmp, %tmp_1" [merge_round.c:12]   --->   Operation 58 'fadd' 'da2da2' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [2/2] (7.37ns)   --->   "%db2db2 = fadd float %tmp_2, %tmp_3" [merge_round.c:13]   --->   Operation 59 'fadd' 'db2db2' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [2/2] (7.37ns)   --->   "%dc2dc2 = fadd float %tmp_4, %tmp_5" [merge_round.c:14]   --->   Operation 60 'fadd' 'dc2dc2' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [2/2] (7.37ns)   --->   "%min1 = fsub float %tmp_6, %tmp_7" [merge_round.c:17]   --->   Operation 61 'fsub' 'min1' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [2/2] (7.37ns)   --->   "%min2 = fsub float %tmp_8, %tmp_9" [merge_round.c:18]   --->   Operation 62 'fsub' 'min2' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [2/2] (7.37ns)   --->   "%min3 = fsub float %tmp_s, %tmp_10" [merge_round.c:19]   --->   Operation 63 'fsub' 'min3' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.37>
ST_6 : Operation 64 [1/2] (7.37ns)   --->   "%da2da2 = fadd float %tmp, %tmp_1" [merge_round.c:12]   --->   Operation 64 'fadd' 'da2da2' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/2] (7.37ns)   --->   "%db2db2 = fadd float %tmp_2, %tmp_3" [merge_round.c:13]   --->   Operation 65 'fadd' 'db2db2' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/2] (7.37ns)   --->   "%dc2dc2 = fadd float %tmp_4, %tmp_5" [merge_round.c:14]   --->   Operation 66 'fadd' 'dc2dc2' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/2] (7.37ns)   --->   "%min1 = fsub float %tmp_6, %tmp_7" [merge_round.c:17]   --->   Operation 67 'fsub' 'min1' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/2] (7.37ns)   --->   "%min2 = fsub float %tmp_8, %tmp_9" [merge_round.c:18]   --->   Operation 68 'fsub' 'min2' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/2] (7.37ns)   --->   "%min3 = fsub float %tmp_s, %tmp_10" [merge_round.c:19]   --->   Operation 69 'fsub' 'min3' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.90>
ST_7 : Operation 70 [2/2] (4.90ns)   --->   "%tmp_11 = fmul float %da2da2, %min1" [merge_round.c:21]   --->   Operation 70 'fmul' 'tmp_11' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [2/2] (4.90ns)   --->   "%tmp_12 = fmul float %db2db2, %min2" [merge_round.c:21]   --->   Operation 71 'fmul' 'tmp_12' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [2/2] (4.90ns)   --->   "%tmp_14 = fmul float %dc2dc2, %min3" [merge_round.c:21]   --->   Operation 72 'fmul' 'tmp_14' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.90>
ST_8 : Operation 73 [1/2] (4.90ns)   --->   "%tmp_11 = fmul float %da2da2, %min1" [merge_round.c:21]   --->   Operation 73 'fmul' 'tmp_11' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/2] (4.90ns)   --->   "%tmp_12 = fmul float %db2db2, %min2" [merge_round.c:21]   --->   Operation 74 'fmul' 'tmp_12' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/2] (4.90ns)   --->   "%tmp_14 = fmul float %dc2dc2, %min3" [merge_round.c:21]   --->   Operation 75 'fmul' 'tmp_14' <Predicate = true> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.37>
ST_9 : Operation 76 [2/2] (7.37ns)   --->   "%tmp_13 = fsub float %tmp_11, %tmp_12" [merge_round.c:21]   --->   Operation 76 'fsub' 'tmp_13' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.37>
ST_10 : Operation 77 [1/2] (7.37ns)   --->   "%tmp_13 = fsub float %tmp_11, %tmp_12" [merge_round.c:21]   --->   Operation 77 'fsub' 'tmp_13' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.37>
ST_11 : Operation 78 [2/2] (7.37ns)   --->   "%det = fadd float %tmp_13, %tmp_14" [merge_round.c:21]   --->   Operation 78 'fadd' 'det' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.37>
ST_12 : Operation 79 [1/2] (7.37ns)   --->   "%det = fadd float %tmp_13, %tmp_14" [merge_round.c:21]   --->   Operation 79 'fadd' 'det' <Predicate = true> <Delay = 7.37> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.87>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %t_p1_id), !map !7"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %t_p1_x), !map !13"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %t_p1_y), !map !17"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %t_p2_id), !map !21"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %t_p2_x), !map !25"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %t_p2_y), !map !29"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %t_p3_id), !map !33"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %t_p3_x), !map !37"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %t_p3_y), !map !41"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %d_id), !map !45"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %d_x), !map !49"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %d_y), !map !53"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !57"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @in_circle_str) nounwind"   --->   Operation 93 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (6.87ns)   --->   "%tmp_15 = fcmp ogt float %det, 0.000000e+00" [merge_round.c:22]   --->   Operation 94 'fcmp' 'tmp_15' <Predicate = true> <Delay = 6.87> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %tmp_15 to i32" [merge_round.c:22]   --->   Operation 95 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "ret i32 %zext_ln22" [merge_round.c:22]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_p1_id]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_p1_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_p1_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_p2_id]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_p2_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_p2_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_p3_id]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_p3_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_p3_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_id]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_p1_x_read       (read         ) [ 00100000000000]
d_x_read          (read         ) [ 00100000000000]
t_p2_x_read       (read         ) [ 00100000000000]
t_p3_x_read       (read         ) [ 00100000000000]
t_p1_y_read       (read         ) [ 00100000000000]
d_y_read          (read         ) [ 00100000000000]
t_p2_y_read       (read         ) [ 00100000000000]
t_p3_y_read       (read         ) [ 00100000000000]
xda               (fsub         ) [ 00011000000000]
xdb               (fsub         ) [ 00011000000000]
xdc               (fsub         ) [ 00011000000000]
yda               (fsub         ) [ 00011000000000]
ydb               (fsub         ) [ 00011000000000]
ydc               (fsub         ) [ 00011000000000]
tmp               (fmul         ) [ 00000110000000]
tmp_1             (fmul         ) [ 00000110000000]
tmp_2             (fmul         ) [ 00000110000000]
tmp_3             (fmul         ) [ 00000110000000]
tmp_4             (fmul         ) [ 00000110000000]
tmp_5             (fmul         ) [ 00000110000000]
tmp_6             (fmul         ) [ 00000110000000]
tmp_7             (fmul         ) [ 00000110000000]
tmp_8             (fmul         ) [ 00000110000000]
tmp_9             (fmul         ) [ 00000110000000]
tmp_s             (fmul         ) [ 00000110000000]
tmp_10            (fmul         ) [ 00000110000000]
da2da2            (fadd         ) [ 00000001100000]
db2db2            (fadd         ) [ 00000001100000]
dc2dc2            (fadd         ) [ 00000001100000]
min1              (fsub         ) [ 00000001100000]
min2              (fsub         ) [ 00000001100000]
min3              (fsub         ) [ 00000001100000]
tmp_11            (fmul         ) [ 00000000011000]
tmp_12            (fmul         ) [ 00000000011000]
tmp_14            (fmul         ) [ 00000000011110]
tmp_13            (fsub         ) [ 00000000000110]
det               (fadd         ) [ 00000000000001]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000]
tmp_15            (fcmp         ) [ 00000000000000]
zext_ln22         (zext         ) [ 00000000000000]
ret_ln22          (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_p1_id">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p1_id"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_p1_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p1_x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t_p1_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p1_y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t_p2_id">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p2_id"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t_p2_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p2_x"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="t_p2_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p2_y"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="t_p3_id">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p3_id"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_p3_x">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p3_x"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_p3_y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_p3_y"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_id">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_id"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_x">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_x"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_y">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_y"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_circle_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="t_p1_x_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_p1_x_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="d_x_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_x_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t_p2_x_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_p2_x_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="t_p3_x_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_p3_x_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="t_p1_y_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_p1_y_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="d_y_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_y_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="t_p2_y_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_p2_y_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="t_p3_y_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_p3_y_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="xda/1 da2da2/5 tmp_13/9 det/11 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="xdb/1 db2db2/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="xdc/1 dc2dc2/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="yda/1 min1/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="ydb/1 min2/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="ydc/1 min3/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/3 tmp_11/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/3 tmp_12/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/3 tmp_14/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_15_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="173" class="1005" name="reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xda da2da2 tmp_13 det "/>
</bind>
</comp>

<comp id="183" class="1005" name="reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xdb db2db2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xdc dc2dc2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="yda min1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydb min2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydc min3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_11 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_12 "/>
</bind>
</comp>

<comp id="238" class="1005" name="reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_14 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln22_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/13 "/>
</bind>
</comp>

<comp id="248" class="1005" name="t_p1_x_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_p1_x_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="d_x_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_x_read "/>
</bind>
</comp>

<comp id="260" class="1005" name="t_p2_x_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_p2_x_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="t_p3_x_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_p3_x_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="t_p1_y_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_p1_y_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="d_y_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_y_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="t_p2_y_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_p2_y_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="t_p3_y_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_p3_y_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_3_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_4_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_5_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_6_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_7_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_8_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_9_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_s_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_10_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="24" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="20" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="36" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="42" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="48" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="42" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="54" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="42" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="60" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="66" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="72" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="66" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="66" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="84" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="186"><net_src comp="90" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="195"><net_src comp="96" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="204"><net_src comp="102" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="213"><net_src comp="108" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="222"><net_src comp="114" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="231"><net_src comp="120" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="236"><net_src comp="124" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="241"><net_src comp="128" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="247"><net_src comp="168" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="36" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="256"><net_src comp="42" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="263"><net_src comp="48" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="268"><net_src comp="54" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="273"><net_src comp="60" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="278"><net_src comp="66" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="285"><net_src comp="72" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="290"><net_src comp="78" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="295"><net_src comp="132" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="300"><net_src comp="136" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="305"><net_src comp="140" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="310"><net_src comp="144" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="315"><net_src comp="148" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="320"><net_src comp="152" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="325"><net_src comp="156" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="330"><net_src comp="160" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="335"><net_src comp="164" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: in_circle : t_p1_x | {1 }
	Port: in_circle : t_p1_y | {1 }
	Port: in_circle : t_p2_x | {1 }
	Port: in_circle : t_p2_y | {1 }
	Port: in_circle : t_p3_x | {1 }
	Port: in_circle : t_p3_y | {1 }
	Port: in_circle : d_x | {1 }
	Port: in_circle : d_y | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln22 : 1
		ret_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_120       |    3    |   128   |    77   |
|          |       grp_fu_124       |    3    |   128   |    77   |
|          |       grp_fu_128       |    3    |   128   |    77   |
|          |       grp_fu_132       |    3    |   128   |    77   |
|          |       grp_fu_136       |    3    |   128   |    77   |
|   fmul   |       grp_fu_140       |    3    |   128   |    77   |
|          |       grp_fu_144       |    3    |   128   |    77   |
|          |       grp_fu_148       |    3    |   128   |    77   |
|          |       grp_fu_152       |    3    |   128   |    77   |
|          |       grp_fu_156       |    3    |   128   |    77   |
|          |       grp_fu_160       |    3    |   128   |    77   |
|          |       grp_fu_164       |    3    |   128   |    77   |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_84       |    2    |   177   |   226   |
|          |        grp_fu_90       |    2    |   177   |   226   |
|   fadd   |        grp_fu_96       |    2    |   177   |   226   |
|          |       grp_fu_102       |    2    |   177   |   226   |
|          |       grp_fu_108       |    2    |   177   |   226   |
|          |       grp_fu_114       |    2    |   177   |   226   |
|----------|------------------------|---------|---------|---------|
|   fcmp   |      tmp_15_fu_168     |    0    |    0    |    46   |
|----------|------------------------|---------|---------|---------|
|          | t_p1_x_read_read_fu_36 |    0    |    0    |    0    |
|          |   d_x_read_read_fu_42  |    0    |    0    |    0    |
|          | t_p2_x_read_read_fu_48 |    0    |    0    |    0    |
|   read   | t_p3_x_read_read_fu_54 |    0    |    0    |    0    |
|          | t_p1_y_read_read_fu_60 |    0    |    0    |    0    |
|          |   d_y_read_read_fu_66  |    0    |    0    |    0    |
|          | t_p2_y_read_read_fu_72 |    0    |    0    |    0    |
|          | t_p3_y_read_read_fu_78 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln22_fu_244    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    48   |   2598  |   2326  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  d_x_read_reg_253 |   32   |
|  d_y_read_reg_275 |   32   |
|      reg_173      |   32   |
|      reg_183      |   32   |
|      reg_192      |   32   |
|      reg_201      |   32   |
|      reg_210      |   32   |
|      reg_219      |   32   |
|      reg_228      |   32   |
|      reg_233      |   32   |
|      reg_238      |   32   |
|t_p1_x_read_reg_248|   32   |
|t_p1_y_read_reg_270|   32   |
|t_p2_x_read_reg_260|   32   |
|t_p2_y_read_reg_282|   32   |
|t_p3_x_read_reg_265|   32   |
|t_p3_y_read_reg_287|   32   |
|   tmp_10_reg_332  |   32   |
|   tmp_3_reg_292   |   32   |
|   tmp_4_reg_297   |   32   |
|   tmp_5_reg_302   |   32   |
|   tmp_6_reg_307   |   32   |
|   tmp_7_reg_312   |   32   |
|   tmp_8_reg_317   |   32   |
|   tmp_9_reg_322   |   32   |
|   tmp_s_reg_327   |   32   |
+-------------------+--------+
|       Total       |   832  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_84 |  p0  |   4  |  32  |   128  ||    21   |
|  grp_fu_84 |  p1  |   4  |  32  |   128  ||    21   |
|  grp_fu_90 |  p0  |   3  |  32  |   96   ||    15   |
|  grp_fu_90 |  p1  |   3  |  32  |   96   ||    15   |
|  grp_fu_96 |  p0  |   3  |  32  |   96   ||    15   |
|  grp_fu_96 |  p1  |   3  |  32  |   96   ||    15   |
| grp_fu_102 |  p0  |   3  |  32  |   96   ||    15   |
| grp_fu_102 |  p1  |   3  |  32  |   96   ||    15   |
| grp_fu_108 |  p0  |   3  |  32  |   96   ||    15   |
| grp_fu_108 |  p1  |   3  |  32  |   96   ||    15   |
| grp_fu_114 |  p0  |   3  |  32  |   96   ||    15   |
| grp_fu_114 |  p1  |   3  |  32  |   96   ||    15   |
| grp_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_124 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_124 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_128 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_128 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1536  || 10.4505 ||   237   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  2598  |  2326  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   237  |
|  Register |    -   |    -   |   832  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   10   |  3430  |  2563  |
+-----------+--------+--------+--------+--------+
