Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jan 20 15:51:33 2024
| Host         : PC-Sten running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       101         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-20  Warning           Non-clocked latch                 12          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1057)
5. checking no_input_delay (15)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (12)

1. checking no_clock (113)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Inst_VGA/activeArea_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1057)
---------------------------------------------------
 There are 1057 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (12)
-----------------------------
 There are 12 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.538        0.000                      0                  993        0.105        0.000                      0                  993        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 10.000}     20.000          50.000          
  clkout1    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout0          14.538        0.000                      0                  180        0.124        0.000                      0                  180        9.500        0.000                       0                    87  
  clkout1          32.538        0.000                      0                  804        0.105        0.000                      0                  804       19.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0            17.408        0.000                      0                    9        0.258        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    Inst_clocking/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       14.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.538ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.137ns (43.200%)  route 2.810ns (56.800%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.424     4.585    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.140    19.214    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.363    19.577    
                         clock uncertainty           -0.082    19.496    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.373    19.123    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                 14.538    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.137ns (43.898%)  route 2.731ns (56.102%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.507    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.082    19.540    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.167    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.137ns (43.898%)  route 2.731ns (56.102%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.507    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.082    19.540    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.167    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.137ns (43.524%)  route 2.773ns (56.476%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.548    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.137ns (43.524%)  route 2.773ns (56.476%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.548    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.137ns (43.524%)  route 2.773ns (56.476%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.548    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.137ns (43.524%)  route 2.773ns (56.476%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.548    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.137ns (43.524%)  route 2.773ns (56.476%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.548    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.137ns (43.524%)  route 2.773ns (56.476%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.548    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.137ns (43.524%)  route 2.773ns (56.476%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           0.753     2.237    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.097     2.334 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.827    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.924 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          1.140     4.064    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     4.161 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.548    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.392%)  route 0.217ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=6, routed)           0.217    -0.257    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X3Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.364    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.121    -0.454    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.340%)  route 0.117ns (38.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=4, routed)           0.117    -0.357    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.312 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120    -0.482    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.267    -0.208    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.275%)  route 0.270ns (65.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.270    -0.204    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.205%)  route 0.236ns (64.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=5, routed)           0.236    -0.252    Inst_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.434    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.314    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.045    -0.269 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.121    -0.451    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.555%)  route 0.279ns (66.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=4, routed)           0.279    -0.195    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.356%)  route 0.264ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.264    -0.188    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.315    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.059    -0.514    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y2      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    Inst_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       32.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.538ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.438ns (6.544%)  route 6.255ns (93.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.719     0.662    Inst_Address_Generator/val_reg[2]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     0.759 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.536     6.295    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.833    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.833    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                 32.538    

Slack (MET) :             32.817ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.438ns (6.830%)  route 5.975ns (93.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.719     0.662    Inst_Address_Generator/val_reg[2]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     0.759 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.256     6.015    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.091    39.424    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.832    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                 32.817    

Slack (MET) :             33.093ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.438ns (7.141%)  route 5.695ns (92.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.719     0.662    Inst_Address_Generator/val_reg[2]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     0.759 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.976     5.735    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.091    39.420    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.828    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 33.093    

Slack (MET) :             33.369ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.438ns (7.483%)  route 5.415ns (92.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.719     0.662    Inst_Address_Generator/val_reg[2]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     0.759 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.696     5.455    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.091    39.416    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.824    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                 33.369    

Slack (MET) :             33.643ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 0.438ns (7.859%)  route 5.135ns (92.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.719     0.662    Inst_Address_Generator/val_reg[2]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     0.759 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.416     5.175    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.091    39.410    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.818    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 33.643    

Slack (MET) :             33.712ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.675ns (11.714%)  route 5.087ns (88.286%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.624     0.566    Inst_Address_Generator/val_reg[15]
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.100     0.666 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.322     3.988    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.234     4.222 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__20/O
                         net (fo=1, routed)           1.142     5.364    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.091    39.424    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.076    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.076    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 33.712    

Slack (MET) :             33.755ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.676ns (12.162%)  route 4.882ns (87.838%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.624     0.566    Inst_Address_Generator/val_reg[15]
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.100     0.666 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.319     3.985    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y70          LUT5 (Prop_lut5_I1_O)        0.235     4.220 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.940     5.160    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/enb_array[30]
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.091    39.416    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.501    38.915    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 33.755    

Slack (MET) :             33.900ns  (required time - arrival time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.438ns (7.673%)  route 5.270ns (92.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.224    -0.415    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.341    -0.074 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          4.346     4.272    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.097     4.369 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_138/O
                         net (fo=1, routed)           0.925     5.293    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.293    39.522    
                         clock uncertainty           -0.091    39.431    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.238    39.193    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.193    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 33.900    

Slack (MET) :             33.928ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.438ns (8.275%)  route 4.855ns (91.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.719     0.662    Inst_Address_Generator/val_reg[2]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     0.759 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.136     4.895    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.145    39.219    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.506    
                         clock uncertainty           -0.091    39.415    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.823    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 33.928    

Slack (MET) :             33.955ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.678ns (12.617%)  route 4.696ns (87.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.624     0.566    Inst_Address_Generator/val_reg[15]
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.100     0.666 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.191     3.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y70          LUT5 (Prop_lut5_I3_O)        0.237     4.095 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.881     4.975    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.091    39.420    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.490    38.930    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 33.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.633%)  route 0.308ns (62.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.308    -0.168    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  Inst_VGA/Hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    Inst_VGA/plusOp[6]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.228    Inst_VGA/Hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.302%)  route 0.356ns (65.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.356    -0.120    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.075 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.075    Inst_VGA/plusOp[9]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.228    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.159%)  route 0.343ns (64.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.565    -0.616    Inst_Address_Generator/CLK_25
    SLICE_X44Y49         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.131    -0.344    Inst_Address_Generator/val_reg[18]
    SLICE_X46Y50         LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  Inst_Address_Generator/Inst_frame_buffer_i_18/O
                         net (fo=47, routed)          0.212    -0.087    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[4]
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.831    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.070    -0.279    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.185ns (30.802%)  route 0.416ns (69.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.416    -0.061    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.044    -0.017 r  Inst_VGA/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    Inst_VGA/plusOp[8]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.131    -0.218    Inst_VGA/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.917%)  route 0.416ns (69.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.416    -0.061    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.016 r  Inst_VGA/Hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    Inst_VGA/plusOp[7]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120    -0.229    Inst_VGA/Hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK_25
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Inst_VGA/Vcnt_reg[3]/Q
                         net (fo=8, routed)           0.084    -0.407    Inst_VGA/Vcnt_reg[3]
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.099    -0.308 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Inst_VGA/plusOp__0[5]
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092    -0.527    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.223%)  route 0.128ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.128    -0.348    Inst_VGA/Hcnt_reg[5]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    Inst_VGA/Hcnt[5]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Inst_VGA/CLK_25
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092    -0.525    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.507%)  route 0.191ns (57.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.191    -0.288    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.514    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.190ns (53.654%)  route 0.164ns (46.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK_25
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.164    -0.314    Inst_VGA/Vcnt_reg[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.049    -0.265 r  Inst_VGA/Vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    Inst_VGA/plusOp__0[4]
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.104    -0.499    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.494%)  route 0.386ns (67.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.565    -0.616    Inst_Address_Generator/CLK_25
    SLICE_X44Y49         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.167    -0.308    Inst_Address_Generator/val_reg[16]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          0.219    -0.044    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.831    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.066    -0.283    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y7      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       17.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.408ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.341ns (19.129%)  route 1.442ns (80.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.442     1.443    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 17.408    

Slack (MET) :             17.408ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.341ns (19.129%)  route 1.442ns (80.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.442     1.443    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 17.408    

Slack (MET) :             17.467ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.341ns (19.129%)  route 1.442ns (80.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.442     1.443    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 17.467    

Slack (MET) :             17.467ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.341ns (19.129%)  route 1.442ns (80.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.442     1.443    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 17.467    

Slack (MET) :             17.467ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.341ns (19.129%)  route 1.442ns (80.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.442     1.443    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 17.467    

Slack (MET) :             17.467ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.341ns (19.129%)  route 1.442ns (80.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.442     1.443    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 17.467    

Slack (MET) :             17.692ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.341ns (21.896%)  route 1.216ns (78.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.216     1.218    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 17.692    

Slack (MET) :             17.692ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.341ns (21.896%)  route 1.216ns (78.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.216     1.218    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 17.692    

Slack (MET) :             17.984ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.341ns (21.720%)  route 1.229ns (78.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.229     1.230    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)       -0.010    19.214    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.214    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                 17.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.237%)  route 0.677ns (82.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.677     0.229    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.835    -0.855    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.211    -0.089    
    SLICE_X8Y7           FDCE (Hold_fdce_C_D)         0.059    -0.030    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.772%)  route 0.652ns (82.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.652     0.204    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.772%)  route 0.652ns (82.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.652     0.204    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.141ns (15.070%)  route 0.795ns (84.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.795     0.346    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.141ns (15.070%)  route 0.795ns (84.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.795     0.346    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.141ns (15.070%)  route 0.795ns (84.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.795     0.346    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.141ns (15.070%)  route 0.795ns (84.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.795     0.346    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.141ns (15.070%)  route 0.795ns (84.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.795     0.346    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.141ns (15.070%)  route 0.795ns (84.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/CLK_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.795     0.346    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.452    





