
---------- Begin Simulation Statistics ----------
final_tick                                  145319500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113471                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850528                       # Number of bytes of host memory used
host_op_rate                                   113711                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.41                       # Real time elapsed on the host
host_tick_rate                               32977594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500001                       # Number of instructions simulated
sim_ops                                        501077                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000145                       # Number of seconds simulated
sim_ticks                                   145319500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.496121                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   24757                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                25135                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               482                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             26003                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             110                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              110                       # Number of indirect misses.
system.cpu.branchPred.lookups                   27247                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect          816                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        23921                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect          807                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        23930                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           13                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          624                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2            4                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1208                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          408                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          938                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          209                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          198                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         2076                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         3126                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         3813                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         9614                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          153                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22            7                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26           64                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect           67                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong            7                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect         2011                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          220                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          506                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6            4                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          116                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1208                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          410                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         1147                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         2076                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          198                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         3126                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         3813                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         9614                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          153                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26            7                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28           32                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30           34                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        22360                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit            5                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           14                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     225                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    287028                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   287061                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               315                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      25457                       # Number of branches committed
system.cpu.commit.bw_lim_events                 41912                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4603                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500015                       # Number of instructions committed
system.cpu.commit.committedOps                 501091                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       260273                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.925252                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.021016                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       156465     60.12%     60.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        28840     11.08%     71.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7765      2.98%     74.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2917      1.12%     75.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          974      0.37%     75.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20345      7.82%     83.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          332      0.13%     83.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          723      0.28%     83.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        41912     16.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       260273                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  111                       # Number of function calls committed.
system.cpu.commit.int_insts                    476120                       # Number of committed integer instructions.
system.cpu.commit.loads                        141821                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           252025     50.30%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             17      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          141821     28.30%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         107155     21.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            501091                       # Class of committed instruction
system.cpu.commit.refs                         248976                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       151                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500001                       # Number of Instructions Simulated
system.cpu.committedOps                        501077                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.581279                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.581279                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                124185                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   172                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                24839                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 507536                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    47923                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     85514                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    331                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   603                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  3088                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       27247                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     49528                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        203009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   312                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         508446                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     996                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.093748                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              57458                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              24982                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.749401                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             261041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.954873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.019970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   166649     63.84%     63.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      488      0.19%     64.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23542      9.02%     73.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      658      0.25%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20216      7.74%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3849      1.47%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2069      0.79%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      327      0.13%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    43243     16.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               261041                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           29599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  365                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    25856                       # Number of branches executed
system.cpu.iew.exec_nop                            32                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.738498                       # Inst execution rate
system.cpu.iew.exec_refs                       251098                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     107384                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1900                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                142551                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 15                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               118                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               107696                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              505740                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                143714                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               445                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                505277                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     28                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   546                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    331                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   587                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           399                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               14                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          716                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          527                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          295                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             70                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    792770                       # num instructions consuming a value
system.cpu.iew.wb_count                        503440                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.454211                       # average fanout of values written-back
system.cpu.iew.wb_producers                    360085                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.732177                       # insts written-back per cycle
system.cpu.iew.wb_sent                         503680                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   986019                       # number of integer regfile reads
system.cpu.int_regfile_writes                  370542                       # number of integer regfile writes
system.cpu.ipc                               1.720345                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.720345                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                254320     50.29%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.01%     50.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.01%     50.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.01%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               143821     28.44%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              107468     21.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 505728                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       21960                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043423                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     532      2.42%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20729     94.39%     96.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   694      3.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 527463                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1294067                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       503249                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            509911                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     505693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    505728                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  15                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                66                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        261041                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.937351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.185193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              117289     44.93%     44.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               27385     10.49%     55.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23656      9.06%     64.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10471      4.01%     68.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               36413     13.95%     82.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24572      9.41%     91.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               18395      7.05%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2144      0.82%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 716      0.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          261041                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.740050                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    218                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                450                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          191                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               387                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                7                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               142551                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              107696                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  349748                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     17                       # number of misc regfile writes
system.cpu.numCycles                           290640                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2790                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                655066                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     95                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    49714                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    180                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1276228                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 506805                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              660961                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     86776                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 117663                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    331                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                118639                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5830                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           986753                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2791                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 53                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     14365                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              373                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       723925                       # The number of ROB reads
system.cpu.rob.rob_writes                     1012210                       # The number of ROB writes
system.cpu.timesIdled                             280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      252                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     120                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2901                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4967                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                478                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2412                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           478                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       184960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  184960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2901                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3141000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15388250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               479                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              69                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2412                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          109                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       286208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 312768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000345                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018563                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2901     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2902                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4479500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3787000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            555000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                369                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2521                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2890                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               369                       # number of overall misses
system.l2.overall_misses::.cpu.data              2521                       # number of overall misses
system.l2.overall_misses::total                  2890                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    202364500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        231465500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29101000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    202364500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       231465500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2521                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2891                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2521                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2891                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999654                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999654                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78864.498645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80271.519238                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80091.868512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78864.498645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80271.519238                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80091.868512                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2890                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2890                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    177154500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    202565500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    177154500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    202565500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999654                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999654                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68864.498645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70271.519238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70091.868512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68864.498645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70271.519238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70091.868512                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1951                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1951                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            2412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    192917500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     192917500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79982.379768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79982.379768                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    168797500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    168797500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69982.379768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69982.379768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78864.498645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78864.498645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68864.498645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68864.498645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9447000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9447000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86669.724771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86669.724771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8357000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8357000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76669.724771                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76669.724771                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18909.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18909.090909                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1694.175649                       # Cycle average of tags in use
system.l2.tags.total_refs                        4955                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2901                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.708032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.694208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       338.781764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1346.699677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.051702                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1424                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.088531                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     42629                       # Number of tag accesses
system.l2.tags.data_accesses                    42629                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          23616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         161344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             184960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2890                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         162510881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1110270817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1272781698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    162510881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        162510881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        162510881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1110270817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1272781698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000594000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5761                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2890                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     28877500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                83065000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9992.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28742.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2559                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    552.638037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   381.388769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.530978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           45     13.80%     13.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     15.95%     29.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      7.67%     37.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62     19.02%     56.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.45%     58.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.45%     61.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      3.99%     65.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      2.76%     68.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          104     31.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          326                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 184960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  184960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1272.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1272.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     145123500                       # Total gap between requests
system.mem_ctrls.avgGap                      50215.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       161344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 162510881.196260660887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1110270817.061715841293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10230500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     72834500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27724.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28891.11                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               603405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10845660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         63837150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2045280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           89551695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.240043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      4639250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    136000250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1206660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               633765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9788940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         64905330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1145760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           88743975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.681808                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2362750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    138276750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        49041                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            49041                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        49041                       # number of overall hits
system.cpu.icache.overall_hits::total           49041                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          487                       # number of overall misses
system.cpu.icache.overall_misses::total           487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37139496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37139496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37139496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37139496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        49528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        49528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        49528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        49528                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009833                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009833                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009833                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009833                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76261.798768                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76261.798768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76261.798768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76261.798768                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          750                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.692308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          370                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29672996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29672996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29672996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29672996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007471                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007471                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007471                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007471                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80197.286486                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80197.286486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80197.286486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80197.286486                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        49041                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           49041                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37139496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37139496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        49528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        49528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009833                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009833                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76261.798768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76261.798768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29672996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29672996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80197.286486                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80197.286486                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           300.818700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               49411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               370                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            133.543243                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   300.818700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.587537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.587537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             99426                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            99426                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       230082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           230082                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       230086                       # number of overall hits
system.cpu.dcache.overall_hits::total          230086                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        19350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19350                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19352                       # number of overall misses
system.cpu.dcache.overall_misses::total         19352                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1214694124                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1214694124                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1214694124                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1214694124                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       249432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       249432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       249438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       249438                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077582                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62774.890129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62774.890129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62768.402439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62768.402439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23836                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               430                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.432558                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1951                       # number of writebacks
system.cpu.dcache.writebacks::total              1951                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16821                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16821                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2531                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    206293991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    206293991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    206470491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    206470491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010139                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010139                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81571.368525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81571.368525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81576.645990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81576.645990                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2020                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       141961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          141961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22909000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22909000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       142282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       142282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71367.601246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71367.601246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85844.339623                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85844.339623                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1191562626                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1191562626                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       107143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       107143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.177538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.177538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62641.290401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62641.290401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16606                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16606                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    196978993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    196978993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81531.040149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81531.040149                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       344500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       344500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       343500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       343500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           435.219066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              232625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.874013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   435.219066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.850037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.850037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            501424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           501424                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    145319500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    145319500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
