Classic Timing Analyzer report for sisau
Wed Apr 17 16:26:56 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                              ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.408 ns                         ; senzor_2                          ; Logica_miscare:inst6|dreapta      ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 27.684 ns                        ; Selectie_proba:inst1|circuit[1]   ; circuit[1]                        ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 14.197 ns                        ; senzor_2                          ; B_IN4_D1                          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 12.654 ns                        ; buton                             ; debouncing:inst5|inst             ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 102.24 MHz ( period = 9.781 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; clk        ; clk      ; 14           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                   ;                                   ;            ;          ; 14           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 102.24 MHz ( period = 9.781 ns )               ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 102.24 MHz ( period = 9.781 ns )               ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 287.19 MHz ( period = 3.482 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; 287.19 MHz ( period = 3.482 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; 290.28 MHz ( period = 3.445 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.132 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; 302.11 MHz ( period = 3.310 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; 304.23 MHz ( period = 3.287 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; 316.16 MHz ( period = 3.163 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; 317.76 MHz ( period = 3.147 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; 320.00 MHz ( period = 3.125 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; 323.62 MHz ( period = 3.090 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; 332.67 MHz ( period = 3.006 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.949 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.472 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst9                          ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+----------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                           ; To Clock ;
+-------+--------------+------------+----------+------------------------------+----------+
; N/A   ; None         ; 5.408 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A   ; None         ; 5.148 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A   ; None         ; 4.966 ns   ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A   ; None         ; 4.706 ns   ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A   ; None         ; 4.593 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A   ; None         ; 4.151 ns   ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A   ; None         ; -12.388 ns ; buton    ; debouncing:inst5|inst        ; clk      ;
+-------+--------------+------------+----------+------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+
; N/A   ; None         ; 27.684 ns  ; Selectie_proba:inst1|circuit[1]               ; circuit[1] ; clk        ;
; N/A   ; None         ; 27.364 ns  ; Selectie_proba:inst1|led3                     ; led3       ; clk        ;
; N/A   ; None         ; 27.274 ns  ; Selectie_proba:inst1|circuit[0]               ; circuit[0] ; clk        ;
; N/A   ; None         ; 26.951 ns  ; Selectie_proba:inst1|led2                     ; led2       ; clk        ;
; N/A   ; None         ; 26.949 ns  ; Selectie_proba:inst1|led1                     ; led1       ; clk        ;
; N/A   ; None         ; 22.278 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A      ; clk        ;
; N/A   ; None         ; 22.278 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B      ; clk        ;
; N/A   ; None         ; 21.401 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D      ; clk        ;
; N/A   ; None         ; 21.391 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C      ; clk        ;
; N/A   ; None         ; 16.276 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]       ; clk        ;
; N/A   ; None         ; 16.065 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]       ; clk        ;
; N/A   ; None         ; 16.010 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]      ; clk        ;
; N/A   ; None         ; 15.971 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]      ; clk        ;
; N/A   ; None         ; 13.434 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]       ; clk        ;
; N/A   ; None         ; 13.361 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]       ; clk        ;
; N/A   ; None         ; 13.109 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]       ; clk        ;
; N/A   ; None         ; 13.104 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]       ; clk        ;
; N/A   ; None         ; 11.693 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1   ; senzor_3   ;
; N/A   ; None         ; 11.367 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1   ; senzor_3   ;
; N/A   ; None         ; 11.349 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1   ; senzor_3   ;
; N/A   ; None         ; 11.138 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1   ; senzor_2   ;
; N/A   ; None         ; 11.023 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1   ; senzor_3   ;
; N/A   ; None         ; 10.917 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]       ; clk        ;
; N/A   ; None         ; 10.878 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1   ; senzor_4   ;
; N/A   ; None         ; 10.845 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]       ; clk        ;
; N/A   ; None         ; 10.812 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1   ; senzor_2   ;
; N/A   ; None         ; 10.794 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1   ; senzor_2   ;
; N/A   ; None         ; 10.678 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]       ; clk        ;
; N/A   ; None         ; 10.564 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1   ; senzor_3   ;
; N/A   ; None         ; 10.561 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1   ; senzor_3   ;
; N/A   ; None         ; 10.552 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1   ; senzor_4   ;
; N/A   ; None         ; 10.534 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1   ; senzor_4   ;
; N/A   ; None         ; 10.468 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1   ; senzor_2   ;
; N/A   ; None         ; 10.265 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]       ; clk        ;
; N/A   ; None         ; 10.218 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1   ; senzor_3   ;
; N/A   ; None         ; 10.215 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1   ; senzor_3   ;
; N/A   ; None         ; 10.208 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1   ; senzor_4   ;
; N/A   ; None         ; 10.009 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1   ; senzor_2   ;
; N/A   ; None         ; 10.006 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1   ; senzor_2   ;
; N/A   ; None         ; 9.851 ns   ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2   ; senzor_3   ;
; N/A   ; None         ; 9.749 ns   ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1   ; senzor_4   ;
; N/A   ; None         ; 9.746 ns   ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1   ; senzor_4   ;
; N/A   ; None         ; 9.663 ns   ; Logica_miscare:inst6|stanga                   ; B_IN3_D1   ; senzor_2   ;
; N/A   ; None         ; 9.660 ns   ; Logica_miscare:inst6|stanga                   ; A_IN1_D1   ; senzor_2   ;
; N/A   ; None         ; 9.522 ns   ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2   ; senzor_3   ;
; N/A   ; None         ; 9.514 ns   ; Logica_miscare:inst6|stanga                   ; D_IN4_D2   ; senzor_3   ;
; N/A   ; None         ; 9.511 ns   ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2   ; senzor_3   ;
; N/A   ; None         ; 9.509 ns   ; Logica_miscare:inst6|dreapta                  ; D_IN3_D2   ; senzor_3   ;
; N/A   ; None         ; 9.403 ns   ; Logica_miscare:inst6|stanga                   ; B_IN3_D1   ; senzor_4   ;
; N/A   ; None         ; 9.400 ns   ; Logica_miscare:inst6|stanga                   ; A_IN1_D1   ; senzor_4   ;
; N/A   ; None         ; 9.296 ns   ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2   ; senzor_2   ;
; N/A   ; None         ; 9.184 ns   ; Logica_miscare:inst6|stanga                   ; C_IN1_D2   ; senzor_3   ;
; N/A   ; None         ; 9.174 ns   ; Logica_miscare:inst6|stanga                   ; C_IN2_D2   ; senzor_3   ;
; N/A   ; None         ; 9.171 ns   ; Logica_miscare:inst6|stanga                   ; D_IN3_D2   ; senzor_3   ;
; N/A   ; None         ; 9.036 ns   ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2   ; senzor_4   ;
; N/A   ; None         ; 8.967 ns   ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2   ; senzor_2   ;
; N/A   ; None         ; 8.959 ns   ; Logica_miscare:inst6|stanga                   ; D_IN4_D2   ; senzor_2   ;
; N/A   ; None         ; 8.956 ns   ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2   ; senzor_2   ;
; N/A   ; None         ; 8.954 ns   ; Logica_miscare:inst6|dreapta                  ; D_IN3_D2   ; senzor_2   ;
; N/A   ; None         ; 8.707 ns   ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2   ; senzor_4   ;
; N/A   ; None         ; 8.699 ns   ; Logica_miscare:inst6|stanga                   ; D_IN4_D2   ; senzor_4   ;
; N/A   ; None         ; 8.696 ns   ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2   ; senzor_4   ;
; N/A   ; None         ; 8.694 ns   ; Logica_miscare:inst6|dreapta                  ; D_IN3_D2   ; senzor_4   ;
; N/A   ; None         ; 8.629 ns   ; Logica_miscare:inst6|stanga                   ; C_IN1_D2   ; senzor_2   ;
; N/A   ; None         ; 8.619 ns   ; Logica_miscare:inst6|stanga                   ; C_IN2_D2   ; senzor_2   ;
; N/A   ; None         ; 8.616 ns   ; Logica_miscare:inst6|stanga                   ; D_IN3_D2   ; senzor_2   ;
; N/A   ; None         ; 8.369 ns   ; Logica_miscare:inst6|stanga                   ; C_IN1_D2   ; senzor_4   ;
; N/A   ; None         ; 8.359 ns   ; Logica_miscare:inst6|stanga                   ; C_IN2_D2   ; senzor_4   ;
; N/A   ; None         ; 8.356 ns   ; Logica_miscare:inst6|stanga                   ; D_IN3_D2   ; senzor_4   ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 14.197 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.871 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.523 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.197 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.067 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.064 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 12.955 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 12.629 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 12.393 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 12.390 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 12.249 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 11.920 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 11.909 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 11.907 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 11.826 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 11.823 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 11.680 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 11.351 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 11.340 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 11.338 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.112 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 10.784 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 10.772 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 10.771 ns       ; senzor_3 ; D_IN3_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+----------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                           ; To Clock ;
+---------------+-------------+-----------+----------+------------------------------+----------+
; N/A           ; None        ; 12.654 ns ; buton    ; debouncing:inst5|inst        ; clk      ;
; N/A           ; None        ; -3.206 ns ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A           ; None        ; -3.632 ns ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A           ; None        ; -3.761 ns ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A           ; None        ; -4.021 ns ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A           ; None        ; -4.187 ns ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A           ; None        ; -4.447 ns ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_4 ;
+---------------+-------------+-----------+----------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 17 16:26:55 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB~4" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~2" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
Info: Clock "clk" has Internal fmax of 102.24 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 9.781 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N25; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y8_N25; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -9.016 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.869 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 9; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.119 ns) + CELL(0.370 ns) = 5.106 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 4: + IC(0.382 ns) + CELL(0.370 ns) = 5.858 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.345 ns) + CELL(0.666 ns) = 6.869 ns; Loc. = LCFF_X18_Y8_N25; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.476 ns ( 50.60 % )
            Info: Total interconnect delay = 3.393 ns ( 49.40 % )
        Info: - Longest clock path from clock "clk" to source register is 15.885 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 9; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.062 ns) + CELL(0.970 ns) = 5.649 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(0.491 ns) + CELL(0.624 ns) = 6.764 ns; Loc. = LCCOMB_X18_Y8_N18; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.621 ns) + CELL(0.970 ns) = 8.355 ns; Loc. = LCFF_X19_Y8_N13; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 6: + IC(0.768 ns) + CELL(0.370 ns) = 9.493 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.544 ns) + CELL(0.970 ns) = 11.007 ns; Loc. = LCFF_X17_Y8_N19; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(1.107 ns) + CELL(0.370 ns) = 12.484 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 9: + IC(0.390 ns) + CELL(0.646 ns) = 13.520 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 10: + IC(0.704 ns) + CELL(0.650 ns) = 14.874 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.345 ns) + CELL(0.666 ns) = 15.885 ns; Loc. = LCFF_X18_Y8_N25; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.306 ns ( 52.29 % )
            Info: Total interconnect delay = 7.579 ns ( 47.71 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 8.517 ns)
    Info: + Largest clock skew is 9.016 ns
        Info: + Longest clock path from clock "clk" to destination register is 15.885 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 9; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.062 ns) + CELL(0.970 ns) = 5.649 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(0.491 ns) + CELL(0.624 ns) = 6.764 ns; Loc. = LCCOMB_X18_Y8_N18; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.621 ns) + CELL(0.970 ns) = 8.355 ns; Loc. = LCFF_X19_Y8_N13; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 6: + IC(0.768 ns) + CELL(0.370 ns) = 9.493 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.544 ns) + CELL(0.970 ns) = 11.007 ns; Loc. = LCFF_X17_Y8_N19; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(1.107 ns) + CELL(0.370 ns) = 12.484 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 9: + IC(0.390 ns) + CELL(0.646 ns) = 13.520 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 10: + IC(0.704 ns) + CELL(0.650 ns) = 14.874 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.345 ns) + CELL(0.666 ns) = 15.885 ns; Loc. = LCFF_X18_Y8_N25; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.306 ns ( 52.29 % )
            Info: Total interconnect delay = 7.579 ns ( 47.71 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.869 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 9; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.119 ns) + CELL(0.370 ns) = 5.106 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 4: + IC(0.382 ns) + CELL(0.370 ns) = 5.858 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.345 ns) + CELL(0.666 ns) = 6.869 ns; Loc. = LCFF_X18_Y8_N25; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.476 ns ( 50.60 % )
            Info: Total interconnect delay = 3.393 ns ( 49.40 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N25; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y8_N25; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.408 ns
    Info: + Longest pin to register delay is 7.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'senzor_2'
        Info: 2: + IC(5.714 ns) + CELL(0.651 ns) = 7.310 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 5; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.596 ns ( 21.83 % )
        Info: Total interconnect delay = 5.714 ns ( 78.17 % )
    Info: + Micro setup delay of destination is 0.961 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(0.977 ns) + CELL(0.370 ns) = 2.292 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.863 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 5; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 53.13 % )
        Info: Total interconnect delay = 1.342 ns ( 46.87 % )
Info: tco from clock "clk" to destination pin "circuit[1]" through register "Selectie_proba:inst1|circuit[1]" is 27.684 ns
    Info: + Longest clock path from clock "clk" to source register is 22.885 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 9; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.707 ns) + CELL(0.970 ns) = 5.294 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.392 ns) + CELL(0.970 ns) = 7.656 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.054 ns) + CELL(0.970 ns) = 9.680 ns; Loc. = LCFF_X19_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.697 ns) + CELL(0.970 ns) = 11.347 ns; Loc. = LCFF_X18_Y7_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.698 ns) + CELL(0.970 ns) = 13.015 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.112 ns) + CELL(0.970 ns) = 15.097 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.394 ns) + CELL(0.970 ns) = 16.461 ns; Loc. = LCFF_X18_Y9_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(1.723 ns) + CELL(0.970 ns) = 19.154 ns; Loc. = LCFF_X27_Y9_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.465 ns) + CELL(0.647 ns) = 20.266 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.107 ns) + CELL(0.000 ns) = 21.373 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.846 ns) + CELL(0.666 ns) = 22.885 ns; Loc. = LCFF_X1_Y11_N7; Fanout = 5; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 11.143 ns ( 48.69 % )
        Info: Total interconnect delay = 11.742 ns ( 51.31 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N7; Fanout = 5; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(1.429 ns) + CELL(3.066 ns) = 4.495 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'circuit[1]'
        Info: Total cell delay = 3.066 ns ( 68.21 % )
        Info: Total interconnect delay = 1.429 ns ( 31.79 % )
Info: Longest tpd from source pin "senzor_2" to destination pin "B_IN4_D1" is 14.197 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'senzor_2'
    Info: 2: + IC(5.712 ns) + CELL(0.647 ns) = 7.304 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA~2'
    Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 7.873 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA~4'
    Info: 4: + IC(3.088 ns) + CELL(3.236 ns) = 14.197 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 5.034 ns ( 35.46 % )
    Info: Total interconnect delay = 9.163 ns ( 64.54 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton", clock pin = "clk") is 12.654 ns
    Info: + Longest clock path from clock "clk" to destination register is 18.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 9; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.707 ns) + CELL(0.970 ns) = 5.294 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.392 ns) + CELL(0.970 ns) = 7.656 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.054 ns) + CELL(0.970 ns) = 9.680 ns; Loc. = LCFF_X19_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.697 ns) + CELL(0.970 ns) = 11.347 ns; Loc. = LCFF_X18_Y7_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.698 ns) + CELL(0.970 ns) = 13.015 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.112 ns) + CELL(0.970 ns) = 15.097 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.394 ns) + CELL(0.970 ns) = 16.461 ns; Loc. = LCFF_X18_Y9_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(1.723 ns) + CELL(0.666 ns) = 18.850 ns; Loc. = LCFF_X27_Y9_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 50.54 % )
        Info: Total interconnect delay = 9.324 ns ( 49.46 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton'
        Info: 2: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = IOC_X28_Y9_N0; Fanout = 1; COMB Node = 'buton~0'
        Info: 3: + IC(5.253 ns) + CELL(0.206 ns) = 6.394 ns; Loc. = LCCOMB_X27_Y9_N24; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 6.502 ns; Loc. = LCFF_X27_Y9_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 19.21 % )
        Info: Total interconnect delay = 5.253 ns ( 80.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Wed Apr 17 16:26:57 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


