
FreeRTOSController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
<<<<<<< HEAD
  0 .text         00001598  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000984  20070000  00081598  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000001f0  20070984  00081f1c  00010984  2**2
                  ALLOC
  3 .stack        00002004  20070b74  0008210c  00010984  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010984  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000109ad  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000c738  00000000  00000000  00010a08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002409  00000000  00000000  0001d140  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000b40  00000000  00000000  0001f549  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 00000a70  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  0001821c  00000000  00000000  00020af9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000e6c5  00000000  00000000  00038d15  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0006801f  00000000  00000000  000473da  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001a40  00000000  00000000  000af3fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000052e7  00000000  00000000  000b0e3c  2**0
=======
  0 .text         00003e08  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00083e08  00083e08  0000be08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000099c  20070000  00083e10  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000015c  2007099c  000847ac  0001099c  2**2
                  ALLOC
  4 .stack        00002000  20070af8  00084908  0001099c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0001099c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109c5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a7cc  00000000  00000000  00010a20  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001f65  00000000  00000000  0001b1ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004fbc  00000000  00000000  0001d151  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ac0  00000000  00000000  0002210d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009f8  00000000  00000000  00022bcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000059e6  00000000  00000000  000235c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c862  00000000  00000000  00028fab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00067a98  00000000  00000000  0003580d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002200  00000000  00000000  0009d2a8  2**2
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
<<<<<<< HEAD
   80000:	20072b78 	.word	0x20072b78
   80004:	000809b5 	.word	0x000809b5
   80008:	000809b1 	.word	0x000809b1
   8000c:	000809b1 	.word	0x000809b1
   80010:	000809b1 	.word	0x000809b1
   80014:	000809b1 	.word	0x000809b1
   80018:	000809b1 	.word	0x000809b1
	...
   8002c:	0008027d 	.word	0x0008027d
   80030:	000809b1 	.word	0x000809b1
   80034:	00000000 	.word	0x00000000
   80038:	000802b5 	.word	0x000802b5
   8003c:	000802f1 	.word	0x000802f1
   80040:	000809b1 	.word	0x000809b1
   80044:	000809b1 	.word	0x000809b1
   80048:	000809b1 	.word	0x000809b1
   8004c:	000809b1 	.word	0x000809b1
   80050:	000809b1 	.word	0x000809b1
   80054:	000809b1 	.word	0x000809b1
   80058:	000809b1 	.word	0x000809b1
   8005c:	000809b1 	.word	0x000809b1
   80060:	000809b1 	.word	0x000809b1
   80064:	000809b1 	.word	0x000809b1
   80068:	00000000 	.word	0x00000000
   8006c:	00080821 	.word	0x00080821
   80070:	00080835 	.word	0x00080835
   80074:	00080849 	.word	0x00080849
   80078:	0008085d 	.word	0x0008085d
	...
   80084:	00080bb5 	.word	0x00080bb5
   80088:	000809b1 	.word	0x000809b1
   8008c:	000809b1 	.word	0x000809b1
   80090:	000809b1 	.word	0x000809b1
   80094:	000809b1 	.word	0x000809b1
   80098:	000809b1 	.word	0x000809b1
   8009c:	000809b1 	.word	0x000809b1
   800a0:	000809b1 	.word	0x000809b1
   800a4:	00000000 	.word	0x00000000
   800a8:	000809b1 	.word	0x000809b1
   800ac:	000809b1 	.word	0x000809b1
   800b0:	000809b1 	.word	0x000809b1
   800b4:	000809b1 	.word	0x000809b1
   800b8:	000809b1 	.word	0x000809b1
   800bc:	000809b1 	.word	0x000809b1
   800c0:	000809b1 	.word	0x000809b1
   800c4:	000809b1 	.word	0x000809b1
   800c8:	000809b1 	.word	0x000809b1
   800cc:	000809b1 	.word	0x000809b1
   800d0:	000809b1 	.word	0x000809b1
   800d4:	000809b1 	.word	0x000809b1
   800d8:	000809b1 	.word	0x000809b1
   800dc:	000809b1 	.word	0x000809b1
   800e0:	000809b1 	.word	0x000809b1
   800e4:	000809b1 	.word	0x000809b1
   800e8:	000809b1 	.word	0x000809b1
   800ec:	000809b1 	.word	0x000809b1
   800f0:	000809b1 	.word	0x000809b1
=======
   80000:	20072af8 	.word	0x20072af8
   80004:	000809e1 	.word	0x000809e1
   80008:	000809dd 	.word	0x000809dd
   8000c:	000809dd 	.word	0x000809dd
   80010:	000809dd 	.word	0x000809dd
   80014:	000809dd 	.word	0x000809dd
   80018:	000809dd 	.word	0x000809dd
	...
   8002c:	000802a9 	.word	0x000802a9
   80030:	000809dd 	.word	0x000809dd
   80034:	00000000 	.word	0x00000000
   80038:	000802e1 	.word	0x000802e1
   8003c:	0008031d 	.word	0x0008031d
   80040:	000809dd 	.word	0x000809dd
   80044:	000809dd 	.word	0x000809dd
   80048:	000809dd 	.word	0x000809dd
   8004c:	000809dd 	.word	0x000809dd
   80050:	000809dd 	.word	0x000809dd
   80054:	000809dd 	.word	0x000809dd
   80058:	000809dd 	.word	0x000809dd
   8005c:	000809dd 	.word	0x000809dd
   80060:	000809dd 	.word	0x000809dd
   80064:	000809dd 	.word	0x000809dd
   80068:	00000000 	.word	0x00000000
   8006c:	0008084d 	.word	0x0008084d
   80070:	00080861 	.word	0x00080861
   80074:	00080875 	.word	0x00080875
   80078:	00080889 	.word	0x00080889
	...
   80084:	000809dd 	.word	0x000809dd
   80088:	000809dd 	.word	0x000809dd
   8008c:	000809dd 	.word	0x000809dd
   80090:	000809dd 	.word	0x000809dd
   80094:	000809dd 	.word	0x000809dd
   80098:	000809dd 	.word	0x000809dd
   8009c:	000809dd 	.word	0x000809dd
   800a0:	000809dd 	.word	0x000809dd
   800a4:	00000000 	.word	0x00000000
   800a8:	000809dd 	.word	0x000809dd
   800ac:	000809dd 	.word	0x000809dd
   800b0:	000809dd 	.word	0x000809dd
   800b4:	000809dd 	.word	0x000809dd
   800b8:	000809dd 	.word	0x000809dd
   800bc:	000809dd 	.word	0x000809dd
   800c0:	000809dd 	.word	0x000809dd
   800c4:	000809dd 	.word	0x000809dd
   800c8:	000809dd 	.word	0x000809dd
   800cc:	000809dd 	.word	0x000809dd
   800d0:	000809dd 	.word	0x000809dd
   800d4:	000809dd 	.word	0x000809dd
   800d8:	000809dd 	.word	0x000809dd
   800dc:	000809dd 	.word	0x000809dd
   800e0:	000809dd 	.word	0x000809dd
   800e4:	000809dd 	.word	0x000809dd
   800e8:	000809dd 	.word	0x000809dd
   800ec:	000809dd 	.word	0x000809dd
   800f0:	000809dd 	.word	0x000809dd
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
<<<<<<< HEAD
   8010c:	20070984 	.word	0x20070984
   80110:	00000000 	.word	0x00000000
   80114:	00081598 	.word	0x00081598
=======
   8010c:	2007099c 	.word	0x2007099c
   80110:	00000000 	.word	0x00000000
   80114:	00083e10 	.word	0x00083e10
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
<<<<<<< HEAD
   80138:	00081598 	.word	0x00081598
   8013c:	20070988 	.word	0x20070988
   80140:	00081598 	.word	0x00081598
   80144:	00000000 	.word	0x00000000

00080148 <usart_read>:
=======
   80138:	00083e10 	.word	0x00083e10
   8013c:	200709a0 	.word	0x200709a0
   80140:	00083e10 	.word	0x00083e10
   80144:	00000000 	.word	0x00000000

00080148 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8014c:	460c      	mov	r4, r1
   8014e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80150:	b960      	cbnz	r0, 8016c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80152:	2a00      	cmp	r2, #0
   80154:	dd0e      	ble.n	80174 <_read+0x2c>
   80156:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80158:	4e09      	ldr	r6, [pc, #36]	; (80180 <_read+0x38>)
   8015a:	4d0a      	ldr	r5, [pc, #40]	; (80184 <_read+0x3c>)
   8015c:	6830      	ldr	r0, [r6, #0]
   8015e:	4621      	mov	r1, r4
   80160:	682b      	ldr	r3, [r5, #0]
   80162:	4798      	blx	r3
		ptr++;
   80164:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80166:	42bc      	cmp	r4, r7
   80168:	d1f8      	bne.n	8015c <_read+0x14>
   8016a:	e006      	b.n	8017a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8016c:	f04f 30ff 	mov.w	r0, #4294967295
   80170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80174:	2000      	movs	r0, #0
   80176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8017a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8017c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80180:	20070af0 	.word	0x20070af0
   80184:	20070ae8 	.word	0x20070ae8

00080188 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80188:	6943      	ldr	r3, [r0, #20]
   8018a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8018e:	bf1d      	ittte	ne
   80190:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80194:	61c1      	strne	r1, [r0, #28]
	return 0;
   80196:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80198:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8019a:	4770      	bx	lr

0008019c <usart_read>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
<<<<<<< HEAD
   80148:	6943      	ldr	r3, [r0, #20]
   8014a:	f013 0f01 	tst.w	r3, #1
   8014e:	d005      	beq.n	8015c <usart_read+0x14>
=======
   8019c:	6943      	ldr	r3, [r0, #20]
   8019e:	f013 0f01 	tst.w	r3, #1
   801a2:	d005      	beq.n	801b0 <usart_read+0x14>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
<<<<<<< HEAD
   80150:	6983      	ldr	r3, [r0, #24]
   80152:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80156:	600b      	str	r3, [r1, #0]

	return 0;
   80158:	2000      	movs	r0, #0
   8015a:	4770      	bx	lr
=======
   801a4:	6983      	ldr	r3, [r0, #24]
   801a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
   801aa:	600b      	str	r3, [r1, #0]

	return 0;
   801ac:	2000      	movs	r0, #0
   801ae:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
<<<<<<< HEAD
   8015c:	2001      	movs	r0, #1
=======
   801b0:	2001      	movs	r0, #1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
<<<<<<< HEAD
   8015e:	4770      	bx	lr

00080160 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80164:	b083      	sub	sp, #12
   80166:	4605      	mov	r5, r0
	while (len) {
   80168:	4690      	mov	r8, r2
   8016a:	2a00      	cmp	r2, #0
   8016c:	d047      	beq.n	801fe <usart_serial_read_packet+0x9e>
   8016e:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80170:	4f25      	ldr	r7, [pc, #148]	; (80208 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   80172:	4c26      	ldr	r4, [pc, #152]	; (8020c <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80174:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80220 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80178:	f8df b094 	ldr.w	fp, [pc, #148]	; 80210 <usart_serial_read_packet+0xb0>
   8017c:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80180:	2300      	movs	r3, #0
   80182:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80184:	4b22      	ldr	r3, [pc, #136]	; (80210 <usart_serial_read_packet+0xb0>)
   80186:	429d      	cmp	r5, r3
   80188:	d106      	bne.n	80198 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   8018a:	4658      	mov	r0, fp
   8018c:	4649      	mov	r1, r9
   8018e:	4b21      	ldr	r3, [pc, #132]	; (80214 <usart_serial_read_packet+0xb4>)
   80190:	4798      	blx	r3
   80192:	2800      	cmp	r0, #0
   80194:	d1f9      	bne.n	8018a <usart_serial_read_packet+0x2a>
   80196:	e019      	b.n	801cc <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80198:	4b1f      	ldr	r3, [pc, #124]	; (80218 <usart_serial_read_packet+0xb8>)
   8019a:	429d      	cmp	r5, r3
   8019c:	d109      	bne.n	801b2 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8019e:	4699      	mov	r9, r3
   801a0:	4648      	mov	r0, r9
   801a2:	a901      	add	r1, sp, #4
   801a4:	47a0      	blx	r4
   801a6:	2800      	cmp	r0, #0
   801a8:	d1fa      	bne.n	801a0 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   801aa:	9b01      	ldr	r3, [sp, #4]
   801ac:	f806 3c01 	strb.w	r3, [r6, #-1]
   801b0:	e017      	b.n	801e2 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   801b2:	4b1a      	ldr	r3, [pc, #104]	; (8021c <usart_serial_read_packet+0xbc>)
   801b4:	429d      	cmp	r5, r3
   801b6:	d109      	bne.n	801cc <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   801b8:	4699      	mov	r9, r3
   801ba:	4648      	mov	r0, r9
   801bc:	a901      	add	r1, sp, #4
   801be:	47a0      	blx	r4
   801c0:	2800      	cmp	r0, #0
   801c2:	d1fa      	bne.n	801ba <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   801c4:	9b01      	ldr	r3, [sp, #4]
   801c6:	f806 3c01 	strb.w	r3, [r6, #-1]
   801ca:	e014      	b.n	801f6 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801cc:	4555      	cmp	r5, sl
   801ce:	d108      	bne.n	801e2 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   801d0:	4650      	mov	r0, sl
   801d2:	a901      	add	r1, sp, #4
   801d4:	47a0      	blx	r4
   801d6:	2800      	cmp	r0, #0
   801d8:	d1fa      	bne.n	801d0 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   801da:	9b01      	ldr	r3, [sp, #4]
   801dc:	f806 3c01 	strb.w	r3, [r6, #-1]
   801e0:	e009      	b.n	801f6 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801e2:	42bd      	cmp	r5, r7
   801e4:	d107      	bne.n	801f6 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   801e6:	4638      	mov	r0, r7
   801e8:	a901      	add	r1, sp, #4
   801ea:	47a0      	blx	r4
   801ec:	2800      	cmp	r0, #0
   801ee:	d1fa      	bne.n	801e6 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   801f0:	9b01      	ldr	r3, [sp, #4]
   801f2:	f806 3c01 	strb.w	r3, [r6, #-1]
   801f6:	3601      	adds	r6, #1
   801f8:	f1b8 0801 	subs.w	r8, r8, #1
   801fc:	d1be      	bne.n	8017c <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   801fe:	2000      	movs	r0, #0
   80200:	b003      	add	sp, #12
   80202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80206:	bf00      	nop
   80208:	400a4000 	.word	0x400a4000
   8020c:	00080149 	.word	0x00080149
   80210:	400e0800 	.word	0x400e0800
   80214:	00080225 	.word	0x00080225
   80218:	40098000 	.word	0x40098000
   8021c:	4009c000 	.word	0x4009c000
   80220:	400a0000 	.word	0x400a0000

00080224 <uart_read>:
=======
   801b2:	4770      	bx	lr

000801b4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   801b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   801b8:	460e      	mov	r6, r1
   801ba:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   801bc:	3801      	subs	r0, #1
   801be:	2802      	cmp	r0, #2
   801c0:	d80f      	bhi.n	801e2 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   801c2:	b192      	cbz	r2, 801ea <_write+0x36>
   801c4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   801c6:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80204 <_write+0x50>
   801ca:	4f0d      	ldr	r7, [pc, #52]	; (80200 <_write+0x4c>)
   801cc:	f8d8 0000 	ldr.w	r0, [r8]
   801d0:	5d31      	ldrb	r1, [r6, r4]
   801d2:	683b      	ldr	r3, [r7, #0]
   801d4:	4798      	blx	r3
   801d6:	2800      	cmp	r0, #0
   801d8:	db0a      	blt.n	801f0 <_write+0x3c>
			return -1;
		}
		++nChars;
   801da:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   801dc:	42a5      	cmp	r5, r4
   801de:	d1f5      	bne.n	801cc <_write+0x18>
   801e0:	e00a      	b.n	801f8 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   801e2:	f04f 30ff 	mov.w	r0, #4294967295
   801e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   801ea:	2000      	movs	r0, #0
   801ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   801f0:	f04f 30ff 	mov.w	r0, #4294967295
   801f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   801f8:	4620      	mov	r0, r4
	}
	return nChars;
}
   801fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   801fe:	bf00      	nop
   80200:	20070aec 	.word	0x20070aec
   80204:	20070af0 	.word	0x20070af0

00080208 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80208:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8020a:	23ac      	movs	r3, #172	; 0xac
   8020c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8020e:	680a      	ldr	r2, [r1, #0]
   80210:	684b      	ldr	r3, [r1, #4]
   80212:	fbb2 f3f3 	udiv	r3, r2, r3
   80216:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80218:	1e5c      	subs	r4, r3, #1
   8021a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8021e:	4294      	cmp	r4, r2
   80220:	d80a      	bhi.n	80238 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80222:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80224:	688b      	ldr	r3, [r1, #8]
   80226:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80228:	f240 2302 	movw	r3, #514	; 0x202
   8022c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80230:	2350      	movs	r3, #80	; 0x50
   80232:	6003      	str	r3, [r0, #0]

	return 0;
   80234:	2000      	movs	r0, #0
   80236:	e000      	b.n	8023a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80238:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   8023a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8023e:	4770      	bx	lr

00080240 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80240:	6943      	ldr	r3, [r0, #20]
   80242:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80246:	bf1a      	itte	ne
   80248:	61c1      	strne	r1, [r0, #28]
	return 0;
   8024a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   8024c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8024e:	4770      	bx	lr

00080250 <uart_read>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
<<<<<<< HEAD
   80224:	6943      	ldr	r3, [r0, #20]
   80226:	f013 0f01 	tst.w	r3, #1
=======
   80250:	6943      	ldr	r3, [r0, #20]
   80252:	f013 0f01 	tst.w	r3, #1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
<<<<<<< HEAD
   8022a:	bf1d      	ittte	ne
   8022c:	6983      	ldrne	r3, [r0, #24]
   8022e:	700b      	strbne	r3, [r1, #0]
	return 0;
   80230:	2000      	movne	r0, #0
=======
   80256:	bf1d      	ittte	ne
   80258:	6983      	ldrne	r3, [r0, #24]
   8025a:	700b      	strbne	r3, [r1, #0]
	return 0;
   8025c:	2000      	movne	r0, #0
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
<<<<<<< HEAD
   80232:	2001      	moveq	r0, #1
=======
   8025e:	2001      	moveq	r0, #1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
<<<<<<< HEAD
   80234:	4770      	bx	lr
   80236:	bf00      	nop

00080238 <vListInsertEnd>:
=======
   80260:	4770      	bx	lr
   80262:	bf00      	nop

00080264 <vListInsertEnd>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
<<<<<<< HEAD
   80238:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8023a:	685a      	ldr	r2, [r3, #4]
   8023c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   8023e:	6842      	ldr	r2, [r0, #4]
   80240:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80242:	685a      	ldr	r2, [r3, #4]
   80244:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80246:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80248:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8024a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8024c:	6803      	ldr	r3, [r0, #0]
   8024e:	3301      	adds	r3, #1
   80250:	6003      	str	r3, [r0, #0]
   80252:	4770      	bx	lr

00080254 <uxListRemove>:
=======
   80264:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80266:	685a      	ldr	r2, [r3, #4]
   80268:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   8026a:	6842      	ldr	r2, [r0, #4]
   8026c:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8026e:	685a      	ldr	r2, [r3, #4]
   80270:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80272:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80274:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80276:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80278:	6803      	ldr	r3, [r0, #0]
   8027a:	3301      	adds	r3, #1
   8027c:	6003      	str	r3, [r0, #0]
   8027e:	4770      	bx	lr

00080280 <uxListRemove>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
<<<<<<< HEAD
   80254:	6843      	ldr	r3, [r0, #4]
   80256:	6882      	ldr	r2, [r0, #8]
   80258:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8025a:	6883      	ldr	r3, [r0, #8]
   8025c:	6842      	ldr	r2, [r0, #4]
   8025e:	605a      	str	r2, [r3, #4]
=======
   80280:	6843      	ldr	r3, [r0, #4]
   80282:	6882      	ldr	r2, [r0, #8]
   80284:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80286:	6883      	ldr	r3, [r0, #8]
   80288:	6842      	ldr	r2, [r0, #4]
   8028a:	605a      	str	r2, [r3, #4]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
<<<<<<< HEAD
   80260:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80262:	685a      	ldr	r2, [r3, #4]
   80264:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80266:	bf04      	itt	eq
   80268:	6882      	ldreq	r2, [r0, #8]
   8026a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   8026c:	2200      	movs	r2, #0
   8026e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80270:	681a      	ldr	r2, [r3, #0]
   80272:	3a01      	subs	r2, #1
   80274:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80276:	6818      	ldr	r0, [r3, #0]
}
   80278:	4770      	bx	lr
   8027a:	bf00      	nop

0008027c <SVC_Handler>:
=======
   8028c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8028e:	685a      	ldr	r2, [r3, #4]
   80290:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80292:	bf04      	itt	eq
   80294:	6882      	ldreq	r2, [r0, #8]
   80296:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80298:	2200      	movs	r2, #0
   8029a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   8029c:	681a      	ldr	r2, [r3, #0]
   8029e:	3a01      	subs	r2, #1
   802a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   802a2:	6818      	ldr	r0, [r3, #0]
}
   802a4:	4770      	bx	lr
   802a6:	bf00      	nop

000802a8 <SVC_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
<<<<<<< HEAD
   8027c:	4b06      	ldr	r3, [pc, #24]	; (80298 <pxCurrentTCBConst2>)
   8027e:	6819      	ldr	r1, [r3, #0]
   80280:	6808      	ldr	r0, [r1, #0]
   80282:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80286:	f380 8809 	msr	PSP, r0
   8028a:	f04f 0000 	mov.w	r0, #0
   8028e:	f380 8811 	msr	BASEPRI, r0
   80292:	f04e 0e0d 	orr.w	lr, lr, #13
   80296:	4770      	bx	lr

00080298 <pxCurrentTCBConst2>:
   80298:	20070a14 	.word	0x20070a14

0008029c <ulPortSetInterruptMask>:
=======
   802a8:	4b06      	ldr	r3, [pc, #24]	; (802c4 <pxCurrentTCBConst2>)
   802aa:	6819      	ldr	r1, [r3, #0]
   802ac:	6808      	ldr	r0, [r1, #0]
   802ae:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   802b2:	f380 8809 	msr	PSP, r0
   802b6:	f04f 0000 	mov.w	r0, #0
   802ba:	f380 8811 	msr	BASEPRI, r0
   802be:	f04e 0e0d 	orr.w	lr, lr, #13
   802c2:	4770      	bx	lr

000802c4 <pxCurrentTCBConst2>:
   802c4:	20070a2c 	.word	0x20070a2c

000802c8 <ulPortSetInterruptMask>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
<<<<<<< HEAD
   8029c:	f3ef 8011 	mrs	r0, BASEPRI
   802a0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   802a4:	f381 8811 	msr	BASEPRI, r1
   802a8:	4770      	bx	lr
=======
   802c8:	f3ef 8011 	mrs	r0, BASEPRI
   802cc:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   802d0:	f381 8811 	msr	BASEPRI, r1
   802d4:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
<<<<<<< HEAD
   802aa:	2000      	movs	r0, #0

000802ac <vPortClearInterruptMask>:
=======
   802d6:	2000      	movs	r0, #0

000802d8 <vPortClearInterruptMask>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
<<<<<<< HEAD
   802ac:	f380 8811 	msr	BASEPRI, r0
   802b0:	4770      	bx	lr
   802b2:	bf00      	nop

000802b4 <PendSV_Handler>:
=======
   802d8:	f380 8811 	msr	BASEPRI, r0
   802dc:	4770      	bx	lr
   802de:	bf00      	nop

000802e0 <PendSV_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
<<<<<<< HEAD
   802b4:	f3ef 8009 	mrs	r0, PSP
   802b8:	4b0c      	ldr	r3, [pc, #48]	; (802ec <pxCurrentTCBConst>)
   802ba:	681a      	ldr	r2, [r3, #0]
   802bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   802c0:	6010      	str	r0, [r2, #0]
   802c2:	e92d 4008 	stmdb	sp!, {r3, lr}
   802c6:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   802ca:	f380 8811 	msr	BASEPRI, r0
   802ce:	f000 f8b5 	bl	8043c <vTaskSwitchContext>
   802d2:	f04f 0000 	mov.w	r0, #0
   802d6:	f380 8811 	msr	BASEPRI, r0
   802da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   802de:	6819      	ldr	r1, [r3, #0]
   802e0:	6808      	ldr	r0, [r1, #0]
   802e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   802e6:	f380 8809 	msr	PSP, r0
   802ea:	4770      	bx	lr

000802ec <pxCurrentTCBConst>:
   802ec:	20070a14 	.word	0x20070a14

000802f0 <SysTick_Handler>:
=======
   802e0:	f3ef 8009 	mrs	r0, PSP
   802e4:	4b0c      	ldr	r3, [pc, #48]	; (80318 <pxCurrentTCBConst>)
   802e6:	681a      	ldr	r2, [r3, #0]
   802e8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   802ec:	6010      	str	r0, [r2, #0]
   802ee:	e92d 4008 	stmdb	sp!, {r3, lr}
   802f2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   802f6:	f380 8811 	msr	BASEPRI, r0
   802fa:	f000 f8b5 	bl	80468 <vTaskSwitchContext>
   802fe:	f04f 0000 	mov.w	r0, #0
   80302:	f380 8811 	msr	BASEPRI, r0
   80306:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8030a:	6819      	ldr	r1, [r3, #0]
   8030c:	6808      	ldr	r0, [r1, #0]
   8030e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80312:	f380 8809 	msr	PSP, r0
   80316:	4770      	bx	lr

00080318 <pxCurrentTCBConst>:
   80318:	20070a2c 	.word	0x20070a2c

0008031c <SysTick_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
<<<<<<< HEAD
   802f0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   802f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   802f6:	4b05      	ldr	r3, [pc, #20]	; (8030c <SysTick_Handler+0x1c>)
   802f8:	601a      	str	r2, [r3, #0]
=======
   8031c:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8031e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80322:	4b05      	ldr	r3, [pc, #20]	; (80338 <SysTick_Handler+0x1c>)
   80324:	601a      	str	r2, [r3, #0]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
<<<<<<< HEAD
   802fa:	4b05      	ldr	r3, [pc, #20]	; (80310 <SysTick_Handler+0x20>)
   802fc:	4798      	blx	r3
	{
		vTaskIncrementTick();
   802fe:	4b05      	ldr	r3, [pc, #20]	; (80314 <SysTick_Handler+0x24>)
   80300:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80302:	2000      	movs	r0, #0
   80304:	4b04      	ldr	r3, [pc, #16]	; (80318 <SysTick_Handler+0x28>)
   80306:	4798      	blx	r3
   80308:	bd08      	pop	{r3, pc}
   8030a:	bf00      	nop
   8030c:	e000ed04 	.word	0xe000ed04
   80310:	0008029d 	.word	0x0008029d
   80314:	0008031d 	.word	0x0008031d
   80318:	000802ad 	.word	0x000802ad

0008031c <vTaskIncrementTick>:
=======
   80326:	4b05      	ldr	r3, [pc, #20]	; (8033c <SysTick_Handler+0x20>)
   80328:	4798      	blx	r3
	{
		vTaskIncrementTick();
   8032a:	4b05      	ldr	r3, [pc, #20]	; (80340 <SysTick_Handler+0x24>)
   8032c:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8032e:	2000      	movs	r0, #0
   80330:	4b04      	ldr	r3, [pc, #16]	; (80344 <SysTick_Handler+0x28>)
   80332:	4798      	blx	r3
   80334:	bd08      	pop	{r3, pc}
   80336:	bf00      	nop
   80338:	e000ed04 	.word	0xe000ed04
   8033c:	000802c9 	.word	0x000802c9
   80340:	00080349 	.word	0x00080349
   80344:	000802d9 	.word	0x000802d9

00080348 <vTaskIncrementTick>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
<<<<<<< HEAD
   8031c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
=======
   80348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
<<<<<<< HEAD
   80320:	4b3a      	ldr	r3, [pc, #232]	; (8040c <vTaskIncrementTick+0xf0>)
   80322:	681b      	ldr	r3, [r3, #0]
   80324:	2b00      	cmp	r3, #0
   80326:	d16b      	bne.n	80400 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   80328:	4b39      	ldr	r3, [pc, #228]	; (80410 <vTaskIncrementTick+0xf4>)
   8032a:	681a      	ldr	r2, [r3, #0]
   8032c:	3201      	adds	r2, #1
   8032e:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80330:	681b      	ldr	r3, [r3, #0]
   80332:	bb03      	cbnz	r3, 80376 <vTaskIncrementTick+0x5a>
=======
   8034c:	4b3a      	ldr	r3, [pc, #232]	; (80438 <vTaskIncrementTick+0xf0>)
   8034e:	681b      	ldr	r3, [r3, #0]
   80350:	2b00      	cmp	r3, #0
   80352:	d16b      	bne.n	8042c <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   80354:	4b39      	ldr	r3, [pc, #228]	; (8043c <vTaskIncrementTick+0xf4>)
   80356:	681a      	ldr	r2, [r3, #0]
   80358:	3201      	adds	r2, #1
   8035a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8035c:	681b      	ldr	r3, [r3, #0]
   8035e:	bb03      	cbnz	r3, 803a2 <vTaskIncrementTick+0x5a>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
<<<<<<< HEAD
   80334:	4b37      	ldr	r3, [pc, #220]	; (80414 <vTaskIncrementTick+0xf8>)
   80336:	681b      	ldr	r3, [r3, #0]
   80338:	681b      	ldr	r3, [r3, #0]
   8033a:	b11b      	cbz	r3, 80344 <vTaskIncrementTick+0x28>
   8033c:	4b36      	ldr	r3, [pc, #216]	; (80418 <vTaskIncrementTick+0xfc>)
   8033e:	4798      	blx	r3
   80340:	bf00      	nop
   80342:	e7fd      	b.n	80340 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   80344:	4b33      	ldr	r3, [pc, #204]	; (80414 <vTaskIncrementTick+0xf8>)
   80346:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80348:	4a34      	ldr	r2, [pc, #208]	; (8041c <vTaskIncrementTick+0x100>)
   8034a:	6810      	ldr	r0, [r2, #0]
   8034c:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   8034e:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80350:	4a33      	ldr	r2, [pc, #204]	; (80420 <vTaskIncrementTick+0x104>)
   80352:	6811      	ldr	r1, [r2, #0]
   80354:	3101      	adds	r1, #1
   80356:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80358:	681b      	ldr	r3, [r3, #0]
   8035a:	681b      	ldr	r3, [r3, #0]
   8035c:	b923      	cbnz	r3, 80368 <vTaskIncrementTick+0x4c>
=======
   80360:	4b37      	ldr	r3, [pc, #220]	; (80440 <vTaskIncrementTick+0xf8>)
   80362:	681b      	ldr	r3, [r3, #0]
   80364:	681b      	ldr	r3, [r3, #0]
   80366:	b11b      	cbz	r3, 80370 <vTaskIncrementTick+0x28>
   80368:	4b36      	ldr	r3, [pc, #216]	; (80444 <vTaskIncrementTick+0xfc>)
   8036a:	4798      	blx	r3
   8036c:	bf00      	nop
   8036e:	e7fd      	b.n	8036c <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   80370:	4b33      	ldr	r3, [pc, #204]	; (80440 <vTaskIncrementTick+0xf8>)
   80372:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80374:	4a34      	ldr	r2, [pc, #208]	; (80448 <vTaskIncrementTick+0x100>)
   80376:	6810      	ldr	r0, [r2, #0]
   80378:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   8037a:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   8037c:	4a33      	ldr	r2, [pc, #204]	; (8044c <vTaskIncrementTick+0x104>)
   8037e:	6811      	ldr	r1, [r2, #0]
   80380:	3101      	adds	r1, #1
   80382:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80384:	681b      	ldr	r3, [r3, #0]
   80386:	681b      	ldr	r3, [r3, #0]
   80388:	b923      	cbnz	r3, 80394 <vTaskIncrementTick+0x4c>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
<<<<<<< HEAD
   8035e:	f04f 32ff 	mov.w	r2, #4294967295
   80362:	4b30      	ldr	r3, [pc, #192]	; (80424 <vTaskIncrementTick+0x108>)
   80364:	601a      	str	r2, [r3, #0]
   80366:	e006      	b.n	80376 <vTaskIncrementTick+0x5a>
=======
   8038a:	f04f 32ff 	mov.w	r2, #4294967295
   8038e:	4b30      	ldr	r3, [pc, #192]	; (80450 <vTaskIncrementTick+0x108>)
   80390:	601a      	str	r2, [r3, #0]
   80392:	e006      	b.n	803a2 <vTaskIncrementTick+0x5a>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
<<<<<<< HEAD
   80368:	4b2a      	ldr	r3, [pc, #168]	; (80414 <vTaskIncrementTick+0xf8>)
   8036a:	681b      	ldr	r3, [r3, #0]
   8036c:	68db      	ldr	r3, [r3, #12]
   8036e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80370:	685a      	ldr	r2, [r3, #4]
   80372:	4b2c      	ldr	r3, [pc, #176]	; (80424 <vTaskIncrementTick+0x108>)
   80374:	601a      	str	r2, [r3, #0]
=======
   80394:	4b2a      	ldr	r3, [pc, #168]	; (80440 <vTaskIncrementTick+0xf8>)
   80396:	681b      	ldr	r3, [r3, #0]
   80398:	68db      	ldr	r3, [r3, #12]
   8039a:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   8039c:	685a      	ldr	r2, [r3, #4]
   8039e:	4b2c      	ldr	r3, [pc, #176]	; (80450 <vTaskIncrementTick+0x108>)
   803a0:	601a      	str	r2, [r3, #0]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
<<<<<<< HEAD
   80376:	4b26      	ldr	r3, [pc, #152]	; (80410 <vTaskIncrementTick+0xf4>)
   80378:	681a      	ldr	r2, [r3, #0]
   8037a:	4b2a      	ldr	r3, [pc, #168]	; (80424 <vTaskIncrementTick+0x108>)
   8037c:	681b      	ldr	r3, [r3, #0]
   8037e:	429a      	cmp	r2, r3
   80380:	d342      	bcc.n	80408 <vTaskIncrementTick+0xec>
   80382:	4b24      	ldr	r3, [pc, #144]	; (80414 <vTaskIncrementTick+0xf8>)
   80384:	681b      	ldr	r3, [r3, #0]
   80386:	681b      	ldr	r3, [r3, #0]
   80388:	b14b      	cbz	r3, 8039e <vTaskIncrementTick+0x82>
   8038a:	4b22      	ldr	r3, [pc, #136]	; (80414 <vTaskIncrementTick+0xf8>)
   8038c:	681b      	ldr	r3, [r3, #0]
   8038e:	68db      	ldr	r3, [r3, #12]
   80390:	68dc      	ldr	r4, [r3, #12]
   80392:	6863      	ldr	r3, [r4, #4]
   80394:	4a1e      	ldr	r2, [pc, #120]	; (80410 <vTaskIncrementTick+0xf4>)
   80396:	6812      	ldr	r2, [r2, #0]
   80398:	4293      	cmp	r3, r2
   8039a:	d913      	bls.n	803c4 <vTaskIncrementTick+0xa8>
   8039c:	e00e      	b.n	803bc <vTaskIncrementTick+0xa0>
   8039e:	f04f 32ff 	mov.w	r2, #4294967295
   803a2:	4b20      	ldr	r3, [pc, #128]	; (80424 <vTaskIncrementTick+0x108>)
   803a4:	601a      	str	r2, [r3, #0]
   803a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803aa:	4b1a      	ldr	r3, [pc, #104]	; (80414 <vTaskIncrementTick+0xf8>)
   803ac:	681b      	ldr	r3, [r3, #0]
   803ae:	68db      	ldr	r3, [r3, #12]
   803b0:	68dc      	ldr	r4, [r3, #12]
   803b2:	6863      	ldr	r3, [r4, #4]
   803b4:	4a16      	ldr	r2, [pc, #88]	; (80410 <vTaskIncrementTick+0xf4>)
   803b6:	6812      	ldr	r2, [r2, #0]
   803b8:	4293      	cmp	r3, r2
   803ba:	d907      	bls.n	803cc <vTaskIncrementTick+0xb0>
   803bc:	4a19      	ldr	r2, [pc, #100]	; (80424 <vTaskIncrementTick+0x108>)
   803be:	6013      	str	r3, [r2, #0]
   803c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803c4:	4e18      	ldr	r6, [pc, #96]	; (80428 <vTaskIncrementTick+0x10c>)
   803c6:	4f19      	ldr	r7, [pc, #100]	; (8042c <vTaskIncrementTick+0x110>)
   803c8:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80438 <vTaskIncrementTick+0x11c>
   803cc:	1d25      	adds	r5, r4, #4
   803ce:	4628      	mov	r0, r5
   803d0:	47b0      	blx	r6
   803d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   803d4:	b113      	cbz	r3, 803dc <vTaskIncrementTick+0xc0>
   803d6:	f104 0018 	add.w	r0, r4, #24
   803da:	47b0      	blx	r6
   803dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   803de:	683a      	ldr	r2, [r7, #0]
   803e0:	4293      	cmp	r3, r2
   803e2:	bf88      	it	hi
   803e4:	603b      	strhi	r3, [r7, #0]
   803e6:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   803ea:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   803ee:	4629      	mov	r1, r5
   803f0:	4b0f      	ldr	r3, [pc, #60]	; (80430 <vTaskIncrementTick+0x114>)
   803f2:	4798      	blx	r3
   803f4:	4b07      	ldr	r3, [pc, #28]	; (80414 <vTaskIncrementTick+0xf8>)
   803f6:	681b      	ldr	r3, [r3, #0]
   803f8:	681b      	ldr	r3, [r3, #0]
   803fa:	2b00      	cmp	r3, #0
   803fc:	d1d5      	bne.n	803aa <vTaskIncrementTick+0x8e>
   803fe:	e7ce      	b.n	8039e <vTaskIncrementTick+0x82>
=======
   803a2:	4b26      	ldr	r3, [pc, #152]	; (8043c <vTaskIncrementTick+0xf4>)
   803a4:	681a      	ldr	r2, [r3, #0]
   803a6:	4b2a      	ldr	r3, [pc, #168]	; (80450 <vTaskIncrementTick+0x108>)
   803a8:	681b      	ldr	r3, [r3, #0]
   803aa:	429a      	cmp	r2, r3
   803ac:	d342      	bcc.n	80434 <vTaskIncrementTick+0xec>
   803ae:	4b24      	ldr	r3, [pc, #144]	; (80440 <vTaskIncrementTick+0xf8>)
   803b0:	681b      	ldr	r3, [r3, #0]
   803b2:	681b      	ldr	r3, [r3, #0]
   803b4:	b14b      	cbz	r3, 803ca <vTaskIncrementTick+0x82>
   803b6:	4b22      	ldr	r3, [pc, #136]	; (80440 <vTaskIncrementTick+0xf8>)
   803b8:	681b      	ldr	r3, [r3, #0]
   803ba:	68db      	ldr	r3, [r3, #12]
   803bc:	68dc      	ldr	r4, [r3, #12]
   803be:	6863      	ldr	r3, [r4, #4]
   803c0:	4a1e      	ldr	r2, [pc, #120]	; (8043c <vTaskIncrementTick+0xf4>)
   803c2:	6812      	ldr	r2, [r2, #0]
   803c4:	4293      	cmp	r3, r2
   803c6:	d913      	bls.n	803f0 <vTaskIncrementTick+0xa8>
   803c8:	e00e      	b.n	803e8 <vTaskIncrementTick+0xa0>
   803ca:	f04f 32ff 	mov.w	r2, #4294967295
   803ce:	4b20      	ldr	r3, [pc, #128]	; (80450 <vTaskIncrementTick+0x108>)
   803d0:	601a      	str	r2, [r3, #0]
   803d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803d6:	4b1a      	ldr	r3, [pc, #104]	; (80440 <vTaskIncrementTick+0xf8>)
   803d8:	681b      	ldr	r3, [r3, #0]
   803da:	68db      	ldr	r3, [r3, #12]
   803dc:	68dc      	ldr	r4, [r3, #12]
   803de:	6863      	ldr	r3, [r4, #4]
   803e0:	4a16      	ldr	r2, [pc, #88]	; (8043c <vTaskIncrementTick+0xf4>)
   803e2:	6812      	ldr	r2, [r2, #0]
   803e4:	4293      	cmp	r3, r2
   803e6:	d907      	bls.n	803f8 <vTaskIncrementTick+0xb0>
   803e8:	4a19      	ldr	r2, [pc, #100]	; (80450 <vTaskIncrementTick+0x108>)
   803ea:	6013      	str	r3, [r2, #0]
   803ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803f0:	4e18      	ldr	r6, [pc, #96]	; (80454 <vTaskIncrementTick+0x10c>)
   803f2:	4f19      	ldr	r7, [pc, #100]	; (80458 <vTaskIncrementTick+0x110>)
   803f4:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80464 <vTaskIncrementTick+0x11c>
   803f8:	1d25      	adds	r5, r4, #4
   803fa:	4628      	mov	r0, r5
   803fc:	47b0      	blx	r6
   803fe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80400:	b113      	cbz	r3, 80408 <vTaskIncrementTick+0xc0>
   80402:	f104 0018 	add.w	r0, r4, #24
   80406:	47b0      	blx	r6
   80408:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8040a:	683a      	ldr	r2, [r7, #0]
   8040c:	4293      	cmp	r3, r2
   8040e:	bf88      	it	hi
   80410:	603b      	strhi	r3, [r7, #0]
   80412:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   80416:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   8041a:	4629      	mov	r1, r5
   8041c:	4b0f      	ldr	r3, [pc, #60]	; (8045c <vTaskIncrementTick+0x114>)
   8041e:	4798      	blx	r3
   80420:	4b07      	ldr	r3, [pc, #28]	; (80440 <vTaskIncrementTick+0xf8>)
   80422:	681b      	ldr	r3, [r3, #0]
   80424:	681b      	ldr	r3, [r3, #0]
   80426:	2b00      	cmp	r3, #0
   80428:	d1d5      	bne.n	803d6 <vTaskIncrementTick+0x8e>
   8042a:	e7ce      	b.n	803ca <vTaskIncrementTick+0x82>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	}
	else
	{
		++uxMissedTicks;
<<<<<<< HEAD
   80400:	4b0c      	ldr	r3, [pc, #48]	; (80434 <vTaskIncrementTick+0x118>)
   80402:	681a      	ldr	r2, [r3, #0]
   80404:	3201      	adds	r2, #1
   80406:	601a      	str	r2, [r3, #0]
   80408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8040c:	20070a10 	.word	0x20070a10
   80410:	20070a1c 	.word	0x20070a1c
   80414:	200709a4 	.word	0x200709a4
   80418:	0008029d 	.word	0x0008029d
   8041c:	20070a20 	.word	0x20070a20
   80420:	20070a18 	.word	0x20070a18
   80424:	20070138 	.word	0x20070138
   80428:	00080255 	.word	0x00080255
   8042c:	200709a8 	.word	0x200709a8
   80430:	00080239 	.word	0x00080239
   80434:	200709a0 	.word	0x200709a0
   80438:	200709ac 	.word	0x200709ac

0008043c <vTaskSwitchContext>:
=======
   8042c:	4b0c      	ldr	r3, [pc, #48]	; (80460 <vTaskIncrementTick+0x118>)
   8042e:	681a      	ldr	r2, [r3, #0]
   80430:	3201      	adds	r2, #1
   80432:	601a      	str	r2, [r3, #0]
   80434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80438:	20070a28 	.word	0x20070a28
   8043c:	20070a34 	.word	0x20070a34
   80440:	200709bc 	.word	0x200709bc
   80444:	000802c9 	.word	0x000802c9
   80448:	20070a38 	.word	0x20070a38
   8044c:	20070a30 	.word	0x20070a30
   80450:	2007012c 	.word	0x2007012c
   80454:	00080281 	.word	0x00080281
   80458:	200709c0 	.word	0x200709c0
   8045c:	00080265 	.word	0x00080265
   80460:	200709b8 	.word	0x200709b8
   80464:	200709c4 	.word	0x200709c4

00080468 <vTaskSwitchContext>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
<<<<<<< HEAD
   8043c:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   8043e:	4b1d      	ldr	r3, [pc, #116]	; (804b4 <vTaskSwitchContext+0x78>)
   80440:	681b      	ldr	r3, [r3, #0]
   80442:	b95b      	cbnz	r3, 8045c <vTaskSwitchContext+0x20>
=======
   80468:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   8046a:	4b1d      	ldr	r3, [pc, #116]	; (804e0 <vTaskSwitchContext+0x78>)
   8046c:	681b      	ldr	r3, [r3, #0]
   8046e:	b95b      	cbnz	r3, 80488 <vTaskSwitchContext+0x20>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
<<<<<<< HEAD
   80444:	4b1c      	ldr	r3, [pc, #112]	; (804b8 <vTaskSwitchContext+0x7c>)
   80446:	681b      	ldr	r3, [r3, #0]
   80448:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8044c:	009b      	lsls	r3, r3, #2
   8044e:	4a1b      	ldr	r2, [pc, #108]	; (804bc <vTaskSwitchContext+0x80>)
   80450:	58d3      	ldr	r3, [r2, r3]
   80452:	b9cb      	cbnz	r3, 80488 <vTaskSwitchContext+0x4c>
   80454:	4b18      	ldr	r3, [pc, #96]	; (804b8 <vTaskSwitchContext+0x7c>)
   80456:	681b      	ldr	r3, [r3, #0]
   80458:	b953      	cbnz	r3, 80470 <vTaskSwitchContext+0x34>
   8045a:	e005      	b.n	80468 <vTaskSwitchContext+0x2c>
=======
   80470:	4b1c      	ldr	r3, [pc, #112]	; (804e4 <vTaskSwitchContext+0x7c>)
   80472:	681b      	ldr	r3, [r3, #0]
   80474:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80478:	009b      	lsls	r3, r3, #2
   8047a:	4a1b      	ldr	r2, [pc, #108]	; (804e8 <vTaskSwitchContext+0x80>)
   8047c:	58d3      	ldr	r3, [r2, r3]
   8047e:	b9cb      	cbnz	r3, 804b4 <vTaskSwitchContext+0x4c>
   80480:	4b18      	ldr	r3, [pc, #96]	; (804e4 <vTaskSwitchContext+0x7c>)
   80482:	681b      	ldr	r3, [r3, #0]
   80484:	b953      	cbnz	r3, 8049c <vTaskSwitchContext+0x34>
   80486:	e005      	b.n	80494 <vTaskSwitchContext+0x2c>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
<<<<<<< HEAD
   8045c:	2201      	movs	r2, #1
   8045e:	4b18      	ldr	r3, [pc, #96]	; (804c0 <vTaskSwitchContext+0x84>)
   80460:	601a      	str	r2, [r3, #0]
   80462:	bd08      	pop	{r3, pc}
=======
   80488:	2201      	movs	r2, #1
   8048a:	4b18      	ldr	r3, [pc, #96]	; (804ec <vTaskSwitchContext+0x84>)
   8048c:	601a      	str	r2, [r3, #0]
   8048e:	bd08      	pop	{r3, pc}
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
<<<<<<< HEAD
   80464:	681a      	ldr	r2, [r3, #0]
   80466:	b92a      	cbnz	r2, 80474 <vTaskSwitchContext+0x38>
   80468:	4b16      	ldr	r3, [pc, #88]	; (804c4 <vTaskSwitchContext+0x88>)
   8046a:	4798      	blx	r3
   8046c:	bf00      	nop
   8046e:	e7fd      	b.n	8046c <vTaskSwitchContext+0x30>
   80470:	4b11      	ldr	r3, [pc, #68]	; (804b8 <vTaskSwitchContext+0x7c>)
   80472:	4912      	ldr	r1, [pc, #72]	; (804bc <vTaskSwitchContext+0x80>)
   80474:	681a      	ldr	r2, [r3, #0]
   80476:	3a01      	subs	r2, #1
   80478:	601a      	str	r2, [r3, #0]
   8047a:	681a      	ldr	r2, [r3, #0]
   8047c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80480:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   80484:	2a00      	cmp	r2, #0
   80486:	d0ed      	beq.n	80464 <vTaskSwitchContext+0x28>
   80488:	4b0b      	ldr	r3, [pc, #44]	; (804b8 <vTaskSwitchContext+0x7c>)
   8048a:	681b      	ldr	r3, [r3, #0]
   8048c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80490:	4a0a      	ldr	r2, [pc, #40]	; (804bc <vTaskSwitchContext+0x80>)
   80492:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80496:	685a      	ldr	r2, [r3, #4]
   80498:	6852      	ldr	r2, [r2, #4]
   8049a:	605a      	str	r2, [r3, #4]
   8049c:	f103 0108 	add.w	r1, r3, #8
   804a0:	428a      	cmp	r2, r1
   804a2:	bf04      	itt	eq
   804a4:	6852      	ldreq	r2, [r2, #4]
   804a6:	605a      	streq	r2, [r3, #4]
   804a8:	685b      	ldr	r3, [r3, #4]
   804aa:	68da      	ldr	r2, [r3, #12]
   804ac:	4b06      	ldr	r3, [pc, #24]	; (804c8 <vTaskSwitchContext+0x8c>)
   804ae:	601a      	str	r2, [r3, #0]
   804b0:	bd08      	pop	{r3, pc}
   804b2:	bf00      	nop
   804b4:	20070a10 	.word	0x20070a10
   804b8:	200709a8 	.word	0x200709a8
   804bc:	200709ac 	.word	0x200709ac
   804c0:	20070a24 	.word	0x20070a24
   804c4:	0008029d 	.word	0x0008029d
   804c8:	20070a14 	.word	0x20070a14

000804cc <sysclk_init>:
=======
   80490:	681a      	ldr	r2, [r3, #0]
   80492:	b92a      	cbnz	r2, 804a0 <vTaskSwitchContext+0x38>
   80494:	4b16      	ldr	r3, [pc, #88]	; (804f0 <vTaskSwitchContext+0x88>)
   80496:	4798      	blx	r3
   80498:	bf00      	nop
   8049a:	e7fd      	b.n	80498 <vTaskSwitchContext+0x30>
   8049c:	4b11      	ldr	r3, [pc, #68]	; (804e4 <vTaskSwitchContext+0x7c>)
   8049e:	4912      	ldr	r1, [pc, #72]	; (804e8 <vTaskSwitchContext+0x80>)
   804a0:	681a      	ldr	r2, [r3, #0]
   804a2:	3a01      	subs	r2, #1
   804a4:	601a      	str	r2, [r3, #0]
   804a6:	681a      	ldr	r2, [r3, #0]
   804a8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   804ac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   804b0:	2a00      	cmp	r2, #0
   804b2:	d0ed      	beq.n	80490 <vTaskSwitchContext+0x28>
   804b4:	4b0b      	ldr	r3, [pc, #44]	; (804e4 <vTaskSwitchContext+0x7c>)
   804b6:	681b      	ldr	r3, [r3, #0]
   804b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   804bc:	4a0a      	ldr	r2, [pc, #40]	; (804e8 <vTaskSwitchContext+0x80>)
   804be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   804c2:	685a      	ldr	r2, [r3, #4]
   804c4:	6852      	ldr	r2, [r2, #4]
   804c6:	605a      	str	r2, [r3, #4]
   804c8:	f103 0108 	add.w	r1, r3, #8
   804cc:	428a      	cmp	r2, r1
   804ce:	bf04      	itt	eq
   804d0:	6852      	ldreq	r2, [r2, #4]
   804d2:	605a      	streq	r2, [r3, #4]
   804d4:	685b      	ldr	r3, [r3, #4]
   804d6:	68da      	ldr	r2, [r3, #12]
   804d8:	4b06      	ldr	r3, [pc, #24]	; (804f4 <vTaskSwitchContext+0x8c>)
   804da:	601a      	str	r2, [r3, #0]
   804dc:	bd08      	pop	{r3, pc}
   804de:	bf00      	nop
   804e0:	20070a28 	.word	0x20070a28
   804e4:	200709c0 	.word	0x200709c0
   804e8:	200709c4 	.word	0x200709c4
   804ec:	20070a3c 	.word	0x20070a3c
   804f0:	000802c9 	.word	0x000802c9
   804f4:	20070a2c 	.word	0x20070a2c

000804f8 <sysclk_init>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
<<<<<<< HEAD
   804cc:	b510      	push	{r4, lr}
=======
   804f8:	b510      	push	{r4, lr}
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
<<<<<<< HEAD
   804ce:	480e      	ldr	r0, [pc, #56]	; (80508 <sysclk_init+0x3c>)
   804d0:	4b0e      	ldr	r3, [pc, #56]	; (8050c <sysclk_init+0x40>)
   804d2:	4798      	blx	r3
=======
   804fa:	480e      	ldr	r0, [pc, #56]	; (80534 <sysclk_init+0x3c>)
   804fc:	4b0e      	ldr	r3, [pc, #56]	; (80538 <sysclk_init+0x40>)
   804fe:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
<<<<<<< HEAD
   804d4:	2000      	movs	r0, #0
   804d6:	213e      	movs	r1, #62	; 0x3e
   804d8:	4b0d      	ldr	r3, [pc, #52]	; (80510 <sysclk_init+0x44>)
   804da:	4798      	blx	r3
=======
   80500:	2000      	movs	r0, #0
   80502:	213e      	movs	r1, #62	; 0x3e
   80504:	4b0d      	ldr	r3, [pc, #52]	; (8053c <sysclk_init+0x44>)
   80506:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
<<<<<<< HEAD
   804dc:	4c0d      	ldr	r4, [pc, #52]	; (80514 <sysclk_init+0x48>)
   804de:	47a0      	blx	r4
=======
   80508:	4c0d      	ldr	r4, [pc, #52]	; (80540 <sysclk_init+0x48>)
   8050a:	47a0      	blx	r4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
<<<<<<< HEAD
   804e0:	2800      	cmp	r0, #0
   804e2:	d0fc      	beq.n	804de <sysclk_init+0x12>
=======
   8050c:	2800      	cmp	r0, #0
   8050e:	d0fc      	beq.n	8050a <sysclk_init+0x12>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
<<<<<<< HEAD
   804e4:	4b0c      	ldr	r3, [pc, #48]	; (80518 <sysclk_init+0x4c>)
   804e6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   804e8:	4a0c      	ldr	r2, [pc, #48]	; (8051c <sysclk_init+0x50>)
   804ea:	4b0d      	ldr	r3, [pc, #52]	; (80520 <sysclk_init+0x54>)
   804ec:	629a      	str	r2, [r3, #40]	; 0x28
=======
   80510:	4b0c      	ldr	r3, [pc, #48]	; (80544 <sysclk_init+0x4c>)
   80512:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80514:	4a0c      	ldr	r2, [pc, #48]	; (80548 <sysclk_init+0x50>)
   80516:	4b0d      	ldr	r3, [pc, #52]	; (8054c <sysclk_init+0x54>)
   80518:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
<<<<<<< HEAD
   804ee:	4c0d      	ldr	r4, [pc, #52]	; (80524 <sysclk_init+0x58>)
   804f0:	47a0      	blx	r4
=======
   8051a:	4c0d      	ldr	r4, [pc, #52]	; (80550 <sysclk_init+0x58>)
   8051c:	47a0      	blx	r4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
<<<<<<< HEAD
   804f2:	2800      	cmp	r0, #0
   804f4:	d0fc      	beq.n	804f0 <sysclk_init+0x24>
=======
   8051e:	2800      	cmp	r0, #0
   80520:	d0fc      	beq.n	8051c <sysclk_init+0x24>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
<<<<<<< HEAD
   804f6:	2010      	movs	r0, #16
   804f8:	4b0b      	ldr	r3, [pc, #44]	; (80528 <sysclk_init+0x5c>)
   804fa:	4798      	blx	r3
=======
   80522:	2010      	movs	r0, #16
   80524:	4b0b      	ldr	r3, [pc, #44]	; (80554 <sysclk_init+0x5c>)
   80526:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
<<<<<<< HEAD
   804fc:	4b0b      	ldr	r3, [pc, #44]	; (8052c <sysclk_init+0x60>)
   804fe:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80500:	4801      	ldr	r0, [pc, #4]	; (80508 <sysclk_init+0x3c>)
   80502:	4b02      	ldr	r3, [pc, #8]	; (8050c <sysclk_init+0x40>)
   80504:	4798      	blx	r3
   80506:	bd10      	pop	{r4, pc}
   80508:	0501bd00 	.word	0x0501bd00
   8050c:	200700b1 	.word	0x200700b1
   80510:	000808d5 	.word	0x000808d5
   80514:	00080929 	.word	0x00080929
   80518:	00080939 	.word	0x00080939
   8051c:	200d3f01 	.word	0x200d3f01
   80520:	400e0600 	.word	0x400e0600
   80524:	00080949 	.word	0x00080949
   80528:	00080871 	.word	0x00080871
   8052c:	00080a65 	.word	0x00080a65

00080530 <board_init>:
=======
   80528:	4b0b      	ldr	r3, [pc, #44]	; (80558 <sysclk_init+0x60>)
   8052a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8052c:	4801      	ldr	r0, [pc, #4]	; (80534 <sysclk_init+0x3c>)
   8052e:	4b02      	ldr	r3, [pc, #8]	; (80538 <sysclk_init+0x40>)
   80530:	4798      	blx	r3
   80532:	bd10      	pop	{r4, pc}
   80534:	0501bd00 	.word	0x0501bd00
   80538:	200700a5 	.word	0x200700a5
   8053c:	00080901 	.word	0x00080901
   80540:	00080955 	.word	0x00080955
   80544:	00080965 	.word	0x00080965
   80548:	200d3f01 	.word	0x200d3f01
   8054c:	400e0600 	.word	0x400e0600
   80550:	00080975 	.word	0x00080975
   80554:	0008089d 	.word	0x0008089d
   80558:	00080a91 	.word	0x00080a91

0008055c <board_init>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
<<<<<<< HEAD
   80530:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80532:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80536:	4b16      	ldr	r3, [pc, #88]	; (80590 <board_init+0x60>)
   80538:	605a      	str	r2, [r3, #4]
=======
   8055c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8055e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80562:	4b16      	ldr	r3, [pc, #88]	; (805bc <board_init+0x60>)
   80564:	605a      	str	r2, [r3, #4]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
<<<<<<< HEAD
   8053a:	200b      	movs	r0, #11
   8053c:	4c15      	ldr	r4, [pc, #84]	; (80594 <board_init+0x64>)
   8053e:	47a0      	blx	r4
   80540:	200c      	movs	r0, #12
   80542:	47a0      	blx	r4
   80544:	200d      	movs	r0, #13
   80546:	47a0      	blx	r4
   80548:	200e      	movs	r0, #14
   8054a:	47a0      	blx	r4
=======
   80566:	200b      	movs	r0, #11
   80568:	4c15      	ldr	r4, [pc, #84]	; (805c0 <board_init+0x64>)
   8056a:	47a0      	blx	r4
   8056c:	200c      	movs	r0, #12
   8056e:	47a0      	blx	r4
   80570:	200d      	movs	r0, #13
   80572:	47a0      	blx	r4
   80574:	200e      	movs	r0, #14
   80576:	47a0      	blx	r4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
<<<<<<< HEAD
   8054c:	203b      	movs	r0, #59	; 0x3b
   8054e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80552:	4c11      	ldr	r4, [pc, #68]	; (80598 <board_init+0x68>)
   80554:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80556:	2055      	movs	r0, #85	; 0x55
   80558:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8055c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8055e:	2056      	movs	r0, #86	; 0x56
   80560:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80564:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80566:	2068      	movs	r0, #104	; 0x68
   80568:	490c      	ldr	r1, [pc, #48]	; (8059c <board_init+0x6c>)
   8056a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8056c:	205c      	movs	r0, #92	; 0x5c
   8056e:	490c      	ldr	r1, [pc, #48]	; (805a0 <board_init+0x70>)
   80570:	47a0      	blx	r4
=======
   80578:	203b      	movs	r0, #59	; 0x3b
   8057a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8057e:	4c11      	ldr	r4, [pc, #68]	; (805c4 <board_init+0x68>)
   80580:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80582:	2055      	movs	r0, #85	; 0x55
   80584:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80588:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8058a:	2056      	movs	r0, #86	; 0x56
   8058c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80590:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80592:	2068      	movs	r0, #104	; 0x68
   80594:	490c      	ldr	r1, [pc, #48]	; (805c8 <board_init+0x6c>)
   80596:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80598:	205c      	movs	r0, #92	; 0x5c
   8059a:	490c      	ldr	r1, [pc, #48]	; (805cc <board_init+0x70>)
   8059c:	47a0      	blx	r4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
<<<<<<< HEAD
   80572:	480c      	ldr	r0, [pc, #48]	; (805a4 <board_init+0x74>)
   80574:	f44f 7140 	mov.w	r1, #768	; 0x300
   80578:	4a0b      	ldr	r2, [pc, #44]	; (805a8 <board_init+0x78>)
   8057a:	4b0c      	ldr	r3, [pc, #48]	; (805ac <board_init+0x7c>)
   8057c:	4798      	blx	r3
=======
   8059e:	480c      	ldr	r0, [pc, #48]	; (805d0 <board_init+0x74>)
   805a0:	f44f 7140 	mov.w	r1, #768	; 0x300
   805a4:	4a0b      	ldr	r2, [pc, #44]	; (805d4 <board_init+0x78>)
   805a6:	4b0c      	ldr	r3, [pc, #48]	; (805d8 <board_init+0x7c>)
   805a8:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
<<<<<<< HEAD
   8057e:	202b      	movs	r0, #43	; 0x2b
   80580:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80584:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80586:	202a      	movs	r0, #42	; 0x2a
   80588:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8058c:	47a0      	blx	r4
   8058e:	bd10      	pop	{r4, pc}
   80590:	400e1a50 	.word	0x400e1a50
   80594:	00080959 	.word	0x00080959
   80598:	00080655 	.word	0x00080655
   8059c:	28000079 	.word	0x28000079
   805a0:	28000001 	.word	0x28000001
   805a4:	400e0e00 	.word	0x400e0e00
   805a8:	08000001 	.word	0x08000001
   805ac:	00080729 	.word	0x00080729

000805b0 <pio_set_peripheral>:
=======
   805aa:	202b      	movs	r0, #43	; 0x2b
   805ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805b0:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   805b2:	202a      	movs	r0, #42	; 0x2a
   805b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805b8:	47a0      	blx	r4
   805ba:	bd10      	pop	{r4, pc}
   805bc:	400e1a50 	.word	0x400e1a50
   805c0:	00080985 	.word	0x00080985
   805c4:	00080681 	.word	0x00080681
   805c8:	28000079 	.word	0x28000079
   805cc:	28000001 	.word	0x28000001
   805d0:	400e0e00 	.word	0x400e0e00
   805d4:	08000001 	.word	0x08000001
   805d8:	00080755 	.word	0x00080755

000805dc <pio_set_peripheral>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
<<<<<<< HEAD
   805b0:	6442      	str	r2, [r0, #68]	; 0x44
=======
   805dc:	6442      	str	r2, [r0, #68]	; 0x44
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
<<<<<<< HEAD
   805b2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   805b6:	d016      	beq.n	805e6 <pio_set_peripheral+0x36>
   805b8:	d804      	bhi.n	805c4 <pio_set_peripheral+0x14>
   805ba:	b1c1      	cbz	r1, 805ee <pio_set_peripheral+0x3e>
   805bc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   805c0:	d00a      	beq.n	805d8 <pio_set_peripheral+0x28>
   805c2:	e013      	b.n	805ec <pio_set_peripheral+0x3c>
   805c4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   805c8:	d011      	beq.n	805ee <pio_set_peripheral+0x3e>
   805ca:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   805ce:	d00e      	beq.n	805ee <pio_set_peripheral+0x3e>
   805d0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   805d4:	d10a      	bne.n	805ec <pio_set_peripheral+0x3c>
   805d6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   805d8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   805da:	6f01      	ldr	r1, [r0, #112]	; 0x70
   805dc:	400b      	ands	r3, r1
   805de:	ea23 0302 	bic.w	r3, r3, r2
   805e2:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   805e4:	e002      	b.n	805ec <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   805e6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   805e8:	4313      	orrs	r3, r2
   805ea:	6703      	str	r3, [r0, #112]	; 0x70
=======
   805de:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   805e2:	d016      	beq.n	80612 <pio_set_peripheral+0x36>
   805e4:	d804      	bhi.n	805f0 <pio_set_peripheral+0x14>
   805e6:	b1c1      	cbz	r1, 8061a <pio_set_peripheral+0x3e>
   805e8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   805ec:	d00a      	beq.n	80604 <pio_set_peripheral+0x28>
   805ee:	e013      	b.n	80618 <pio_set_peripheral+0x3c>
   805f0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   805f4:	d011      	beq.n	8061a <pio_set_peripheral+0x3e>
   805f6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   805fa:	d00e      	beq.n	8061a <pio_set_peripheral+0x3e>
   805fc:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80600:	d10a      	bne.n	80618 <pio_set_peripheral+0x3c>
   80602:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80604:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80606:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80608:	400b      	ands	r3, r1
   8060a:	ea23 0302 	bic.w	r3, r3, r2
   8060e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80610:	e002      	b.n	80618 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80612:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80614:	4313      	orrs	r3, r2
   80616:	6703      	str	r3, [r0, #112]	; 0x70
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
<<<<<<< HEAD
   805ec:	6042      	str	r2, [r0, #4]
   805ee:	4770      	bx	lr

000805f0 <pio_set_input>:
=======
   80618:	6042      	str	r2, [r0, #4]
   8061a:	4770      	bx	lr

0008061c <pio_set_input>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
<<<<<<< HEAD
   805f0:	6441      	str	r1, [r0, #68]	; 0x44
=======
   8061c:	6441      	str	r1, [r0, #68]	; 0x44
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
   805f2:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   805f6:	bf14      	ite	ne
   805f8:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   805fa:	6601      	streq	r1, [r0, #96]	; 0x60
=======
   8061e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80622:	bf14      	ite	ne
   80624:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80626:	6601      	streq	r1, [r0, #96]	; 0x60
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
<<<<<<< HEAD
   805fc:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80600:	bf14      	ite	ne
   80602:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80604:	6241      	streq	r1, [r0, #36]	; 0x24
=======
   80628:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8062c:	bf14      	ite	ne
   8062e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80630:	6241      	streq	r1, [r0, #36]	; 0x24
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
<<<<<<< HEAD
   80606:	f012 0f02 	tst.w	r2, #2
   8060a:	d002      	beq.n	80612 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8060c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80610:	e004      	b.n	8061c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80612:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80616:	bf18      	it	ne
   80618:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
=======
   80632:	f012 0f02 	tst.w	r2, #2
   80636:	d002      	beq.n	8063e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80638:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8063c:	e004      	b.n	80648 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8063e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80642:	bf18      	it	ne
   80644:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
<<<<<<< HEAD
   8061c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8061e:	6001      	str	r1, [r0, #0]
   80620:	4770      	bx	lr
   80622:	bf00      	nop

00080624 <pio_set_output>:
=======
   80648:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8064a:	6001      	str	r1, [r0, #0]
   8064c:	4770      	bx	lr
   8064e:	bf00      	nop

00080650 <pio_set_output>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
<<<<<<< HEAD
   80624:	b410      	push	{r4}
=======
   80650:	b410      	push	{r4}
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
<<<<<<< HEAD
   80626:	6441      	str	r1, [r0, #68]	; 0x44
=======
   80652:	6441      	str	r1, [r0, #68]	; 0x44
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
   80628:	9c01      	ldr	r4, [sp, #4]
   8062a:	b10c      	cbz	r4, 80630 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   8062c:	6641      	str	r1, [r0, #100]	; 0x64
   8062e:	e000      	b.n	80632 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80630:	6601      	str	r1, [r0, #96]	; 0x60
=======
   80654:	9c01      	ldr	r4, [sp, #4]
   80656:	b10c      	cbz	r4, 8065c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80658:	6641      	str	r1, [r0, #100]	; 0x64
   8065a:	e000      	b.n	8065e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8065c:	6601      	str	r1, [r0, #96]	; 0x60
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
<<<<<<< HEAD
   80632:	b10b      	cbz	r3, 80638 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80634:	6501      	str	r1, [r0, #80]	; 0x50
   80636:	e000      	b.n	8063a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80638:	6541      	str	r1, [r0, #84]	; 0x54
=======
   8065e:	b10b      	cbz	r3, 80664 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80660:	6501      	str	r1, [r0, #80]	; 0x50
   80662:	e000      	b.n	80666 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80664:	6541      	str	r1, [r0, #84]	; 0x54
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	}

	/* Set default value */
	if (ul_default_level) {
<<<<<<< HEAD
   8063a:	b10a      	cbz	r2, 80640 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   8063c:	6301      	str	r1, [r0, #48]	; 0x30
   8063e:	e000      	b.n	80642 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80640:	6341      	str	r1, [r0, #52]	; 0x34
=======
   80666:	b10a      	cbz	r2, 8066c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80668:	6301      	str	r1, [r0, #48]	; 0x30
   8066a:	e000      	b.n	8066e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8066c:	6341      	str	r1, [r0, #52]	; 0x34
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
<<<<<<< HEAD
   80642:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80644:	6001      	str	r1, [r0, #0]
}
   80646:	f85d 4b04 	ldr.w	r4, [sp], #4
   8064a:	4770      	bx	lr

0008064c <pio_get_interrupt_status>:
=======
   8066e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80670:	6001      	str	r1, [r0, #0]
}
   80672:	f85d 4b04 	ldr.w	r4, [sp], #4
   80676:	4770      	bx	lr

00080678 <pio_get_interrupt_status>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
<<<<<<< HEAD
   8064c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8064e:	4770      	bx	lr

00080650 <pio_get_interrupt_mask>:
=======
   80678:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8067a:	4770      	bx	lr

0008067c <pio_get_interrupt_mask>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
<<<<<<< HEAD
   80650:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80652:	4770      	bx	lr

00080654 <pio_configure_pin>:
=======
   8067c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8067e:	4770      	bx	lr

00080680 <pio_configure_pin>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
<<<<<<< HEAD
   80654:	b570      	push	{r4, r5, r6, lr}
   80656:	b082      	sub	sp, #8
   80658:	460d      	mov	r5, r1
=======
   80680:	b570      	push	{r4, r5, r6, lr}
   80682:	b082      	sub	sp, #8
   80684:	460d      	mov	r5, r1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
<<<<<<< HEAD
   8065a:	0944      	lsrs	r4, r0, #5
   8065c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80660:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80664:	0266      	lsls	r6, r4, #9
=======
   80686:	0944      	lsrs	r4, r0, #5
   80688:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   8068c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80690:	0266      	lsls	r6, r4, #9
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
<<<<<<< HEAD
   80666:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8066a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8066e:	d030      	beq.n	806d2 <pio_configure_pin+0x7e>
   80670:	d806      	bhi.n	80680 <pio_configure_pin+0x2c>
   80672:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80676:	d00a      	beq.n	8068e <pio_configure_pin+0x3a>
   80678:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8067c:	d018      	beq.n	806b0 <pio_configure_pin+0x5c>
   8067e:	e049      	b.n	80714 <pio_configure_pin+0xc0>
   80680:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80684:	d030      	beq.n	806e8 <pio_configure_pin+0x94>
   80686:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8068a:	d02d      	beq.n	806e8 <pio_configure_pin+0x94>
   8068c:	e042      	b.n	80714 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8068e:	f000 001f 	and.w	r0, r0, #31
   80692:	2401      	movs	r4, #1
   80694:	4084      	lsls	r4, r0
   80696:	4630      	mov	r0, r6
   80698:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8069c:	4622      	mov	r2, r4
   8069e:	4b1f      	ldr	r3, [pc, #124]	; (8071c <pio_configure_pin+0xc8>)
   806a0:	4798      	blx	r3
=======
   80692:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80696:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8069a:	d030      	beq.n	806fe <pio_configure_pin+0x7e>
   8069c:	d806      	bhi.n	806ac <pio_configure_pin+0x2c>
   8069e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   806a2:	d00a      	beq.n	806ba <pio_configure_pin+0x3a>
   806a4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   806a8:	d018      	beq.n	806dc <pio_configure_pin+0x5c>
   806aa:	e049      	b.n	80740 <pio_configure_pin+0xc0>
   806ac:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   806b0:	d030      	beq.n	80714 <pio_configure_pin+0x94>
   806b2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   806b6:	d02d      	beq.n	80714 <pio_configure_pin+0x94>
   806b8:	e042      	b.n	80740 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   806ba:	f000 001f 	and.w	r0, r0, #31
   806be:	2401      	movs	r4, #1
   806c0:	4084      	lsls	r4, r0
   806c2:	4630      	mov	r0, r6
   806c4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   806c8:	4622      	mov	r2, r4
   806ca:	4b1f      	ldr	r3, [pc, #124]	; (80748 <pio_configure_pin+0xc8>)
   806cc:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
   806a2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   806a6:	bf14      	ite	ne
   806a8:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   806aa:	6634      	streq	r4, [r6, #96]	; 0x60
=======
   806ce:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   806d2:	bf14      	ite	ne
   806d4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   806d6:	6634      	streq	r4, [r6, #96]	; 0x60
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
   806ac:	2001      	movs	r0, #1
   806ae:	e032      	b.n	80716 <pio_configure_pin+0xc2>
=======
   806d8:	2001      	movs	r0, #1
   806da:	e032      	b.n	80742 <pio_configure_pin+0xc2>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
<<<<<<< HEAD
   806b0:	f000 001f 	and.w	r0, r0, #31
   806b4:	2401      	movs	r4, #1
   806b6:	4084      	lsls	r4, r0
   806b8:	4630      	mov	r0, r6
   806ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   806be:	4622      	mov	r2, r4
   806c0:	4b16      	ldr	r3, [pc, #88]	; (8071c <pio_configure_pin+0xc8>)
   806c2:	4798      	blx	r3
=======
   806dc:	f000 001f 	and.w	r0, r0, #31
   806e0:	2401      	movs	r4, #1
   806e2:	4084      	lsls	r4, r0
   806e4:	4630      	mov	r0, r6
   806e6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   806ea:	4622      	mov	r2, r4
   806ec:	4b16      	ldr	r3, [pc, #88]	; (80748 <pio_configure_pin+0xc8>)
   806ee:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
   806c4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   806c8:	bf14      	ite	ne
   806ca:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   806cc:	6634      	streq	r4, [r6, #96]	; 0x60
=======
   806f0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   806f4:	bf14      	ite	ne
   806f6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   806f8:	6634      	streq	r4, [r6, #96]	; 0x60
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
   806ce:	2001      	movs	r0, #1
   806d0:	e021      	b.n	80716 <pio_configure_pin+0xc2>
=======
   806fa:	2001      	movs	r0, #1
   806fc:	e021      	b.n	80742 <pio_configure_pin+0xc2>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
<<<<<<< HEAD
   806d2:	f000 011f 	and.w	r1, r0, #31
   806d6:	2401      	movs	r4, #1
   806d8:	4630      	mov	r0, r6
   806da:	fa04 f101 	lsl.w	r1, r4, r1
   806de:	462a      	mov	r2, r5
   806e0:	4b0f      	ldr	r3, [pc, #60]	; (80720 <pio_configure_pin+0xcc>)
   806e2:	4798      	blx	r3
=======
   806fe:	f000 011f 	and.w	r1, r0, #31
   80702:	2401      	movs	r4, #1
   80704:	4630      	mov	r0, r6
   80706:	fa04 f101 	lsl.w	r1, r4, r1
   8070a:	462a      	mov	r2, r5
   8070c:	4b0f      	ldr	r3, [pc, #60]	; (8074c <pio_configure_pin+0xcc>)
   8070e:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
   806e4:	4620      	mov	r0, r4
=======
   80710:	4620      	mov	r0, r4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
<<<<<<< HEAD
   806e6:	e016      	b.n	80716 <pio_configure_pin+0xc2>
=======
   80712:	e016      	b.n	80742 <pio_configure_pin+0xc2>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
<<<<<<< HEAD
   806e8:	f000 011f 	and.w	r1, r0, #31
   806ec:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   806ee:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
=======
   80714:	f000 011f 	and.w	r1, r0, #31
   80718:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8071a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
<<<<<<< HEAD
   806f2:	ea05 0304 	and.w	r3, r5, r4
   806f6:	9300      	str	r3, [sp, #0]
   806f8:	4630      	mov	r0, r6
   806fa:	fa04 f101 	lsl.w	r1, r4, r1
   806fe:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80702:	bf14      	ite	ne
   80704:	2200      	movne	r2, #0
   80706:	2201      	moveq	r2, #1
   80708:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8070c:	4d05      	ldr	r5, [pc, #20]	; (80724 <pio_configure_pin+0xd0>)
   8070e:	47a8      	blx	r5
=======
   8071e:	ea05 0304 	and.w	r3, r5, r4
   80722:	9300      	str	r3, [sp, #0]
   80724:	4630      	mov	r0, r6
   80726:	fa04 f101 	lsl.w	r1, r4, r1
   8072a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8072e:	bf14      	ite	ne
   80730:	2200      	movne	r2, #0
   80732:	2201      	moveq	r2, #1
   80734:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80738:	4d05      	ldr	r5, [pc, #20]	; (80750 <pio_configure_pin+0xd0>)
   8073a:	47a8      	blx	r5
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
   80710:	4620      	mov	r0, r4
=======
   8073c:	4620      	mov	r0, r4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
<<<<<<< HEAD
   80712:	e000      	b.n	80716 <pio_configure_pin+0xc2>

	default:
		return 0;
   80714:	2000      	movs	r0, #0
=======
   8073e:	e000      	b.n	80742 <pio_configure_pin+0xc2>

	default:
		return 0;
   80740:	2000      	movs	r0, #0
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	}

	return 1;
}
<<<<<<< HEAD
   80716:	b002      	add	sp, #8
   80718:	bd70      	pop	{r4, r5, r6, pc}
   8071a:	bf00      	nop
   8071c:	000805b1 	.word	0x000805b1
   80720:	000805f1 	.word	0x000805f1
   80724:	00080625 	.word	0x00080625

00080728 <pio_configure_pin_group>:
=======
   80742:	b002      	add	sp, #8
   80744:	bd70      	pop	{r4, r5, r6, pc}
   80746:	bf00      	nop
   80748:	000805dd 	.word	0x000805dd
   8074c:	0008061d 	.word	0x0008061d
   80750:	00080651 	.word	0x00080651

00080754 <pio_configure_pin_group>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
<<<<<<< HEAD
   80728:	b5f0      	push	{r4, r5, r6, r7, lr}
   8072a:	b083      	sub	sp, #12
   8072c:	4607      	mov	r7, r0
   8072e:	460e      	mov	r6, r1
   80730:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80732:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80736:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8073a:	d026      	beq.n	8078a <pio_configure_pin_group+0x62>
   8073c:	d806      	bhi.n	8074c <pio_configure_pin_group+0x24>
   8073e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80742:	d00a      	beq.n	8075a <pio_configure_pin_group+0x32>
   80744:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80748:	d013      	beq.n	80772 <pio_configure_pin_group+0x4a>
   8074a:	e034      	b.n	807b6 <pio_configure_pin_group+0x8e>
   8074c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80750:	d01f      	beq.n	80792 <pio_configure_pin_group+0x6a>
   80752:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80756:	d01c      	beq.n	80792 <pio_configure_pin_group+0x6a>
   80758:	e02d      	b.n	807b6 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8075a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8075e:	4632      	mov	r2, r6
   80760:	4b16      	ldr	r3, [pc, #88]	; (807bc <pio_configure_pin_group+0x94>)
   80762:	4798      	blx	r3
=======
   80754:	b5f0      	push	{r4, r5, r6, r7, lr}
   80756:	b083      	sub	sp, #12
   80758:	4607      	mov	r7, r0
   8075a:	460e      	mov	r6, r1
   8075c:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8075e:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80762:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80766:	d026      	beq.n	807b6 <pio_configure_pin_group+0x62>
   80768:	d806      	bhi.n	80778 <pio_configure_pin_group+0x24>
   8076a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8076e:	d00a      	beq.n	80786 <pio_configure_pin_group+0x32>
   80770:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80774:	d013      	beq.n	8079e <pio_configure_pin_group+0x4a>
   80776:	e034      	b.n	807e2 <pio_configure_pin_group+0x8e>
   80778:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8077c:	d01f      	beq.n	807be <pio_configure_pin_group+0x6a>
   8077e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80782:	d01c      	beq.n	807be <pio_configure_pin_group+0x6a>
   80784:	e02d      	b.n	807e2 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80786:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8078a:	4632      	mov	r2, r6
   8078c:	4b16      	ldr	r3, [pc, #88]	; (807e8 <pio_configure_pin_group+0x94>)
   8078e:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
   80764:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80768:	bf14      	ite	ne
   8076a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8076c:	663e      	streq	r6, [r7, #96]	; 0x60
=======
   80790:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80794:	bf14      	ite	ne
   80796:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80798:	663e      	streq	r6, [r7, #96]	; 0x60
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
   8076e:	2001      	movs	r0, #1
   80770:	e022      	b.n	807b8 <pio_configure_pin_group+0x90>
=======
   8079a:	2001      	movs	r0, #1
   8079c:	e022      	b.n	807e4 <pio_configure_pin_group+0x90>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
<<<<<<< HEAD
   80772:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80776:	4632      	mov	r2, r6
   80778:	4b10      	ldr	r3, [pc, #64]	; (807bc <pio_configure_pin_group+0x94>)
   8077a:	4798      	blx	r3
=======
   8079e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   807a2:	4632      	mov	r2, r6
   807a4:	4b10      	ldr	r3, [pc, #64]	; (807e8 <pio_configure_pin_group+0x94>)
   807a6:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
   8077c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80780:	bf14      	ite	ne
   80782:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80784:	663e      	streq	r6, [r7, #96]	; 0x60
=======
   807a8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   807ac:	bf14      	ite	ne
   807ae:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807b0:	663e      	streq	r6, [r7, #96]	; 0x60
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
   80786:	2001      	movs	r0, #1
   80788:	e016      	b.n	807b8 <pio_configure_pin_group+0x90>
=======
   807b2:	2001      	movs	r0, #1
   807b4:	e016      	b.n	807e4 <pio_configure_pin_group+0x90>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
<<<<<<< HEAD
   8078a:	4b0d      	ldr	r3, [pc, #52]	; (807c0 <pio_configure_pin_group+0x98>)
   8078c:	4798      	blx	r3
=======
   807b6:	4b0d      	ldr	r3, [pc, #52]	; (807ec <pio_configure_pin_group+0x98>)
   807b8:	4798      	blx	r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
   8078e:	2001      	movs	r0, #1
=======
   807ba:	2001      	movs	r0, #1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
<<<<<<< HEAD
   80790:	e012      	b.n	807b8 <pio_configure_pin_group+0x90>
=======
   807bc:	e012      	b.n	807e4 <pio_configure_pin_group+0x90>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
<<<<<<< HEAD
   80792:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
=======
   807be:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
<<<<<<< HEAD
   80796:	f005 0301 	and.w	r3, r5, #1
   8079a:	9300      	str	r3, [sp, #0]
   8079c:	4638      	mov	r0, r7
   8079e:	4631      	mov	r1, r6
   807a0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   807a4:	bf14      	ite	ne
   807a6:	2200      	movne	r2, #0
   807a8:	2201      	moveq	r2, #1
   807aa:	f3c5 0380 	ubfx	r3, r5, #2, #1
   807ae:	4c05      	ldr	r4, [pc, #20]	; (807c4 <pio_configure_pin_group+0x9c>)
   807b0:	47a0      	blx	r4
=======
   807c2:	f005 0301 	and.w	r3, r5, #1
   807c6:	9300      	str	r3, [sp, #0]
   807c8:	4638      	mov	r0, r7
   807ca:	4631      	mov	r1, r6
   807cc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   807d0:	bf14      	ite	ne
   807d2:	2200      	movne	r2, #0
   807d4:	2201      	moveq	r2, #1
   807d6:	f3c5 0380 	ubfx	r3, r5, #2, #1
   807da:	4c05      	ldr	r4, [pc, #20]	; (807f0 <pio_configure_pin_group+0x9c>)
   807dc:	47a0      	blx	r4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
   807b2:	2001      	movs	r0, #1
=======
   807de:	2001      	movs	r0, #1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
<<<<<<< HEAD
   807b4:	e000      	b.n	807b8 <pio_configure_pin_group+0x90>

	default:
		return 0;
   807b6:	2000      	movs	r0, #0
=======
   807e0:	e000      	b.n	807e4 <pio_configure_pin_group+0x90>

	default:
		return 0;
   807e2:	2000      	movs	r0, #0
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	}

	return 1;
}
<<<<<<< HEAD
   807b8:	b003      	add	sp, #12
   807ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   807bc:	000805b1 	.word	0x000805b1
   807c0:	000805f1 	.word	0x000805f1
   807c4:	00080625 	.word	0x00080625

000807c8 <pio_handler_process>:
=======
   807e4:	b003      	add	sp, #12
   807e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   807e8:	000805dd 	.word	0x000805dd
   807ec:	0008061d 	.word	0x0008061d
   807f0:	00080651 	.word	0x00080651

000807f4 <pio_handler_process>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
<<<<<<< HEAD
   807c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807cc:	4604      	mov	r4, r0
   807ce:	460e      	mov	r6, r1
=======
   807f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807f8:	4604      	mov	r4, r0
   807fa:	460e      	mov	r6, r1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
<<<<<<< HEAD
   807d0:	4b10      	ldr	r3, [pc, #64]	; (80814 <pio_handler_process+0x4c>)
   807d2:	4798      	blx	r3
   807d4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   807d6:	4620      	mov	r0, r4
   807d8:	4b0f      	ldr	r3, [pc, #60]	; (80818 <pio_handler_process+0x50>)
   807da:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   807dc:	4005      	ands	r5, r0
   807de:	d017      	beq.n	80810 <pio_handler_process+0x48>
   807e0:	4f0e      	ldr	r7, [pc, #56]	; (8081c <pio_handler_process+0x54>)
   807e2:	f107 040c 	add.w	r4, r7, #12
   807e6:	376c      	adds	r7, #108	; 0x6c
=======
   807fc:	4b10      	ldr	r3, [pc, #64]	; (80840 <pio_handler_process+0x4c>)
   807fe:	4798      	blx	r3
   80800:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80802:	4620      	mov	r0, r4
   80804:	4b0f      	ldr	r3, [pc, #60]	; (80844 <pio_handler_process+0x50>)
   80806:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80808:	4005      	ands	r5, r0
   8080a:	d017      	beq.n	8083c <pio_handler_process+0x48>
   8080c:	4f0e      	ldr	r7, [pc, #56]	; (80848 <pio_handler_process+0x54>)
   8080e:	f107 040c 	add.w	r4, r7, #12
   80812:	376c      	adds	r7, #108	; 0x6c
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
<<<<<<< HEAD
   807e8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   807ec:	42b3      	cmp	r3, r6
   807ee:	d10a      	bne.n	80806 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   807f0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   807f4:	4229      	tst	r1, r5
   807f6:	d006      	beq.n	80806 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   807f8:	6823      	ldr	r3, [r4, #0]
   807fa:	4630      	mov	r0, r6
   807fc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   807fe:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80802:	ea25 0503 	bic.w	r5, r5, r3
=======
   80814:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80818:	42b3      	cmp	r3, r6
   8081a:	d10a      	bne.n	80832 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8081c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80820:	4229      	tst	r1, r5
   80822:	d006      	beq.n	80832 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80824:	6823      	ldr	r3, [r4, #0]
   80826:	4630      	mov	r0, r6
   80828:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8082a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8082e:	ea25 0503 	bic.w	r5, r5, r3
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
<<<<<<< HEAD
   80806:	42bc      	cmp	r4, r7
   80808:	d002      	beq.n	80810 <pio_handler_process+0x48>
   8080a:	3410      	adds	r4, #16
=======
   80832:	42bc      	cmp	r4, r7
   80834:	d002      	beq.n	8083c <pio_handler_process+0x48>
   80836:	3410      	adds	r4, #16
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
<<<<<<< HEAD
   8080c:	2d00      	cmp	r5, #0
   8080e:	d1eb      	bne.n	807e8 <pio_handler_process+0x20>
   80810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80814:	0008064d 	.word	0x0008064d
   80818:	00080651 	.word	0x00080651
   8081c:	20070a28 	.word	0x20070a28

00080820 <PIOA_Handler>:
=======
   80838:	2d00      	cmp	r5, #0
   8083a:	d1eb      	bne.n	80814 <pio_handler_process+0x20>
   8083c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80840:	00080679 	.word	0x00080679
   80844:	0008067d 	.word	0x0008067d
   80848:	20070a40 	.word	0x20070a40

0008084c <PIOA_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
<<<<<<< HEAD
   80820:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80822:	4802      	ldr	r0, [pc, #8]	; (8082c <PIOA_Handler+0xc>)
   80824:	210b      	movs	r1, #11
   80826:	4b02      	ldr	r3, [pc, #8]	; (80830 <PIOA_Handler+0x10>)
   80828:	4798      	blx	r3
   8082a:	bd08      	pop	{r3, pc}
   8082c:	400e0e00 	.word	0x400e0e00
   80830:	000807c9 	.word	0x000807c9

00080834 <PIOB_Handler>:
=======
   8084c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8084e:	4802      	ldr	r0, [pc, #8]	; (80858 <PIOA_Handler+0xc>)
   80850:	210b      	movs	r1, #11
   80852:	4b02      	ldr	r3, [pc, #8]	; (8085c <PIOA_Handler+0x10>)
   80854:	4798      	blx	r3
   80856:	bd08      	pop	{r3, pc}
   80858:	400e0e00 	.word	0x400e0e00
   8085c:	000807f5 	.word	0x000807f5

00080860 <PIOB_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
<<<<<<< HEAD
   80834:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80836:	4802      	ldr	r0, [pc, #8]	; (80840 <PIOB_Handler+0xc>)
   80838:	210c      	movs	r1, #12
   8083a:	4b02      	ldr	r3, [pc, #8]	; (80844 <PIOB_Handler+0x10>)
   8083c:	4798      	blx	r3
   8083e:	bd08      	pop	{r3, pc}
   80840:	400e1000 	.word	0x400e1000
   80844:	000807c9 	.word	0x000807c9

00080848 <PIOC_Handler>:
=======
   80860:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80862:	4802      	ldr	r0, [pc, #8]	; (8086c <PIOB_Handler+0xc>)
   80864:	210c      	movs	r1, #12
   80866:	4b02      	ldr	r3, [pc, #8]	; (80870 <PIOB_Handler+0x10>)
   80868:	4798      	blx	r3
   8086a:	bd08      	pop	{r3, pc}
   8086c:	400e1000 	.word	0x400e1000
   80870:	000807f5 	.word	0x000807f5

00080874 <PIOC_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
<<<<<<< HEAD
   80848:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8084a:	4802      	ldr	r0, [pc, #8]	; (80854 <PIOC_Handler+0xc>)
   8084c:	210d      	movs	r1, #13
   8084e:	4b02      	ldr	r3, [pc, #8]	; (80858 <PIOC_Handler+0x10>)
   80850:	4798      	blx	r3
   80852:	bd08      	pop	{r3, pc}
   80854:	400e1200 	.word	0x400e1200
   80858:	000807c9 	.word	0x000807c9

0008085c <PIOD_Handler>:
=======
   80874:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80876:	4802      	ldr	r0, [pc, #8]	; (80880 <PIOC_Handler+0xc>)
   80878:	210d      	movs	r1, #13
   8087a:	4b02      	ldr	r3, [pc, #8]	; (80884 <PIOC_Handler+0x10>)
   8087c:	4798      	blx	r3
   8087e:	bd08      	pop	{r3, pc}
   80880:	400e1200 	.word	0x400e1200
   80884:	000807f5 	.word	0x000807f5

00080888 <PIOD_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
<<<<<<< HEAD
   8085c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8085e:	4802      	ldr	r0, [pc, #8]	; (80868 <PIOD_Handler+0xc>)
   80860:	210e      	movs	r1, #14
   80862:	4b02      	ldr	r3, [pc, #8]	; (8086c <PIOD_Handler+0x10>)
   80864:	4798      	blx	r3
   80866:	bd08      	pop	{r3, pc}
   80868:	400e1400 	.word	0x400e1400
   8086c:	000807c9 	.word	0x000807c9

00080870 <pmc_switch_mck_to_pllack>:
=======
   80888:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8088a:	4802      	ldr	r0, [pc, #8]	; (80894 <PIOD_Handler+0xc>)
   8088c:	210e      	movs	r1, #14
   8088e:	4b02      	ldr	r3, [pc, #8]	; (80898 <PIOD_Handler+0x10>)
   80890:	4798      	blx	r3
   80892:	bd08      	pop	{r3, pc}
   80894:	400e1400 	.word	0x400e1400
   80898:	000807f5 	.word	0x000807f5

0008089c <pmc_switch_mck_to_pllack>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
<<<<<<< HEAD
   80870:	4b17      	ldr	r3, [pc, #92]	; (808d0 <pmc_switch_mck_to_pllack+0x60>)
   80872:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80874:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80878:	4310      	orrs	r0, r2
   8087a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8087c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8087e:	f013 0f08 	tst.w	r3, #8
   80882:	d109      	bne.n	80898 <pmc_switch_mck_to_pllack+0x28>
   80884:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80888:	4911      	ldr	r1, [pc, #68]	; (808d0 <pmc_switch_mck_to_pllack+0x60>)
   8088a:	e001      	b.n	80890 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8088c:	3b01      	subs	r3, #1
   8088e:	d019      	beq.n	808c4 <pmc_switch_mck_to_pllack+0x54>
=======
   8089c:	4b17      	ldr	r3, [pc, #92]	; (808fc <pmc_switch_mck_to_pllack+0x60>)
   8089e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   808a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   808a4:	4310      	orrs	r0, r2
   808a6:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   808a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   808aa:	f013 0f08 	tst.w	r3, #8
   808ae:	d109      	bne.n	808c4 <pmc_switch_mck_to_pllack+0x28>
   808b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   808b4:	4911      	ldr	r1, [pc, #68]	; (808fc <pmc_switch_mck_to_pllack+0x60>)
   808b6:	e001      	b.n	808bc <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   808b8:	3b01      	subs	r3, #1
   808ba:	d019      	beq.n	808f0 <pmc_switch_mck_to_pllack+0x54>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
<<<<<<< HEAD
   80890:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80892:	f012 0f08 	tst.w	r2, #8
   80896:	d0f9      	beq.n	8088c <pmc_switch_mck_to_pllack+0x1c>
=======
   808bc:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   808be:	f012 0f08 	tst.w	r2, #8
   808c2:	d0f9      	beq.n	808b8 <pmc_switch_mck_to_pllack+0x1c>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
<<<<<<< HEAD
   80898:	4b0d      	ldr	r3, [pc, #52]	; (808d0 <pmc_switch_mck_to_pllack+0x60>)
   8089a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8089c:	f022 0203 	bic.w	r2, r2, #3
   808a0:	f042 0202 	orr.w	r2, r2, #2
   808a4:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   808a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
   808a8:	f010 0008 	ands.w	r0, r0, #8
   808ac:	d10c      	bne.n	808c8 <pmc_switch_mck_to_pllack+0x58>
   808ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
   808b2:	4907      	ldr	r1, [pc, #28]	; (808d0 <pmc_switch_mck_to_pllack+0x60>)
   808b4:	e001      	b.n	808ba <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   808b6:	3b01      	subs	r3, #1
   808b8:	d008      	beq.n	808cc <pmc_switch_mck_to_pllack+0x5c>
=======
   808c4:	4b0d      	ldr	r3, [pc, #52]	; (808fc <pmc_switch_mck_to_pllack+0x60>)
   808c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   808c8:	f022 0203 	bic.w	r2, r2, #3
   808cc:	f042 0202 	orr.w	r2, r2, #2
   808d0:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   808d2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   808d4:	f010 0008 	ands.w	r0, r0, #8
   808d8:	d10c      	bne.n	808f4 <pmc_switch_mck_to_pllack+0x58>
   808da:	f44f 6300 	mov.w	r3, #2048	; 0x800
   808de:	4907      	ldr	r1, [pc, #28]	; (808fc <pmc_switch_mck_to_pllack+0x60>)
   808e0:	e001      	b.n	808e6 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   808e2:	3b01      	subs	r3, #1
   808e4:	d008      	beq.n	808f8 <pmc_switch_mck_to_pllack+0x5c>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
<<<<<<< HEAD
   808ba:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   808bc:	f012 0f08 	tst.w	r2, #8
   808c0:	d0f9      	beq.n	808b6 <pmc_switch_mck_to_pllack+0x46>
   808c2:	4770      	bx	lr
=======
   808e6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   808e8:	f012 0f08 	tst.w	r2, #8
   808ec:	d0f9      	beq.n	808e2 <pmc_switch_mck_to_pllack+0x46>
   808ee:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
<<<<<<< HEAD
   808c4:	2001      	movs	r0, #1
   808c6:	4770      	bx	lr
=======
   808f0:	2001      	movs	r0, #1
   808f2:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
<<<<<<< HEAD
   808c8:	2000      	movs	r0, #0
   808ca:	4770      	bx	lr
=======
   808f4:	2000      	movs	r0, #0
   808f6:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
<<<<<<< HEAD
   808cc:	2001      	movs	r0, #1
=======
   808f8:	2001      	movs	r0, #1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		}
	}

	return 0;
}
<<<<<<< HEAD
   808ce:	4770      	bx	lr
   808d0:	400e0600 	.word	0x400e0600

000808d4 <pmc_switch_mainck_to_xtal>:
=======
   808fa:	4770      	bx	lr
   808fc:	400e0600 	.word	0x400e0600

00080900 <pmc_switch_mainck_to_xtal>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
<<<<<<< HEAD
   808d4:	b138      	cbz	r0, 808e6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   808d6:	4911      	ldr	r1, [pc, #68]	; (8091c <pmc_switch_mainck_to_xtal+0x48>)
   808d8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   808da:	4a11      	ldr	r2, [pc, #68]	; (80920 <pmc_switch_mainck_to_xtal+0x4c>)
   808dc:	401a      	ands	r2, r3
   808de:	4b11      	ldr	r3, [pc, #68]	; (80924 <pmc_switch_mainck_to_xtal+0x50>)
   808e0:	4313      	orrs	r3, r2
=======
   80900:	b138      	cbz	r0, 80912 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80902:	4911      	ldr	r1, [pc, #68]	; (80948 <pmc_switch_mainck_to_xtal+0x48>)
   80904:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80906:	4a11      	ldr	r2, [pc, #68]	; (8094c <pmc_switch_mainck_to_xtal+0x4c>)
   80908:	401a      	ands	r2, r3
   8090a:	4b11      	ldr	r3, [pc, #68]	; (80950 <pmc_switch_mainck_to_xtal+0x50>)
   8090c:	4313      	orrs	r3, r2
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
<<<<<<< HEAD
   808e2:	620b      	str	r3, [r1, #32]
   808e4:	4770      	bx	lr
=======
   8090e:	620b      	str	r3, [r1, #32]
   80910:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
<<<<<<< HEAD
   808e6:	4a0d      	ldr	r2, [pc, #52]	; (8091c <pmc_switch_mainck_to_xtal+0x48>)
   808e8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   808ea:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   808ee:	f023 0303 	bic.w	r3, r3, #3
   808f2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   808f6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   808fa:	0209      	lsls	r1, r1, #8
   808fc:	b289      	uxth	r1, r1
=======
   80912:	4a0d      	ldr	r2, [pc, #52]	; (80948 <pmc_switch_mainck_to_xtal+0x48>)
   80914:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80916:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8091a:	f023 0303 	bic.w	r3, r3, #3
   8091e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80922:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80926:	0209      	lsls	r1, r1, #8
   80928:	b289      	uxth	r1, r1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
<<<<<<< HEAD
   808fe:	430b      	orrs	r3, r1
=======
   8092a:	430b      	orrs	r3, r1
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
<<<<<<< HEAD
   80900:	6213      	str	r3, [r2, #32]
=======
   8092c:	6213      	str	r3, [r2, #32]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
<<<<<<< HEAD
   80902:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80904:	f013 0f01 	tst.w	r3, #1
   80908:	d0fb      	beq.n	80902 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8090a:	4a04      	ldr	r2, [pc, #16]	; (8091c <pmc_switch_mainck_to_xtal+0x48>)
   8090c:	6a13      	ldr	r3, [r2, #32]
   8090e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80912:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80916:	6213      	str	r3, [r2, #32]
   80918:	4770      	bx	lr
   8091a:	bf00      	nop
   8091c:	400e0600 	.word	0x400e0600
   80920:	fec8fffc 	.word	0xfec8fffc
   80924:	01370002 	.word	0x01370002

00080928 <pmc_osc_is_ready_mainck>:
=======
   8092e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80930:	f013 0f01 	tst.w	r3, #1
   80934:	d0fb      	beq.n	8092e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80936:	4a04      	ldr	r2, [pc, #16]	; (80948 <pmc_switch_mainck_to_xtal+0x48>)
   80938:	6a13      	ldr	r3, [r2, #32]
   8093a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8093e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80942:	6213      	str	r3, [r2, #32]
   80944:	4770      	bx	lr
   80946:	bf00      	nop
   80948:	400e0600 	.word	0x400e0600
   8094c:	fec8fffc 	.word	0xfec8fffc
   80950:	01370002 	.word	0x01370002

00080954 <pmc_osc_is_ready_mainck>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
<<<<<<< HEAD
   80928:	4b02      	ldr	r3, [pc, #8]	; (80934 <pmc_osc_is_ready_mainck+0xc>)
   8092a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8092c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80930:	4770      	bx	lr
   80932:	bf00      	nop
   80934:	400e0600 	.word	0x400e0600

00080938 <pmc_disable_pllack>:
=======
   80954:	4b02      	ldr	r3, [pc, #8]	; (80960 <pmc_osc_is_ready_mainck+0xc>)
   80956:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80958:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8095c:	4770      	bx	lr
   8095e:	bf00      	nop
   80960:	400e0600 	.word	0x400e0600

00080964 <pmc_disable_pllack>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
<<<<<<< HEAD
   80938:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   8093c:	4b01      	ldr	r3, [pc, #4]	; (80944 <pmc_disable_pllack+0xc>)
   8093e:	629a      	str	r2, [r3, #40]	; 0x28
   80940:	4770      	bx	lr
   80942:	bf00      	nop
   80944:	400e0600 	.word	0x400e0600

00080948 <pmc_is_locked_pllack>:
=======
   80964:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80968:	4b01      	ldr	r3, [pc, #4]	; (80970 <pmc_disable_pllack+0xc>)
   8096a:	629a      	str	r2, [r3, #40]	; 0x28
   8096c:	4770      	bx	lr
   8096e:	bf00      	nop
   80970:	400e0600 	.word	0x400e0600

00080974 <pmc_is_locked_pllack>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
<<<<<<< HEAD
   80948:	4b02      	ldr	r3, [pc, #8]	; (80954 <pmc_is_locked_pllack+0xc>)
   8094a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8094c:	f000 0002 	and.w	r0, r0, #2
   80950:	4770      	bx	lr
   80952:	bf00      	nop
   80954:	400e0600 	.word	0x400e0600

00080958 <pmc_enable_periph_clk>:
=======
   80974:	4b02      	ldr	r3, [pc, #8]	; (80980 <pmc_is_locked_pllack+0xc>)
   80976:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80978:	f000 0002 	and.w	r0, r0, #2
   8097c:	4770      	bx	lr
   8097e:	bf00      	nop
   80980:	400e0600 	.word	0x400e0600

00080984 <pmc_enable_periph_clk>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
<<<<<<< HEAD
   80958:	282c      	cmp	r0, #44	; 0x2c
   8095a:	d820      	bhi.n	8099e <pmc_enable_periph_clk+0x46>
=======
   80984:	282c      	cmp	r0, #44	; 0x2c
   80986:	d820      	bhi.n	809ca <pmc_enable_periph_clk+0x46>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		return 1;
	}

	if (ul_id < 32) {
<<<<<<< HEAD
   8095c:	281f      	cmp	r0, #31
   8095e:	d80d      	bhi.n	8097c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80960:	4b12      	ldr	r3, [pc, #72]	; (809ac <pmc_enable_periph_clk+0x54>)
   80962:	699a      	ldr	r2, [r3, #24]
   80964:	2301      	movs	r3, #1
   80966:	4083      	lsls	r3, r0
   80968:	401a      	ands	r2, r3
   8096a:	4293      	cmp	r3, r2
   8096c:	d019      	beq.n	809a2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8096e:	2301      	movs	r3, #1
   80970:	fa03 f000 	lsl.w	r0, r3, r0
   80974:	4b0d      	ldr	r3, [pc, #52]	; (809ac <pmc_enable_periph_clk+0x54>)
   80976:	6118      	str	r0, [r3, #16]
=======
   80988:	281f      	cmp	r0, #31
   8098a:	d80d      	bhi.n	809a8 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8098c:	4b12      	ldr	r3, [pc, #72]	; (809d8 <pmc_enable_periph_clk+0x54>)
   8098e:	699a      	ldr	r2, [r3, #24]
   80990:	2301      	movs	r3, #1
   80992:	4083      	lsls	r3, r0
   80994:	401a      	ands	r2, r3
   80996:	4293      	cmp	r3, r2
   80998:	d019      	beq.n	809ce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8099a:	2301      	movs	r3, #1
   8099c:	fa03 f000 	lsl.w	r0, r3, r0
   809a0:	4b0d      	ldr	r3, [pc, #52]	; (809d8 <pmc_enable_periph_clk+0x54>)
   809a2:	6118      	str	r0, [r3, #16]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
<<<<<<< HEAD
   80978:	2000      	movs	r0, #0
   8097a:	4770      	bx	lr
=======
   809a4:	2000      	movs	r0, #0
   809a6:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
<<<<<<< HEAD
   8097c:	4b0b      	ldr	r3, [pc, #44]	; (809ac <pmc_enable_periph_clk+0x54>)
   8097e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
=======
   809a8:	4b0b      	ldr	r3, [pc, #44]	; (809d8 <pmc_enable_periph_clk+0x54>)
   809aa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
<<<<<<< HEAD
   80982:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80984:	2301      	movs	r3, #1
   80986:	4083      	lsls	r3, r0
   80988:	401a      	ands	r2, r3
   8098a:	4293      	cmp	r3, r2
   8098c:	d00b      	beq.n	809a6 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   8098e:	2301      	movs	r3, #1
   80990:	fa03 f000 	lsl.w	r0, r3, r0
   80994:	4b05      	ldr	r3, [pc, #20]	; (809ac <pmc_enable_periph_clk+0x54>)
   80996:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
=======
   809ae:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   809b0:	2301      	movs	r3, #1
   809b2:	4083      	lsls	r3, r0
   809b4:	401a      	ands	r2, r3
   809b6:	4293      	cmp	r3, r2
   809b8:	d00b      	beq.n	809d2 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   809ba:	2301      	movs	r3, #1
   809bc:	fa03 f000 	lsl.w	r0, r3, r0
   809c0:	4b05      	ldr	r3, [pc, #20]	; (809d8 <pmc_enable_periph_clk+0x54>)
   809c2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		}
#endif
	}

	return 0;
<<<<<<< HEAD
   8099a:	2000      	movs	r0, #0
   8099c:	4770      	bx	lr
=======
   809c6:	2000      	movs	r0, #0
   809c8:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
<<<<<<< HEAD
   8099e:	2001      	movs	r0, #1
   809a0:	4770      	bx	lr
=======
   809ca:	2001      	movs	r0, #1
   809cc:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
<<<<<<< HEAD
   809a2:	2000      	movs	r0, #0
   809a4:	4770      	bx	lr
   809a6:	2000      	movs	r0, #0
}
   809a8:	4770      	bx	lr
   809aa:	bf00      	nop
   809ac:	400e0600 	.word	0x400e0600

000809b0 <Dummy_Handler>:
=======
   809ce:	2000      	movs	r0, #0
   809d0:	4770      	bx	lr
   809d2:	2000      	movs	r0, #0
}
   809d4:	4770      	bx	lr
   809d6:	bf00      	nop
   809d8:	400e0600 	.word	0x400e0600

000809dc <Dummy_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
<<<<<<< HEAD
   809b0:	e7fe      	b.n	809b0 <Dummy_Handler>
   809b2:	bf00      	nop

000809b4 <Reset_Handler>:
=======
   809dc:	e7fe      	b.n	809dc <Dummy_Handler>
   809de:	bf00      	nop

000809e0 <Reset_Handler>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
<<<<<<< HEAD
   809b4:	b510      	push	{r4, lr}
=======
   809e0:	b510      	push	{r4, lr}
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
<<<<<<< HEAD
   809b6:	4b1e      	ldr	r3, [pc, #120]	; (80a30 <Reset_Handler+0x7c>)
   809b8:	4a1e      	ldr	r2, [pc, #120]	; (80a34 <Reset_Handler+0x80>)
   809ba:	429a      	cmp	r2, r3
   809bc:	d003      	beq.n	809c6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   809be:	4b1e      	ldr	r3, [pc, #120]	; (80a38 <Reset_Handler+0x84>)
   809c0:	4a1b      	ldr	r2, [pc, #108]	; (80a30 <Reset_Handler+0x7c>)
   809c2:	429a      	cmp	r2, r3
   809c4:	d304      	bcc.n	809d0 <Reset_Handler+0x1c>
=======
   809e2:	4b1e      	ldr	r3, [pc, #120]	; (80a5c <Reset_Handler+0x7c>)
   809e4:	4a1e      	ldr	r2, [pc, #120]	; (80a60 <Reset_Handler+0x80>)
   809e6:	429a      	cmp	r2, r3
   809e8:	d003      	beq.n	809f2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   809ea:	4b1e      	ldr	r3, [pc, #120]	; (80a64 <Reset_Handler+0x84>)
   809ec:	4a1b      	ldr	r2, [pc, #108]	; (80a5c <Reset_Handler+0x7c>)
   809ee:	429a      	cmp	r2, r3
   809f0:	d304      	bcc.n	809fc <Reset_Handler+0x1c>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
<<<<<<< HEAD
   809c6:	4b1d      	ldr	r3, [pc, #116]	; (80a3c <Reset_Handler+0x88>)
   809c8:	4a1d      	ldr	r2, [pc, #116]	; (80a40 <Reset_Handler+0x8c>)
   809ca:	429a      	cmp	r2, r3
   809cc:	d30f      	bcc.n	809ee <Reset_Handler+0x3a>
   809ce:	e01a      	b.n	80a06 <Reset_Handler+0x52>
   809d0:	4b1c      	ldr	r3, [pc, #112]	; (80a44 <Reset_Handler+0x90>)
   809d2:	4c1d      	ldr	r4, [pc, #116]	; (80a48 <Reset_Handler+0x94>)
   809d4:	1ae4      	subs	r4, r4, r3
   809d6:	f024 0403 	bic.w	r4, r4, #3
   809da:	3404      	adds	r4, #4
=======
   809f2:	4b1d      	ldr	r3, [pc, #116]	; (80a68 <Reset_Handler+0x88>)
   809f4:	4a1d      	ldr	r2, [pc, #116]	; (80a6c <Reset_Handler+0x8c>)
   809f6:	429a      	cmp	r2, r3
   809f8:	d30f      	bcc.n	80a1a <Reset_Handler+0x3a>
   809fa:	e01a      	b.n	80a32 <Reset_Handler+0x52>
   809fc:	4b1c      	ldr	r3, [pc, #112]	; (80a70 <Reset_Handler+0x90>)
   809fe:	4c1d      	ldr	r4, [pc, #116]	; (80a74 <Reset_Handler+0x94>)
   80a00:	1ae4      	subs	r4, r4, r3
   80a02:	f024 0403 	bic.w	r4, r4, #3
   80a06:	3404      	adds	r4, #4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
<<<<<<< HEAD
   809dc:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   809de:	4814      	ldr	r0, [pc, #80]	; (80a30 <Reset_Handler+0x7c>)
   809e0:	4914      	ldr	r1, [pc, #80]	; (80a34 <Reset_Handler+0x80>)
   809e2:	585a      	ldr	r2, [r3, r1]
   809e4:	501a      	str	r2, [r3, r0]
   809e6:	3304      	adds	r3, #4
=======
   80a08:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80a0a:	4814      	ldr	r0, [pc, #80]	; (80a5c <Reset_Handler+0x7c>)
   80a0c:	4914      	ldr	r1, [pc, #80]	; (80a60 <Reset_Handler+0x80>)
   80a0e:	585a      	ldr	r2, [r3, r1]
   80a10:	501a      	str	r2, [r3, r0]
   80a12:	3304      	adds	r3, #4
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
<<<<<<< HEAD
   809e8:	42a3      	cmp	r3, r4
   809ea:	d1fa      	bne.n	809e2 <Reset_Handler+0x2e>
   809ec:	e7eb      	b.n	809c6 <Reset_Handler+0x12>
   809ee:	4b17      	ldr	r3, [pc, #92]	; (80a4c <Reset_Handler+0x98>)
   809f0:	4917      	ldr	r1, [pc, #92]	; (80a50 <Reset_Handler+0x9c>)
   809f2:	1ac9      	subs	r1, r1, r3
   809f4:	f021 0103 	bic.w	r1, r1, #3
   809f8:	1d1a      	adds	r2, r3, #4
   809fa:	4411      	add	r1, r2
=======
   80a14:	42a3      	cmp	r3, r4
   80a16:	d1fa      	bne.n	80a0e <Reset_Handler+0x2e>
   80a18:	e7eb      	b.n	809f2 <Reset_Handler+0x12>
   80a1a:	4b17      	ldr	r3, [pc, #92]	; (80a78 <Reset_Handler+0x98>)
   80a1c:	4917      	ldr	r1, [pc, #92]	; (80a7c <Reset_Handler+0x9c>)
   80a1e:	1ac9      	subs	r1, r1, r3
   80a20:	f021 0103 	bic.w	r1, r1, #3
   80a24:	1d1a      	adds	r2, r3, #4
   80a26:	4411      	add	r1, r2
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
<<<<<<< HEAD
   809fc:	2200      	movs	r2, #0
   809fe:	f843 2f04 	str.w	r2, [r3, #4]!
=======
   80a28:	2200      	movs	r2, #0
   80a2a:	f843 2f04 	str.w	r2, [r3, #4]!
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
<<<<<<< HEAD
   80a02:	428b      	cmp	r3, r1
   80a04:	d1fb      	bne.n	809fe <Reset_Handler+0x4a>
=======
   80a2e:	428b      	cmp	r3, r1
   80a30:	d1fb      	bne.n	80a2a <Reset_Handler+0x4a>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
<<<<<<< HEAD
   80a06:	4a13      	ldr	r2, [pc, #76]	; (80a54 <Reset_Handler+0xa0>)
   80a08:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80a0c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80a10:	4911      	ldr	r1, [pc, #68]	; (80a58 <Reset_Handler+0xa4>)
   80a12:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80a14:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80a18:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80a1c:	d203      	bcs.n	80a26 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80a1e:	688a      	ldr	r2, [r1, #8]
   80a20:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80a24:	608a      	str	r2, [r1, #8]
=======
   80a32:	4a13      	ldr	r2, [pc, #76]	; (80a80 <Reset_Handler+0xa0>)
   80a34:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80a38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80a3c:	4911      	ldr	r1, [pc, #68]	; (80a84 <Reset_Handler+0xa4>)
   80a3e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80a40:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80a44:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80a48:	d203      	bcs.n	80a52 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80a4a:	688a      	ldr	r2, [r1, #8]
   80a4c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80a50:	608a      	str	r2, [r1, #8]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	}

	/* Initialize the C library */
	__libc_init_array();
<<<<<<< HEAD
   80a26:	4b0d      	ldr	r3, [pc, #52]	; (80a5c <Reset_Handler+0xa8>)
   80a28:	4798      	blx	r3

	/* Branch to main function */
	main();
   80a2a:	4b0d      	ldr	r3, [pc, #52]	; (80a60 <Reset_Handler+0xac>)
   80a2c:	4798      	blx	r3
   80a2e:	e7fe      	b.n	80a2e <Reset_Handler+0x7a>
   80a30:	20070000 	.word	0x20070000
   80a34:	00081598 	.word	0x00081598
   80a38:	20070984 	.word	0x20070984
   80a3c:	20070b74 	.word	0x20070b74
   80a40:	20070984 	.word	0x20070984
   80a44:	20070004 	.word	0x20070004
   80a48:	20070987 	.word	0x20070987
   80a4c:	20070980 	.word	0x20070980
   80a50:	20070b6f 	.word	0x20070b6f
   80a54:	00080000 	.word	0x00080000
   80a58:	e000ed00 	.word	0xe000ed00
   80a5c:	00080c7d 	.word	0x00080c7d
   80a60:	00080c21 	.word	0x00080c21

00080a64 <SystemCoreClockUpdate>:
=======
   80a52:	4b0d      	ldr	r3, [pc, #52]	; (80a88 <Reset_Handler+0xa8>)
   80a54:	4798      	blx	r3

	/* Branch to main function */
	main();
   80a56:	4b0d      	ldr	r3, [pc, #52]	; (80a8c <Reset_Handler+0xac>)
   80a58:	4798      	blx	r3
   80a5a:	e7fe      	b.n	80a5a <Reset_Handler+0x7a>
   80a5c:	20070000 	.word	0x20070000
   80a60:	00083e10 	.word	0x00083e10
   80a64:	2007099c 	.word	0x2007099c
   80a68:	20070af8 	.word	0x20070af8
   80a6c:	2007099c 	.word	0x2007099c
   80a70:	20070004 	.word	0x20070004
   80a74:	2007099f 	.word	0x2007099f
   80a78:	20070998 	.word	0x20070998
   80a7c:	20070af3 	.word	0x20070af3
   80a80:	00080000 	.word	0x00080000
   80a84:	e000ed00 	.word	0xe000ed00
   80a88:	00080de9 	.word	0x00080de9
   80a8c:	00080d4d 	.word	0x00080d4d

00080a90 <SystemCoreClockUpdate>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
<<<<<<< HEAD
   80a64:	4b3e      	ldr	r3, [pc, #248]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a68:	f003 0303 	and.w	r3, r3, #3
   80a6c:	2b03      	cmp	r3, #3
   80a6e:	d85f      	bhi.n	80b30 <SystemCoreClockUpdate+0xcc>
   80a70:	e8df f003 	tbb	[pc, r3]
   80a74:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80a78:	4b3a      	ldr	r3, [pc, #232]	; (80b64 <SystemCoreClockUpdate+0x100>)
   80a7a:	695b      	ldr	r3, [r3, #20]
   80a7c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80a80:	bf14      	ite	ne
   80a82:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80a86:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80a8a:	4b37      	ldr	r3, [pc, #220]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80a8c:	601a      	str	r2, [r3, #0]
   80a8e:	e04f      	b.n	80b30 <SystemCoreClockUpdate+0xcc>
=======
   80a90:	4b3e      	ldr	r3, [pc, #248]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a94:	f003 0303 	and.w	r3, r3, #3
   80a98:	2b03      	cmp	r3, #3
   80a9a:	d85f      	bhi.n	80b5c <SystemCoreClockUpdate+0xcc>
   80a9c:	e8df f003 	tbb	[pc, r3]
   80aa0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80aa4:	4b3a      	ldr	r3, [pc, #232]	; (80b90 <SystemCoreClockUpdate+0x100>)
   80aa6:	695b      	ldr	r3, [r3, #20]
   80aa8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80aac:	bf14      	ite	ne
   80aae:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80ab2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80ab6:	4b37      	ldr	r3, [pc, #220]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80ab8:	601a      	str	r2, [r3, #0]
   80aba:	e04f      	b.n	80b5c <SystemCoreClockUpdate+0xcc>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
<<<<<<< HEAD
   80a90:	4b33      	ldr	r3, [pc, #204]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80a92:	6a1b      	ldr	r3, [r3, #32]
   80a94:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80a98:	d003      	beq.n	80aa2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80a9a:	4a34      	ldr	r2, [pc, #208]	; (80b6c <SystemCoreClockUpdate+0x108>)
   80a9c:	4b32      	ldr	r3, [pc, #200]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80a9e:	601a      	str	r2, [r3, #0]
   80aa0:	e046      	b.n	80b30 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80aa2:	4a33      	ldr	r2, [pc, #204]	; (80b70 <SystemCoreClockUpdate+0x10c>)
   80aa4:	4b30      	ldr	r3, [pc, #192]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80aa6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80aa8:	4b2d      	ldr	r3, [pc, #180]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80aaa:	6a1b      	ldr	r3, [r3, #32]
   80aac:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ab0:	2b10      	cmp	r3, #16
   80ab2:	d002      	beq.n	80aba <SystemCoreClockUpdate+0x56>
   80ab4:	2b20      	cmp	r3, #32
   80ab6:	d004      	beq.n	80ac2 <SystemCoreClockUpdate+0x5e>
   80ab8:	e03a      	b.n	80b30 <SystemCoreClockUpdate+0xcc>
=======
   80abc:	4b33      	ldr	r3, [pc, #204]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80abe:	6a1b      	ldr	r3, [r3, #32]
   80ac0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ac4:	d003      	beq.n	80ace <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ac6:	4a34      	ldr	r2, [pc, #208]	; (80b98 <SystemCoreClockUpdate+0x108>)
   80ac8:	4b32      	ldr	r3, [pc, #200]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80aca:	601a      	str	r2, [r3, #0]
   80acc:	e046      	b.n	80b5c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ace:	4a33      	ldr	r2, [pc, #204]	; (80b9c <SystemCoreClockUpdate+0x10c>)
   80ad0:	4b30      	ldr	r3, [pc, #192]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80ad2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ad4:	4b2d      	ldr	r3, [pc, #180]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80ad6:	6a1b      	ldr	r3, [r3, #32]
   80ad8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80adc:	2b10      	cmp	r3, #16
   80ade:	d002      	beq.n	80ae6 <SystemCoreClockUpdate+0x56>
   80ae0:	2b20      	cmp	r3, #32
   80ae2:	d004      	beq.n	80aee <SystemCoreClockUpdate+0x5e>
   80ae4:	e03a      	b.n	80b5c <SystemCoreClockUpdate+0xcc>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
<<<<<<< HEAD
   80aba:	4a2e      	ldr	r2, [pc, #184]	; (80b74 <SystemCoreClockUpdate+0x110>)
   80abc:	4b2a      	ldr	r3, [pc, #168]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80abe:	601a      	str	r2, [r3, #0]
				break;
   80ac0:	e036      	b.n	80b30 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80ac2:	4a2a      	ldr	r2, [pc, #168]	; (80b6c <SystemCoreClockUpdate+0x108>)
   80ac4:	4b28      	ldr	r3, [pc, #160]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80ac6:	601a      	str	r2, [r3, #0]
				break;
   80ac8:	e032      	b.n	80b30 <SystemCoreClockUpdate+0xcc>
=======
   80ae6:	4a2e      	ldr	r2, [pc, #184]	; (80ba0 <SystemCoreClockUpdate+0x110>)
   80ae8:	4b2a      	ldr	r3, [pc, #168]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80aea:	601a      	str	r2, [r3, #0]
				break;
   80aec:	e036      	b.n	80b5c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80aee:	4a2a      	ldr	r2, [pc, #168]	; (80b98 <SystemCoreClockUpdate+0x108>)
   80af0:	4b28      	ldr	r3, [pc, #160]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80af2:	601a      	str	r2, [r3, #0]
				break;
   80af4:	e032      	b.n	80b5c <SystemCoreClockUpdate+0xcc>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
<<<<<<< HEAD
   80aca:	4b25      	ldr	r3, [pc, #148]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80acc:	6a1b      	ldr	r3, [r3, #32]
   80ace:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ad2:	d003      	beq.n	80adc <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ad4:	4a25      	ldr	r2, [pc, #148]	; (80b6c <SystemCoreClockUpdate+0x108>)
   80ad6:	4b24      	ldr	r3, [pc, #144]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80ad8:	601a      	str	r2, [r3, #0]
   80ada:	e012      	b.n	80b02 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80adc:	4a24      	ldr	r2, [pc, #144]	; (80b70 <SystemCoreClockUpdate+0x10c>)
   80ade:	4b22      	ldr	r3, [pc, #136]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80ae0:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ae2:	4b1f      	ldr	r3, [pc, #124]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80ae4:	6a1b      	ldr	r3, [r3, #32]
   80ae6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80aea:	2b10      	cmp	r3, #16
   80aec:	d002      	beq.n	80af4 <SystemCoreClockUpdate+0x90>
   80aee:	2b20      	cmp	r3, #32
   80af0:	d004      	beq.n	80afc <SystemCoreClockUpdate+0x98>
   80af2:	e006      	b.n	80b02 <SystemCoreClockUpdate+0x9e>
=======
   80af6:	4b25      	ldr	r3, [pc, #148]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80af8:	6a1b      	ldr	r3, [r3, #32]
   80afa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80afe:	d003      	beq.n	80b08 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b00:	4a25      	ldr	r2, [pc, #148]	; (80b98 <SystemCoreClockUpdate+0x108>)
   80b02:	4b24      	ldr	r3, [pc, #144]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80b04:	601a      	str	r2, [r3, #0]
   80b06:	e012      	b.n	80b2e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b08:	4a24      	ldr	r2, [pc, #144]	; (80b9c <SystemCoreClockUpdate+0x10c>)
   80b0a:	4b22      	ldr	r3, [pc, #136]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80b0c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b0e:	4b1f      	ldr	r3, [pc, #124]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80b10:	6a1b      	ldr	r3, [r3, #32]
   80b12:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b16:	2b10      	cmp	r3, #16
   80b18:	d002      	beq.n	80b20 <SystemCoreClockUpdate+0x90>
   80b1a:	2b20      	cmp	r3, #32
   80b1c:	d004      	beq.n	80b28 <SystemCoreClockUpdate+0x98>
   80b1e:	e006      	b.n	80b2e <SystemCoreClockUpdate+0x9e>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
<<<<<<< HEAD
   80af4:	4a1f      	ldr	r2, [pc, #124]	; (80b74 <SystemCoreClockUpdate+0x110>)
   80af6:	4b1c      	ldr	r3, [pc, #112]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80af8:	601a      	str	r2, [r3, #0]
				break;
   80afa:	e002      	b.n	80b02 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80afc:	4a1b      	ldr	r2, [pc, #108]	; (80b6c <SystemCoreClockUpdate+0x108>)
   80afe:	4b1a      	ldr	r3, [pc, #104]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80b00:	601a      	str	r2, [r3, #0]
=======
   80b20:	4a1f      	ldr	r2, [pc, #124]	; (80ba0 <SystemCoreClockUpdate+0x110>)
   80b22:	4b1c      	ldr	r3, [pc, #112]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80b24:	601a      	str	r2, [r3, #0]
				break;
   80b26:	e002      	b.n	80b2e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80b28:	4a1b      	ldr	r2, [pc, #108]	; (80b98 <SystemCoreClockUpdate+0x108>)
   80b2a:	4b1a      	ldr	r3, [pc, #104]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80b2c:	601a      	str	r2, [r3, #0]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
<<<<<<< HEAD
   80b02:	4b17      	ldr	r3, [pc, #92]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b06:	f003 0303 	and.w	r3, r3, #3
   80b0a:	2b02      	cmp	r3, #2
   80b0c:	d10d      	bne.n	80b2a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b0e:	4b14      	ldr	r3, [pc, #80]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80b10:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b12:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80b14:	4b14      	ldr	r3, [pc, #80]	; (80b68 <SystemCoreClockUpdate+0x104>)
=======
   80b2e:	4b17      	ldr	r3, [pc, #92]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b32:	f003 0303 	and.w	r3, r3, #3
   80b36:	2b02      	cmp	r3, #2
   80b38:	d10d      	bne.n	80b56 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b3a:	4b14      	ldr	r3, [pc, #80]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80b3c:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b3e:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80b40:	4b14      	ldr	r3, [pc, #80]	; (80b94 <SystemCoreClockUpdate+0x104>)
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
<<<<<<< HEAD
   80b16:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80b1a:	681a      	ldr	r2, [r3, #0]
   80b1c:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b20:	b2c9      	uxtb	r1, r1
   80b22:	fbb2 f2f1 	udiv	r2, r2, r1
   80b26:	601a      	str	r2, [r3, #0]
   80b28:	e002      	b.n	80b30 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80b2a:	4a13      	ldr	r2, [pc, #76]	; (80b78 <SystemCoreClockUpdate+0x114>)
   80b2c:	4b0e      	ldr	r3, [pc, #56]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80b2e:	601a      	str	r2, [r3, #0]
=======
   80b42:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80b46:	681a      	ldr	r2, [r3, #0]
   80b48:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b4c:	b2c9      	uxtb	r1, r1
   80b4e:	fbb2 f2f1 	udiv	r2, r2, r1
   80b52:	601a      	str	r2, [r3, #0]
   80b54:	e002      	b.n	80b5c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80b56:	4a13      	ldr	r2, [pc, #76]	; (80ba4 <SystemCoreClockUpdate+0x114>)
   80b58:	4b0e      	ldr	r3, [pc, #56]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80b5a:	601a      	str	r2, [r3, #0]
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
<<<<<<< HEAD
   80b30:	4b0b      	ldr	r3, [pc, #44]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b34:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b38:	2b70      	cmp	r3, #112	; 0x70
   80b3a:	d107      	bne.n	80b4c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80b3c:	4b0a      	ldr	r3, [pc, #40]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80b3e:	681a      	ldr	r2, [r3, #0]
   80b40:	490e      	ldr	r1, [pc, #56]	; (80b7c <SystemCoreClockUpdate+0x118>)
   80b42:	fba1 0202 	umull	r0, r2, r1, r2
   80b46:	0852      	lsrs	r2, r2, #1
   80b48:	601a      	str	r2, [r3, #0]
   80b4a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80b4c:	4b04      	ldr	r3, [pc, #16]	; (80b60 <SystemCoreClockUpdate+0xfc>)
   80b4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80b50:	4b05      	ldr	r3, [pc, #20]	; (80b68 <SystemCoreClockUpdate+0x104>)
   80b52:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80b56:	681a      	ldr	r2, [r3, #0]
   80b58:	40ca      	lsrs	r2, r1
   80b5a:	601a      	str	r2, [r3, #0]
   80b5c:	4770      	bx	lr
   80b5e:	bf00      	nop
   80b60:	400e0600 	.word	0x400e0600
   80b64:	400e1a10 	.word	0x400e1a10
   80b68:	20070140 	.word	0x20070140
   80b6c:	00b71b00 	.word	0x00b71b00
   80b70:	003d0900 	.word	0x003d0900
   80b74:	007a1200 	.word	0x007a1200
   80b78:	0e4e1c00 	.word	0x0e4e1c00
   80b7c:	aaaaaaab 	.word	0xaaaaaaab

00080b80 <_sbrk>:
=======
   80b5c:	4b0b      	ldr	r3, [pc, #44]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b60:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b64:	2b70      	cmp	r3, #112	; 0x70
   80b66:	d107      	bne.n	80b78 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80b68:	4b0a      	ldr	r3, [pc, #40]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80b6a:	681a      	ldr	r2, [r3, #0]
   80b6c:	490e      	ldr	r1, [pc, #56]	; (80ba8 <SystemCoreClockUpdate+0x118>)
   80b6e:	fba1 0202 	umull	r0, r2, r1, r2
   80b72:	0852      	lsrs	r2, r2, #1
   80b74:	601a      	str	r2, [r3, #0]
   80b76:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80b78:	4b04      	ldr	r3, [pc, #16]	; (80b8c <SystemCoreClockUpdate+0xfc>)
   80b7a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80b7c:	4b05      	ldr	r3, [pc, #20]	; (80b94 <SystemCoreClockUpdate+0x104>)
   80b7e:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80b82:	681a      	ldr	r2, [r3, #0]
   80b84:	40ca      	lsrs	r2, r1
   80b86:	601a      	str	r2, [r3, #0]
   80b88:	4770      	bx	lr
   80b8a:	bf00      	nop
   80b8c:	400e0600 	.word	0x400e0600
   80b90:	400e1a10 	.word	0x400e1a10
   80b94:	20070130 	.word	0x20070130
   80b98:	00b71b00 	.word	0x00b71b00
   80b9c:	003d0900 	.word	0x003d0900
   80ba0:	007a1200 	.word	0x007a1200
   80ba4:	0e4e1c00 	.word	0x0e4e1c00
   80ba8:	aaaaaaab 	.word	0xaaaaaaab

00080bac <_sbrk>:
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
<<<<<<< HEAD
   80b80:	4b09      	ldr	r3, [pc, #36]	; (80ba8 <_sbrk+0x28>)
   80b82:	681b      	ldr	r3, [r3, #0]
   80b84:	b913      	cbnz	r3, 80b8c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80b86:	4a09      	ldr	r2, [pc, #36]	; (80bac <_sbrk+0x2c>)
   80b88:	4b07      	ldr	r3, [pc, #28]	; (80ba8 <_sbrk+0x28>)
   80b8a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80b8c:	4b06      	ldr	r3, [pc, #24]	; (80ba8 <_sbrk+0x28>)
   80b8e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80b90:	181a      	adds	r2, r3, r0
   80b92:	4907      	ldr	r1, [pc, #28]	; (80bb0 <_sbrk+0x30>)
   80b94:	4291      	cmp	r1, r2
   80b96:	db04      	blt.n	80ba2 <_sbrk+0x22>
=======
   80bac:	4b09      	ldr	r3, [pc, #36]	; (80bd4 <_sbrk+0x28>)
   80bae:	681b      	ldr	r3, [r3, #0]
   80bb0:	b913      	cbnz	r3, 80bb8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80bb2:	4a09      	ldr	r2, [pc, #36]	; (80bd8 <_sbrk+0x2c>)
   80bb4:	4b07      	ldr	r3, [pc, #28]	; (80bd4 <_sbrk+0x28>)
   80bb6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80bb8:	4b06      	ldr	r3, [pc, #24]	; (80bd4 <_sbrk+0x28>)
   80bba:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80bbc:	181a      	adds	r2, r3, r0
   80bbe:	4907      	ldr	r1, [pc, #28]	; (80bdc <_sbrk+0x30>)
   80bc0:	4291      	cmp	r1, r2
   80bc2:	db04      	blt.n	80bce <_sbrk+0x22>
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		return (caddr_t) -1;	
	}

	heap += incr;
<<<<<<< HEAD
   80b98:	4610      	mov	r0, r2
   80b9a:	4a03      	ldr	r2, [pc, #12]	; (80ba8 <_sbrk+0x28>)
   80b9c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80b9e:	4618      	mov	r0, r3
   80ba0:	4770      	bx	lr
=======
   80bc4:	4610      	mov	r0, r2
   80bc6:	4a03      	ldr	r2, [pc, #12]	; (80bd4 <_sbrk+0x28>)
   80bc8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80bca:	4618      	mov	r0, r3
   80bcc:	4770      	bx	lr
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
<<<<<<< HEAD
   80ba2:	f04f 30ff 	mov.w	r0, #4294967295
=======
   80bce:	f04f 30ff 	mov.w	r0, #4294967295
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
<<<<<<< HEAD
   80ba6:	4770      	bx	lr
   80ba8:	20070a98 	.word	0x20070a98
   80bac:	20072b78 	.word	0x20072b78
   80bb0:	20087ffc 	.word	0x20087ffc

00080bb4 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80bb4:	b500      	push	{lr}
   80bb6:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&cdc_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80bb8:	4813      	ldr	r0, [pc, #76]	; (80c08 <USART0_Handler+0x54>)
   80bba:	f10d 0107 	add.w	r1, sp, #7
   80bbe:	2201      	movs	r2, #1
   80bc0:	4b12      	ldr	r3, [pc, #72]	; (80c0c <USART0_Handler+0x58>)
   80bc2:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80bc4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80bc6:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80bca:	2200      	movs	r2, #0
   80bcc:	4b10      	ldr	r3, [pc, #64]	; (80c10 <USART0_Handler+0x5c>)
   80bce:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   80bd0:	4b10      	ldr	r3, [pc, #64]	; (80c14 <USART0_Handler+0x60>)
   80bd2:	781a      	ldrb	r2, [r3, #0]
   80bd4:	3201      	adds	r2, #1
   80bd6:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80bd8:	4b0f      	ldr	r3, [pc, #60]	; (80c18 <USART0_Handler+0x64>)
   80bda:	781b      	ldrb	r3, [r3, #0]
   80bdc:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80be0:	4a0e      	ldr	r2, [pc, #56]	; (80c1c <USART0_Handler+0x68>)
   80be2:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80be4:	2b9b      	cmp	r3, #155	; 0x9b
   80be6:	d103      	bne.n	80bf0 <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80be8:	2200      	movs	r2, #0
   80bea:	4b0b      	ldr	r3, [pc, #44]	; (80c18 <USART0_Handler+0x64>)
   80bec:	701a      	strb	r2, [r3, #0]
   80bee:	e002      	b.n	80bf6 <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   80bf0:	3301      	adds	r3, #1
   80bf2:	4a09      	ldr	r2, [pc, #36]	; (80c18 <USART0_Handler+0x64>)
   80bf4:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80bf6:	2201      	movs	r2, #1
   80bf8:	4b05      	ldr	r3, [pc, #20]	; (80c10 <USART0_Handler+0x5c>)
   80bfa:	701a      	strb	r2, [r3, #0]
   80bfc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80c00:	b662      	cpsie	i
}
   80c02:	b003      	add	sp, #12
   80c04:	f85d fb04 	ldr.w	pc, [sp], #4
   80c08:	40098000 	.word	0x40098000
   80c0c:	00080161 	.word	0x00080161
   80c10:	2007013c 	.word	0x2007013c
   80c14:	20070b39 	.word	0x20070b39
   80c18:	20070b38 	.word	0x20070b38
   80c1c:	20070a9c 	.word	0x20070a9c

00080c20 <main>:


#define LED  IOPORT_CREATE_PIN(PIOB, 26) // digital pin 22

int main (void)
{
   80c20:	b580      	push	{r7, lr}
	sysclk_init();
   80c22:	4b10      	ldr	r3, [pc, #64]	; (80c64 <main+0x44>)
   80c24:	4798      	blx	r3
   80c26:	200b      	movs	r0, #11
   80c28:	4c0f      	ldr	r4, [pc, #60]	; (80c68 <main+0x48>)
   80c2a:	47a0      	blx	r4
   80c2c:	200c      	movs	r0, #12
   80c2e:	47a0      	blx	r4
   80c30:	200d      	movs	r0, #13
   80c32:	47a0      	blx	r4
   80c34:	200e      	movs	r0, #14
   80c36:	47a0      	blx	r4
    ioport_init();
	board_init();
   80c38:	4b0c      	ldr	r3, [pc, #48]	; (80c6c <main+0x4c>)
   80c3a:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80c3c:	4b0c      	ldr	r3, [pc, #48]	; (80c70 <main+0x50>)
   80c3e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80c42:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c44:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80c48:	461e      	mov	r6, r3
   80c4a:	4617      	mov	r7, r2
   80c4c:	4690      	mov	r8, r2
   80c4e:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
	/* Insert application code here, after the board has been initialized. */
	
	
	while(1){
		ioport_set_pin_level(LED, true);
		delay_ms(1000);
   80c52:	4d08      	ldr	r5, [pc, #32]	; (80c74 <main+0x54>)
   80c54:	4628      	mov	r0, r5
   80c56:	4c08      	ldr	r4, [pc, #32]	; (80c78 <main+0x58>)
   80c58:	47a0      	blx	r4
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80c5a:	6377      	str	r7, [r6, #52]	; 0x34
		ioport_set_pin_level(LED, false);
		delay_ms(1000);
   80c5c:	4628      	mov	r0, r5
   80c5e:	47a0      	blx	r4
   80c60:	e7f5      	b.n	80c4e <main+0x2e>
   80c62:	bf00      	nop
   80c64:	000804cd 	.word	0x000804cd
   80c68:	00080959 	.word	0x00080959
   80c6c:	00080531 	.word	0x00080531
   80c70:	400e1000 	.word	0x400e1000
   80c74:	005b8d80 	.word	0x005b8d80
   80c78:	20070001 	.word	0x20070001

00080c7c <__libc_init_array>:
   80c7c:	b570      	push	{r4, r5, r6, lr}
   80c7e:	4e0f      	ldr	r6, [pc, #60]	; (80cbc <__libc_init_array+0x40>)
   80c80:	4d0f      	ldr	r5, [pc, #60]	; (80cc0 <__libc_init_array+0x44>)
   80c82:	1b76      	subs	r6, r6, r5
   80c84:	10b6      	asrs	r6, r6, #2
   80c86:	d007      	beq.n	80c98 <__libc_init_array+0x1c>
   80c88:	3d04      	subs	r5, #4
   80c8a:	2400      	movs	r4, #0
   80c8c:	3401      	adds	r4, #1
   80c8e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80c92:	4798      	blx	r3
   80c94:	42a6      	cmp	r6, r4
   80c96:	d1f9      	bne.n	80c8c <__libc_init_array+0x10>
   80c98:	4e0a      	ldr	r6, [pc, #40]	; (80cc4 <__libc_init_array+0x48>)
   80c9a:	4d0b      	ldr	r5, [pc, #44]	; (80cc8 <__libc_init_array+0x4c>)
   80c9c:	f000 fc6a 	bl	81574 <_init>
   80ca0:	1b76      	subs	r6, r6, r5
   80ca2:	10b6      	asrs	r6, r6, #2
   80ca4:	d008      	beq.n	80cb8 <__libc_init_array+0x3c>
   80ca6:	3d04      	subs	r5, #4
   80ca8:	2400      	movs	r4, #0
   80caa:	3401      	adds	r4, #1
   80cac:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80cb0:	4798      	blx	r3
   80cb2:	42a6      	cmp	r6, r4
   80cb4:	d1f9      	bne.n	80caa <__libc_init_array+0x2e>
   80cb6:	bd70      	pop	{r4, r5, r6, pc}
   80cb8:	bd70      	pop	{r4, r5, r6, pc}
   80cba:	bf00      	nop
   80cbc:	00081580 	.word	0x00081580
   80cc0:	00081580 	.word	0x00081580
   80cc4:	00081588 	.word	0x00081588
   80cc8:	00081580 	.word	0x00081580

00080ccc <register_fini>:
   80ccc:	4b02      	ldr	r3, [pc, #8]	; (80cd8 <register_fini+0xc>)
   80cce:	b113      	cbz	r3, 80cd6 <register_fini+0xa>
   80cd0:	4802      	ldr	r0, [pc, #8]	; (80cdc <register_fini+0x10>)
   80cd2:	f000 b805 	b.w	80ce0 <atexit>
   80cd6:	4770      	bx	lr
   80cd8:	00000000 	.word	0x00000000
   80cdc:	00080ced 	.word	0x00080ced

00080ce0 <atexit>:
   80ce0:	4601      	mov	r1, r0
   80ce2:	2000      	movs	r0, #0
   80ce4:	4602      	mov	r2, r0
   80ce6:	4603      	mov	r3, r0
   80ce8:	f000 bbec 	b.w	814c4 <__register_exitproc>

00080cec <__libc_fini_array>:
   80cec:	b538      	push	{r3, r4, r5, lr}
   80cee:	4d09      	ldr	r5, [pc, #36]	; (80d14 <__libc_fini_array+0x28>)
   80cf0:	4c09      	ldr	r4, [pc, #36]	; (80d18 <__libc_fini_array+0x2c>)
   80cf2:	1b64      	subs	r4, r4, r5
   80cf4:	10a4      	asrs	r4, r4, #2
   80cf6:	bf18      	it	ne
   80cf8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   80cfc:	d005      	beq.n	80d0a <__libc_fini_array+0x1e>
   80cfe:	3c01      	subs	r4, #1
   80d00:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   80d04:	4798      	blx	r3
   80d06:	2c00      	cmp	r4, #0
   80d08:	d1f9      	bne.n	80cfe <__libc_fini_array+0x12>
   80d0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80d0e:	f000 bc3b 	b.w	81588 <_fini>
   80d12:	bf00      	nop
   80d14:	00081594 	.word	0x00081594
   80d18:	00081598 	.word	0x00081598

00080d1c <_malloc_trim_r>:
   80d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d1e:	4d23      	ldr	r5, [pc, #140]	; (80dac <_malloc_trim_r+0x90>)
   80d20:	460f      	mov	r7, r1
   80d22:	4604      	mov	r4, r0
   80d24:	f000 fbb8 	bl	81498 <__malloc_lock>
   80d28:	68ab      	ldr	r3, [r5, #8]
   80d2a:	685e      	ldr	r6, [r3, #4]
   80d2c:	f026 0603 	bic.w	r6, r6, #3
   80d30:	1bf1      	subs	r1, r6, r7
   80d32:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   80d36:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   80d3a:	f021 010f 	bic.w	r1, r1, #15
   80d3e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   80d42:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   80d46:	db07      	blt.n	80d58 <_malloc_trim_r+0x3c>
   80d48:	4620      	mov	r0, r4
   80d4a:	2100      	movs	r1, #0
   80d4c:	f000 fba8 	bl	814a0 <_sbrk_r>
   80d50:	68ab      	ldr	r3, [r5, #8]
   80d52:	4433      	add	r3, r6
   80d54:	4298      	cmp	r0, r3
   80d56:	d004      	beq.n	80d62 <_malloc_trim_r+0x46>
   80d58:	4620      	mov	r0, r4
   80d5a:	f000 fb9f 	bl	8149c <__malloc_unlock>
   80d5e:	2000      	movs	r0, #0
   80d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d62:	4620      	mov	r0, r4
   80d64:	4279      	negs	r1, r7
   80d66:	f000 fb9b 	bl	814a0 <_sbrk_r>
   80d6a:	3001      	adds	r0, #1
   80d6c:	d00d      	beq.n	80d8a <_malloc_trim_r+0x6e>
   80d6e:	4b10      	ldr	r3, [pc, #64]	; (80db0 <_malloc_trim_r+0x94>)
   80d70:	68aa      	ldr	r2, [r5, #8]
   80d72:	6819      	ldr	r1, [r3, #0]
   80d74:	1bf6      	subs	r6, r6, r7
   80d76:	f046 0601 	orr.w	r6, r6, #1
   80d7a:	4620      	mov	r0, r4
   80d7c:	1bc9      	subs	r1, r1, r7
   80d7e:	6056      	str	r6, [r2, #4]
   80d80:	6019      	str	r1, [r3, #0]
   80d82:	f000 fb8b 	bl	8149c <__malloc_unlock>
   80d86:	2001      	movs	r0, #1
   80d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d8a:	4620      	mov	r0, r4
   80d8c:	2100      	movs	r1, #0
   80d8e:	f000 fb87 	bl	814a0 <_sbrk_r>
   80d92:	68ab      	ldr	r3, [r5, #8]
   80d94:	1ac2      	subs	r2, r0, r3
   80d96:	2a0f      	cmp	r2, #15
   80d98:	ddde      	ble.n	80d58 <_malloc_trim_r+0x3c>
   80d9a:	4d06      	ldr	r5, [pc, #24]	; (80db4 <_malloc_trim_r+0x98>)
   80d9c:	4904      	ldr	r1, [pc, #16]	; (80db0 <_malloc_trim_r+0x94>)
   80d9e:	682d      	ldr	r5, [r5, #0]
   80da0:	f042 0201 	orr.w	r2, r2, #1
   80da4:	1b40      	subs	r0, r0, r5
   80da6:	605a      	str	r2, [r3, #4]
   80da8:	6008      	str	r0, [r1, #0]
   80daa:	e7d5      	b.n	80d58 <_malloc_trim_r+0x3c>
   80dac:	20070574 	.word	0x20070574
   80db0:	20070b48 	.word	0x20070b48
   80db4:	20070980 	.word	0x20070980

00080db8 <_free_r>:
   80db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80dbc:	460d      	mov	r5, r1
   80dbe:	4606      	mov	r6, r0
   80dc0:	2900      	cmp	r1, #0
   80dc2:	d055      	beq.n	80e70 <_free_r+0xb8>
   80dc4:	f000 fb68 	bl	81498 <__malloc_lock>
   80dc8:	f855 1c04 	ldr.w	r1, [r5, #-4]
   80dcc:	f8df c170 	ldr.w	ip, [pc, #368]	; 80f40 <_free_r+0x188>
   80dd0:	f1a5 0408 	sub.w	r4, r5, #8
   80dd4:	f021 0301 	bic.w	r3, r1, #1
   80dd8:	18e2      	adds	r2, r4, r3
   80dda:	f8dc 0008 	ldr.w	r0, [ip, #8]
   80dde:	6857      	ldr	r7, [r2, #4]
   80de0:	4290      	cmp	r0, r2
   80de2:	f027 0703 	bic.w	r7, r7, #3
   80de6:	d068      	beq.n	80eba <_free_r+0x102>
   80de8:	f011 0101 	ands.w	r1, r1, #1
   80dec:	6057      	str	r7, [r2, #4]
   80dee:	d032      	beq.n	80e56 <_free_r+0x9e>
   80df0:	2100      	movs	r1, #0
   80df2:	19d0      	adds	r0, r2, r7
   80df4:	6840      	ldr	r0, [r0, #4]
   80df6:	07c0      	lsls	r0, r0, #31
   80df8:	d406      	bmi.n	80e08 <_free_r+0x50>
   80dfa:	443b      	add	r3, r7
   80dfc:	6890      	ldr	r0, [r2, #8]
   80dfe:	2900      	cmp	r1, #0
   80e00:	d04d      	beq.n	80e9e <_free_r+0xe6>
   80e02:	68d2      	ldr	r2, [r2, #12]
   80e04:	60c2      	str	r2, [r0, #12]
   80e06:	6090      	str	r0, [r2, #8]
   80e08:	f043 0201 	orr.w	r2, r3, #1
   80e0c:	6062      	str	r2, [r4, #4]
   80e0e:	50e3      	str	r3, [r4, r3]
   80e10:	b9e1      	cbnz	r1, 80e4c <_free_r+0x94>
   80e12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   80e16:	d32d      	bcc.n	80e74 <_free_r+0xbc>
   80e18:	0a5a      	lsrs	r2, r3, #9
   80e1a:	2a04      	cmp	r2, #4
   80e1c:	d869      	bhi.n	80ef2 <_free_r+0x13a>
   80e1e:	0998      	lsrs	r0, r3, #6
   80e20:	3038      	adds	r0, #56	; 0x38
   80e22:	0041      	lsls	r1, r0, #1
   80e24:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   80e28:	f8dc 2008 	ldr.w	r2, [ip, #8]
   80e2c:	4944      	ldr	r1, [pc, #272]	; (80f40 <_free_r+0x188>)
   80e2e:	4562      	cmp	r2, ip
   80e30:	d065      	beq.n	80efe <_free_r+0x146>
   80e32:	6851      	ldr	r1, [r2, #4]
   80e34:	f021 0103 	bic.w	r1, r1, #3
   80e38:	428b      	cmp	r3, r1
   80e3a:	d202      	bcs.n	80e42 <_free_r+0x8a>
   80e3c:	6892      	ldr	r2, [r2, #8]
   80e3e:	4594      	cmp	ip, r2
   80e40:	d1f7      	bne.n	80e32 <_free_r+0x7a>
   80e42:	68d3      	ldr	r3, [r2, #12]
   80e44:	60e3      	str	r3, [r4, #12]
   80e46:	60a2      	str	r2, [r4, #8]
   80e48:	609c      	str	r4, [r3, #8]
   80e4a:	60d4      	str	r4, [r2, #12]
   80e4c:	4630      	mov	r0, r6
   80e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   80e52:	f000 bb23 	b.w	8149c <__malloc_unlock>
   80e56:	f855 5c08 	ldr.w	r5, [r5, #-8]
   80e5a:	f10c 0808 	add.w	r8, ip, #8
   80e5e:	1b64      	subs	r4, r4, r5
   80e60:	68a0      	ldr	r0, [r4, #8]
   80e62:	442b      	add	r3, r5
   80e64:	4540      	cmp	r0, r8
   80e66:	d042      	beq.n	80eee <_free_r+0x136>
   80e68:	68e5      	ldr	r5, [r4, #12]
   80e6a:	60c5      	str	r5, [r0, #12]
   80e6c:	60a8      	str	r0, [r5, #8]
   80e6e:	e7c0      	b.n	80df2 <_free_r+0x3a>
   80e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e74:	08db      	lsrs	r3, r3, #3
   80e76:	109a      	asrs	r2, r3, #2
   80e78:	2001      	movs	r0, #1
   80e7a:	4090      	lsls	r0, r2
   80e7c:	f8dc 1004 	ldr.w	r1, [ip, #4]
   80e80:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   80e84:	689a      	ldr	r2, [r3, #8]
   80e86:	4301      	orrs	r1, r0
   80e88:	60a2      	str	r2, [r4, #8]
   80e8a:	60e3      	str	r3, [r4, #12]
   80e8c:	f8cc 1004 	str.w	r1, [ip, #4]
   80e90:	4630      	mov	r0, r6
   80e92:	609c      	str	r4, [r3, #8]
   80e94:	60d4      	str	r4, [r2, #12]
   80e96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   80e9a:	f000 baff 	b.w	8149c <__malloc_unlock>
   80e9e:	4d29      	ldr	r5, [pc, #164]	; (80f44 <_free_r+0x18c>)
   80ea0:	42a8      	cmp	r0, r5
   80ea2:	d1ae      	bne.n	80e02 <_free_r+0x4a>
   80ea4:	f043 0201 	orr.w	r2, r3, #1
   80ea8:	f8cc 4014 	str.w	r4, [ip, #20]
   80eac:	f8cc 4010 	str.w	r4, [ip, #16]
   80eb0:	60e0      	str	r0, [r4, #12]
   80eb2:	60a0      	str	r0, [r4, #8]
   80eb4:	6062      	str	r2, [r4, #4]
   80eb6:	50e3      	str	r3, [r4, r3]
   80eb8:	e7c8      	b.n	80e4c <_free_r+0x94>
   80eba:	441f      	add	r7, r3
   80ebc:	07cb      	lsls	r3, r1, #31
   80ebe:	d407      	bmi.n	80ed0 <_free_r+0x118>
   80ec0:	f855 1c08 	ldr.w	r1, [r5, #-8]
   80ec4:	1a64      	subs	r4, r4, r1
   80ec6:	68e3      	ldr	r3, [r4, #12]
   80ec8:	68a2      	ldr	r2, [r4, #8]
   80eca:	440f      	add	r7, r1
   80ecc:	60d3      	str	r3, [r2, #12]
   80ece:	609a      	str	r2, [r3, #8]
   80ed0:	4b1d      	ldr	r3, [pc, #116]	; (80f48 <_free_r+0x190>)
   80ed2:	f047 0201 	orr.w	r2, r7, #1
   80ed6:	681b      	ldr	r3, [r3, #0]
   80ed8:	6062      	str	r2, [r4, #4]
   80eda:	429f      	cmp	r7, r3
   80edc:	f8cc 4008 	str.w	r4, [ip, #8]
   80ee0:	d3b4      	bcc.n	80e4c <_free_r+0x94>
   80ee2:	4b1a      	ldr	r3, [pc, #104]	; (80f4c <_free_r+0x194>)
   80ee4:	4630      	mov	r0, r6
   80ee6:	6819      	ldr	r1, [r3, #0]
   80ee8:	f7ff ff18 	bl	80d1c <_malloc_trim_r>
   80eec:	e7ae      	b.n	80e4c <_free_r+0x94>
   80eee:	2101      	movs	r1, #1
   80ef0:	e77f      	b.n	80df2 <_free_r+0x3a>
   80ef2:	2a14      	cmp	r2, #20
   80ef4:	d80b      	bhi.n	80f0e <_free_r+0x156>
   80ef6:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   80efa:	0041      	lsls	r1, r0, #1
   80efc:	e792      	b.n	80e24 <_free_r+0x6c>
   80efe:	1080      	asrs	r0, r0, #2
   80f00:	2501      	movs	r5, #1
   80f02:	4085      	lsls	r5, r0
   80f04:	6848      	ldr	r0, [r1, #4]
   80f06:	4613      	mov	r3, r2
   80f08:	4328      	orrs	r0, r5
   80f0a:	6048      	str	r0, [r1, #4]
   80f0c:	e79a      	b.n	80e44 <_free_r+0x8c>
   80f0e:	2a54      	cmp	r2, #84	; 0x54
   80f10:	d803      	bhi.n	80f1a <_free_r+0x162>
   80f12:	0b18      	lsrs	r0, r3, #12
   80f14:	306e      	adds	r0, #110	; 0x6e
   80f16:	0041      	lsls	r1, r0, #1
   80f18:	e784      	b.n	80e24 <_free_r+0x6c>
   80f1a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   80f1e:	d803      	bhi.n	80f28 <_free_r+0x170>
   80f20:	0bd8      	lsrs	r0, r3, #15
   80f22:	3077      	adds	r0, #119	; 0x77
   80f24:	0041      	lsls	r1, r0, #1
   80f26:	e77d      	b.n	80e24 <_free_r+0x6c>
   80f28:	f240 5154 	movw	r1, #1364	; 0x554
   80f2c:	428a      	cmp	r2, r1
   80f2e:	d803      	bhi.n	80f38 <_free_r+0x180>
   80f30:	0c98      	lsrs	r0, r3, #18
   80f32:	307c      	adds	r0, #124	; 0x7c
   80f34:	0041      	lsls	r1, r0, #1
   80f36:	e775      	b.n	80e24 <_free_r+0x6c>
   80f38:	21fc      	movs	r1, #252	; 0xfc
   80f3a:	207e      	movs	r0, #126	; 0x7e
   80f3c:	e772      	b.n	80e24 <_free_r+0x6c>
   80f3e:	bf00      	nop
   80f40:	20070574 	.word	0x20070574
   80f44:	2007057c 	.word	0x2007057c
   80f48:	2007097c 	.word	0x2007097c
   80f4c:	20070b44 	.word	0x20070b44

00080f50 <malloc>:
   80f50:	4b02      	ldr	r3, [pc, #8]	; (80f5c <malloc+0xc>)
   80f52:	4601      	mov	r1, r0
   80f54:	6818      	ldr	r0, [r3, #0]
   80f56:	f000 b803 	b.w	80f60 <_malloc_r>
   80f5a:	bf00      	nop
   80f5c:	20070570 	.word	0x20070570

00080f60 <_malloc_r>:
   80f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80f64:	f101 050b 	add.w	r5, r1, #11
   80f68:	2d16      	cmp	r5, #22
   80f6a:	b083      	sub	sp, #12
   80f6c:	4606      	mov	r6, r0
   80f6e:	d927      	bls.n	80fc0 <_malloc_r+0x60>
   80f70:	f035 0507 	bics.w	r5, r5, #7
   80f74:	d427      	bmi.n	80fc6 <_malloc_r+0x66>
   80f76:	42a9      	cmp	r1, r5
   80f78:	d825      	bhi.n	80fc6 <_malloc_r+0x66>
   80f7a:	4630      	mov	r0, r6
   80f7c:	f000 fa8c 	bl	81498 <__malloc_lock>
   80f80:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   80f84:	d226      	bcs.n	80fd4 <_malloc_r+0x74>
   80f86:	4fc1      	ldr	r7, [pc, #772]	; (8128c <_malloc_r+0x32c>)
   80f88:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   80f8c:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   80f90:	68dc      	ldr	r4, [r3, #12]
   80f92:	429c      	cmp	r4, r3
   80f94:	f000 81d2 	beq.w	8133c <_malloc_r+0x3dc>
   80f98:	6863      	ldr	r3, [r4, #4]
   80f9a:	68e2      	ldr	r2, [r4, #12]
   80f9c:	f023 0303 	bic.w	r3, r3, #3
   80fa0:	4423      	add	r3, r4
   80fa2:	6858      	ldr	r0, [r3, #4]
   80fa4:	68a1      	ldr	r1, [r4, #8]
   80fa6:	f040 0501 	orr.w	r5, r0, #1
   80faa:	60ca      	str	r2, [r1, #12]
   80fac:	4630      	mov	r0, r6
   80fae:	6091      	str	r1, [r2, #8]
   80fb0:	605d      	str	r5, [r3, #4]
   80fb2:	f000 fa73 	bl	8149c <__malloc_unlock>
   80fb6:	3408      	adds	r4, #8
   80fb8:	4620      	mov	r0, r4
   80fba:	b003      	add	sp, #12
   80fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80fc0:	2510      	movs	r5, #16
   80fc2:	42a9      	cmp	r1, r5
   80fc4:	d9d9      	bls.n	80f7a <_malloc_r+0x1a>
   80fc6:	2400      	movs	r4, #0
   80fc8:	230c      	movs	r3, #12
   80fca:	4620      	mov	r0, r4
   80fcc:	6033      	str	r3, [r6, #0]
   80fce:	b003      	add	sp, #12
   80fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80fd4:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   80fd8:	f000 8089 	beq.w	810ee <_malloc_r+0x18e>
   80fdc:	f1bc 0f04 	cmp.w	ip, #4
   80fe0:	f200 8160 	bhi.w	812a4 <_malloc_r+0x344>
   80fe4:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   80fe8:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   80fec:	ea4f 014c 	mov.w	r1, ip, lsl #1
   80ff0:	4fa6      	ldr	r7, [pc, #664]	; (8128c <_malloc_r+0x32c>)
   80ff2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   80ff6:	68cc      	ldr	r4, [r1, #12]
   80ff8:	42a1      	cmp	r1, r4
   80ffa:	d105      	bne.n	81008 <_malloc_r+0xa8>
   80ffc:	e00c      	b.n	81018 <_malloc_r+0xb8>
   80ffe:	2b00      	cmp	r3, #0
   81000:	da79      	bge.n	810f6 <_malloc_r+0x196>
   81002:	68e4      	ldr	r4, [r4, #12]
   81004:	42a1      	cmp	r1, r4
   81006:	d007      	beq.n	81018 <_malloc_r+0xb8>
   81008:	6862      	ldr	r2, [r4, #4]
   8100a:	f022 0203 	bic.w	r2, r2, #3
   8100e:	1b53      	subs	r3, r2, r5
   81010:	2b0f      	cmp	r3, #15
   81012:	ddf4      	ble.n	80ffe <_malloc_r+0x9e>
   81014:	f10c 3cff 	add.w	ip, ip, #4294967295
   81018:	f10c 0c01 	add.w	ip, ip, #1
   8101c:	4b9b      	ldr	r3, [pc, #620]	; (8128c <_malloc_r+0x32c>)
   8101e:	693c      	ldr	r4, [r7, #16]
   81020:	f103 0e08 	add.w	lr, r3, #8
   81024:	4574      	cmp	r4, lr
   81026:	f000 817e 	beq.w	81326 <_malloc_r+0x3c6>
   8102a:	6861      	ldr	r1, [r4, #4]
   8102c:	f021 0103 	bic.w	r1, r1, #3
   81030:	1b4a      	subs	r2, r1, r5
   81032:	2a0f      	cmp	r2, #15
   81034:	f300 8164 	bgt.w	81300 <_malloc_r+0x3a0>
   81038:	2a00      	cmp	r2, #0
   8103a:	f8c3 e014 	str.w	lr, [r3, #20]
   8103e:	f8c3 e010 	str.w	lr, [r3, #16]
   81042:	da69      	bge.n	81118 <_malloc_r+0x1b8>
   81044:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   81048:	f080 813a 	bcs.w	812c0 <_malloc_r+0x360>
   8104c:	08c9      	lsrs	r1, r1, #3
   8104e:	108a      	asrs	r2, r1, #2
   81050:	f04f 0801 	mov.w	r8, #1
   81054:	fa08 f802 	lsl.w	r8, r8, r2
   81058:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   8105c:	685a      	ldr	r2, [r3, #4]
   8105e:	6888      	ldr	r0, [r1, #8]
   81060:	ea48 0202 	orr.w	r2, r8, r2
   81064:	60a0      	str	r0, [r4, #8]
   81066:	60e1      	str	r1, [r4, #12]
   81068:	605a      	str	r2, [r3, #4]
   8106a:	608c      	str	r4, [r1, #8]
   8106c:	60c4      	str	r4, [r0, #12]
   8106e:	ea4f 03ac 	mov.w	r3, ip, asr #2
   81072:	2001      	movs	r0, #1
   81074:	4098      	lsls	r0, r3
   81076:	4290      	cmp	r0, r2
   81078:	d85b      	bhi.n	81132 <_malloc_r+0x1d2>
   8107a:	4202      	tst	r2, r0
   8107c:	d106      	bne.n	8108c <_malloc_r+0x12c>
   8107e:	f02c 0c03 	bic.w	ip, ip, #3
   81082:	0040      	lsls	r0, r0, #1
   81084:	4202      	tst	r2, r0
   81086:	f10c 0c04 	add.w	ip, ip, #4
   8108a:	d0fa      	beq.n	81082 <_malloc_r+0x122>
   8108c:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   81090:	4644      	mov	r4, r8
   81092:	46e1      	mov	r9, ip
   81094:	68e3      	ldr	r3, [r4, #12]
   81096:	429c      	cmp	r4, r3
   81098:	d107      	bne.n	810aa <_malloc_r+0x14a>
   8109a:	e146      	b.n	8132a <_malloc_r+0x3ca>
   8109c:	2a00      	cmp	r2, #0
   8109e:	f280 8157 	bge.w	81350 <_malloc_r+0x3f0>
   810a2:	68db      	ldr	r3, [r3, #12]
   810a4:	429c      	cmp	r4, r3
   810a6:	f000 8140 	beq.w	8132a <_malloc_r+0x3ca>
   810aa:	6859      	ldr	r1, [r3, #4]
   810ac:	f021 0103 	bic.w	r1, r1, #3
   810b0:	1b4a      	subs	r2, r1, r5
   810b2:	2a0f      	cmp	r2, #15
   810b4:	ddf2      	ble.n	8109c <_malloc_r+0x13c>
   810b6:	461c      	mov	r4, r3
   810b8:	f854 cf08 	ldr.w	ip, [r4, #8]!
   810bc:	68d9      	ldr	r1, [r3, #12]
   810be:	f045 0901 	orr.w	r9, r5, #1
   810c2:	f042 0801 	orr.w	r8, r2, #1
   810c6:	441d      	add	r5, r3
   810c8:	f8c3 9004 	str.w	r9, [r3, #4]
   810cc:	4630      	mov	r0, r6
   810ce:	f8cc 100c 	str.w	r1, [ip, #12]
   810d2:	f8c1 c008 	str.w	ip, [r1, #8]
   810d6:	617d      	str	r5, [r7, #20]
   810d8:	613d      	str	r5, [r7, #16]
   810da:	f8c5 e00c 	str.w	lr, [r5, #12]
   810de:	f8c5 e008 	str.w	lr, [r5, #8]
   810e2:	f8c5 8004 	str.w	r8, [r5, #4]
   810e6:	50aa      	str	r2, [r5, r2]
   810e8:	f000 f9d8 	bl	8149c <__malloc_unlock>
   810ec:	e764      	b.n	80fb8 <_malloc_r+0x58>
   810ee:	217e      	movs	r1, #126	; 0x7e
   810f0:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   810f4:	e77c      	b.n	80ff0 <_malloc_r+0x90>
   810f6:	4422      	add	r2, r4
   810f8:	6850      	ldr	r0, [r2, #4]
   810fa:	68e3      	ldr	r3, [r4, #12]
   810fc:	68a1      	ldr	r1, [r4, #8]
   810fe:	f040 0501 	orr.w	r5, r0, #1
   81102:	60cb      	str	r3, [r1, #12]
   81104:	4630      	mov	r0, r6
   81106:	6099      	str	r1, [r3, #8]
   81108:	6055      	str	r5, [r2, #4]
   8110a:	f000 f9c7 	bl	8149c <__malloc_unlock>
   8110e:	3408      	adds	r4, #8
   81110:	4620      	mov	r0, r4
   81112:	b003      	add	sp, #12
   81114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81118:	4421      	add	r1, r4
   8111a:	684b      	ldr	r3, [r1, #4]
   8111c:	4630      	mov	r0, r6
   8111e:	f043 0301 	orr.w	r3, r3, #1
   81122:	604b      	str	r3, [r1, #4]
   81124:	f000 f9ba 	bl	8149c <__malloc_unlock>
   81128:	3408      	adds	r4, #8
   8112a:	4620      	mov	r0, r4
   8112c:	b003      	add	sp, #12
   8112e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81132:	68bc      	ldr	r4, [r7, #8]
   81134:	6863      	ldr	r3, [r4, #4]
   81136:	f023 0903 	bic.w	r9, r3, #3
   8113a:	45a9      	cmp	r9, r5
   8113c:	d304      	bcc.n	81148 <_malloc_r+0x1e8>
   8113e:	ebc5 0309 	rsb	r3, r5, r9
   81142:	2b0f      	cmp	r3, #15
   81144:	f300 8091 	bgt.w	8126a <_malloc_r+0x30a>
   81148:	4b51      	ldr	r3, [pc, #324]	; (81290 <_malloc_r+0x330>)
   8114a:	4a52      	ldr	r2, [pc, #328]	; (81294 <_malloc_r+0x334>)
   8114c:	6819      	ldr	r1, [r3, #0]
   8114e:	6813      	ldr	r3, [r2, #0]
   81150:	eb05 0a01 	add.w	sl, r5, r1
   81154:	3301      	adds	r3, #1
   81156:	eb04 0b09 	add.w	fp, r4, r9
   8115a:	f000 8161 	beq.w	81420 <_malloc_r+0x4c0>
   8115e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   81162:	f10a 0a0f 	add.w	sl, sl, #15
   81166:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   8116a:	f02a 0a0f 	bic.w	sl, sl, #15
   8116e:	4630      	mov	r0, r6
   81170:	4651      	mov	r1, sl
   81172:	9201      	str	r2, [sp, #4]
   81174:	f000 f994 	bl	814a0 <_sbrk_r>
   81178:	f1b0 3fff 	cmp.w	r0, #4294967295
   8117c:	4680      	mov	r8, r0
   8117e:	9a01      	ldr	r2, [sp, #4]
   81180:	f000 8101 	beq.w	81386 <_malloc_r+0x426>
   81184:	4583      	cmp	fp, r0
   81186:	f200 80fb 	bhi.w	81380 <_malloc_r+0x420>
   8118a:	f8df c114 	ldr.w	ip, [pc, #276]	; 812a0 <_malloc_r+0x340>
   8118e:	45c3      	cmp	fp, r8
   81190:	f8dc 3000 	ldr.w	r3, [ip]
   81194:	4453      	add	r3, sl
   81196:	f8cc 3000 	str.w	r3, [ip]
   8119a:	f000 814a 	beq.w	81432 <_malloc_r+0x4d2>
   8119e:	6812      	ldr	r2, [r2, #0]
   811a0:	493c      	ldr	r1, [pc, #240]	; (81294 <_malloc_r+0x334>)
   811a2:	3201      	adds	r2, #1
   811a4:	bf1b      	ittet	ne
   811a6:	ebcb 0b08 	rsbne	fp, fp, r8
   811aa:	445b      	addne	r3, fp
   811ac:	f8c1 8000 	streq.w	r8, [r1]
   811b0:	f8cc 3000 	strne.w	r3, [ip]
   811b4:	f018 0307 	ands.w	r3, r8, #7
   811b8:	f000 8114 	beq.w	813e4 <_malloc_r+0x484>
   811bc:	f1c3 0208 	rsb	r2, r3, #8
   811c0:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   811c4:	4490      	add	r8, r2
   811c6:	3308      	adds	r3, #8
   811c8:	44c2      	add	sl, r8
   811ca:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   811ce:	ebca 0a03 	rsb	sl, sl, r3
   811d2:	4651      	mov	r1, sl
   811d4:	4630      	mov	r0, r6
   811d6:	f8cd c004 	str.w	ip, [sp, #4]
   811da:	f000 f961 	bl	814a0 <_sbrk_r>
   811de:	1c43      	adds	r3, r0, #1
   811e0:	f8dd c004 	ldr.w	ip, [sp, #4]
   811e4:	f000 8135 	beq.w	81452 <_malloc_r+0x4f2>
   811e8:	ebc8 0200 	rsb	r2, r8, r0
   811ec:	4452      	add	r2, sl
   811ee:	f042 0201 	orr.w	r2, r2, #1
   811f2:	f8dc 3000 	ldr.w	r3, [ip]
   811f6:	42bc      	cmp	r4, r7
   811f8:	4453      	add	r3, sl
   811fa:	f8c7 8008 	str.w	r8, [r7, #8]
   811fe:	f8cc 3000 	str.w	r3, [ip]
   81202:	f8c8 2004 	str.w	r2, [r8, #4]
   81206:	f8df a098 	ldr.w	sl, [pc, #152]	; 812a0 <_malloc_r+0x340>
   8120a:	d015      	beq.n	81238 <_malloc_r+0x2d8>
   8120c:	f1b9 0f0f 	cmp.w	r9, #15
   81210:	f240 80eb 	bls.w	813ea <_malloc_r+0x48a>
   81214:	6861      	ldr	r1, [r4, #4]
   81216:	f1a9 020c 	sub.w	r2, r9, #12
   8121a:	f022 0207 	bic.w	r2, r2, #7
   8121e:	f001 0101 	and.w	r1, r1, #1
   81222:	ea42 0e01 	orr.w	lr, r2, r1
   81226:	2005      	movs	r0, #5
   81228:	18a1      	adds	r1, r4, r2
   8122a:	2a0f      	cmp	r2, #15
   8122c:	f8c4 e004 	str.w	lr, [r4, #4]
   81230:	6048      	str	r0, [r1, #4]
   81232:	6088      	str	r0, [r1, #8]
   81234:	f200 8111 	bhi.w	8145a <_malloc_r+0x4fa>
   81238:	4a17      	ldr	r2, [pc, #92]	; (81298 <_malloc_r+0x338>)
   8123a:	68bc      	ldr	r4, [r7, #8]
   8123c:	6811      	ldr	r1, [r2, #0]
   8123e:	428b      	cmp	r3, r1
   81240:	bf88      	it	hi
   81242:	6013      	strhi	r3, [r2, #0]
   81244:	4a15      	ldr	r2, [pc, #84]	; (8129c <_malloc_r+0x33c>)
   81246:	6811      	ldr	r1, [r2, #0]
   81248:	428b      	cmp	r3, r1
   8124a:	bf88      	it	hi
   8124c:	6013      	strhi	r3, [r2, #0]
   8124e:	6862      	ldr	r2, [r4, #4]
   81250:	f022 0203 	bic.w	r2, r2, #3
   81254:	4295      	cmp	r5, r2
   81256:	ebc5 0302 	rsb	r3, r5, r2
   8125a:	d801      	bhi.n	81260 <_malloc_r+0x300>
   8125c:	2b0f      	cmp	r3, #15
   8125e:	dc04      	bgt.n	8126a <_malloc_r+0x30a>
   81260:	4630      	mov	r0, r6
   81262:	f000 f91b 	bl	8149c <__malloc_unlock>
   81266:	2400      	movs	r4, #0
   81268:	e6a6      	b.n	80fb8 <_malloc_r+0x58>
   8126a:	f045 0201 	orr.w	r2, r5, #1
   8126e:	f043 0301 	orr.w	r3, r3, #1
   81272:	4425      	add	r5, r4
   81274:	6062      	str	r2, [r4, #4]
   81276:	4630      	mov	r0, r6
   81278:	60bd      	str	r5, [r7, #8]
   8127a:	606b      	str	r3, [r5, #4]
   8127c:	f000 f90e 	bl	8149c <__malloc_unlock>
   81280:	3408      	adds	r4, #8
   81282:	4620      	mov	r0, r4
   81284:	b003      	add	sp, #12
   81286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8128a:	bf00      	nop
   8128c:	20070574 	.word	0x20070574
   81290:	20070b44 	.word	0x20070b44
   81294:	20070980 	.word	0x20070980
   81298:	20070b40 	.word	0x20070b40
   8129c:	20070b3c 	.word	0x20070b3c
   812a0:	20070b48 	.word	0x20070b48
   812a4:	f1bc 0f14 	cmp.w	ip, #20
   812a8:	d961      	bls.n	8136e <_malloc_r+0x40e>
   812aa:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   812ae:	f200 808f 	bhi.w	813d0 <_malloc_r+0x470>
   812b2:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   812b6:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   812ba:	ea4f 014c 	mov.w	r1, ip, lsl #1
   812be:	e697      	b.n	80ff0 <_malloc_r+0x90>
   812c0:	0a4b      	lsrs	r3, r1, #9
   812c2:	2b04      	cmp	r3, #4
   812c4:	d958      	bls.n	81378 <_malloc_r+0x418>
   812c6:	2b14      	cmp	r3, #20
   812c8:	f200 80ad 	bhi.w	81426 <_malloc_r+0x4c6>
   812cc:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   812d0:	0050      	lsls	r0, r2, #1
   812d2:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   812d6:	6883      	ldr	r3, [r0, #8]
   812d8:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 81494 <_malloc_r+0x534>
   812dc:	4283      	cmp	r3, r0
   812de:	f000 808a 	beq.w	813f6 <_malloc_r+0x496>
   812e2:	685a      	ldr	r2, [r3, #4]
   812e4:	f022 0203 	bic.w	r2, r2, #3
   812e8:	4291      	cmp	r1, r2
   812ea:	d202      	bcs.n	812f2 <_malloc_r+0x392>
   812ec:	689b      	ldr	r3, [r3, #8]
   812ee:	4298      	cmp	r0, r3
   812f0:	d1f7      	bne.n	812e2 <_malloc_r+0x382>
   812f2:	68d9      	ldr	r1, [r3, #12]
   812f4:	687a      	ldr	r2, [r7, #4]
   812f6:	60e1      	str	r1, [r4, #12]
   812f8:	60a3      	str	r3, [r4, #8]
   812fa:	608c      	str	r4, [r1, #8]
   812fc:	60dc      	str	r4, [r3, #12]
   812fe:	e6b6      	b.n	8106e <_malloc_r+0x10e>
   81300:	f045 0701 	orr.w	r7, r5, #1
   81304:	f042 0101 	orr.w	r1, r2, #1
   81308:	4425      	add	r5, r4
   8130a:	6067      	str	r7, [r4, #4]
   8130c:	4630      	mov	r0, r6
   8130e:	615d      	str	r5, [r3, #20]
   81310:	611d      	str	r5, [r3, #16]
   81312:	f8c5 e00c 	str.w	lr, [r5, #12]
   81316:	f8c5 e008 	str.w	lr, [r5, #8]
   8131a:	6069      	str	r1, [r5, #4]
   8131c:	50aa      	str	r2, [r5, r2]
   8131e:	3408      	adds	r4, #8
   81320:	f000 f8bc 	bl	8149c <__malloc_unlock>
   81324:	e648      	b.n	80fb8 <_malloc_r+0x58>
   81326:	685a      	ldr	r2, [r3, #4]
   81328:	e6a1      	b.n	8106e <_malloc_r+0x10e>
   8132a:	f109 0901 	add.w	r9, r9, #1
   8132e:	f019 0f03 	tst.w	r9, #3
   81332:	f104 0408 	add.w	r4, r4, #8
   81336:	f47f aead 	bne.w	81094 <_malloc_r+0x134>
   8133a:	e02d      	b.n	81398 <_malloc_r+0x438>
   8133c:	f104 0308 	add.w	r3, r4, #8
   81340:	6964      	ldr	r4, [r4, #20]
   81342:	42a3      	cmp	r3, r4
   81344:	bf08      	it	eq
   81346:	f10c 0c02 	addeq.w	ip, ip, #2
   8134a:	f43f ae67 	beq.w	8101c <_malloc_r+0xbc>
   8134e:	e623      	b.n	80f98 <_malloc_r+0x38>
   81350:	4419      	add	r1, r3
   81352:	6848      	ldr	r0, [r1, #4]
   81354:	461c      	mov	r4, r3
   81356:	f854 2f08 	ldr.w	r2, [r4, #8]!
   8135a:	68db      	ldr	r3, [r3, #12]
   8135c:	f040 0501 	orr.w	r5, r0, #1
   81360:	604d      	str	r5, [r1, #4]
   81362:	4630      	mov	r0, r6
   81364:	60d3      	str	r3, [r2, #12]
   81366:	609a      	str	r2, [r3, #8]
   81368:	f000 f898 	bl	8149c <__malloc_unlock>
   8136c:	e624      	b.n	80fb8 <_malloc_r+0x58>
   8136e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   81372:	ea4f 014c 	mov.w	r1, ip, lsl #1
   81376:	e63b      	b.n	80ff0 <_malloc_r+0x90>
   81378:	098a      	lsrs	r2, r1, #6
   8137a:	3238      	adds	r2, #56	; 0x38
   8137c:	0050      	lsls	r0, r2, #1
   8137e:	e7a8      	b.n	812d2 <_malloc_r+0x372>
   81380:	42bc      	cmp	r4, r7
   81382:	f43f af02 	beq.w	8118a <_malloc_r+0x22a>
   81386:	68bc      	ldr	r4, [r7, #8]
   81388:	6862      	ldr	r2, [r4, #4]
   8138a:	f022 0203 	bic.w	r2, r2, #3
   8138e:	e761      	b.n	81254 <_malloc_r+0x2f4>
   81390:	f8d8 8000 	ldr.w	r8, [r8]
   81394:	4598      	cmp	r8, r3
   81396:	d17a      	bne.n	8148e <_malloc_r+0x52e>
   81398:	f01c 0f03 	tst.w	ip, #3
   8139c:	f1a8 0308 	sub.w	r3, r8, #8
   813a0:	f10c 3cff 	add.w	ip, ip, #4294967295
   813a4:	d1f4      	bne.n	81390 <_malloc_r+0x430>
   813a6:	687b      	ldr	r3, [r7, #4]
   813a8:	ea23 0300 	bic.w	r3, r3, r0
   813ac:	607b      	str	r3, [r7, #4]
   813ae:	0040      	lsls	r0, r0, #1
   813b0:	4298      	cmp	r0, r3
   813b2:	f63f aebe 	bhi.w	81132 <_malloc_r+0x1d2>
   813b6:	2800      	cmp	r0, #0
   813b8:	f43f aebb 	beq.w	81132 <_malloc_r+0x1d2>
   813bc:	4203      	tst	r3, r0
   813be:	46cc      	mov	ip, r9
   813c0:	f47f ae64 	bne.w	8108c <_malloc_r+0x12c>
   813c4:	0040      	lsls	r0, r0, #1
   813c6:	4203      	tst	r3, r0
   813c8:	f10c 0c04 	add.w	ip, ip, #4
   813cc:	d0fa      	beq.n	813c4 <_malloc_r+0x464>
   813ce:	e65d      	b.n	8108c <_malloc_r+0x12c>
   813d0:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   813d4:	d819      	bhi.n	8140a <_malloc_r+0x4aa>
   813d6:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   813da:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   813de:	ea4f 014c 	mov.w	r1, ip, lsl #1
   813e2:	e605      	b.n	80ff0 <_malloc_r+0x90>
   813e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   813e8:	e6ee      	b.n	811c8 <_malloc_r+0x268>
   813ea:	2301      	movs	r3, #1
   813ec:	f8c8 3004 	str.w	r3, [r8, #4]
   813f0:	4644      	mov	r4, r8
   813f2:	2200      	movs	r2, #0
   813f4:	e72e      	b.n	81254 <_malloc_r+0x2f4>
   813f6:	1092      	asrs	r2, r2, #2
   813f8:	2001      	movs	r0, #1
   813fa:	4090      	lsls	r0, r2
   813fc:	f8d8 2004 	ldr.w	r2, [r8, #4]
   81400:	4619      	mov	r1, r3
   81402:	4302      	orrs	r2, r0
   81404:	f8c8 2004 	str.w	r2, [r8, #4]
   81408:	e775      	b.n	812f6 <_malloc_r+0x396>
   8140a:	f240 5354 	movw	r3, #1364	; 0x554
   8140e:	459c      	cmp	ip, r3
   81410:	d81b      	bhi.n	8144a <_malloc_r+0x4ea>
   81412:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   81416:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8141a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8141e:	e5e7      	b.n	80ff0 <_malloc_r+0x90>
   81420:	f10a 0a10 	add.w	sl, sl, #16
   81424:	e6a3      	b.n	8116e <_malloc_r+0x20e>
   81426:	2b54      	cmp	r3, #84	; 0x54
   81428:	d81f      	bhi.n	8146a <_malloc_r+0x50a>
   8142a:	0b0a      	lsrs	r2, r1, #12
   8142c:	326e      	adds	r2, #110	; 0x6e
   8142e:	0050      	lsls	r0, r2, #1
   81430:	e74f      	b.n	812d2 <_malloc_r+0x372>
   81432:	f3cb 010b 	ubfx	r1, fp, #0, #12
   81436:	2900      	cmp	r1, #0
   81438:	f47f aeb1 	bne.w	8119e <_malloc_r+0x23e>
   8143c:	eb0a 0109 	add.w	r1, sl, r9
   81440:	68ba      	ldr	r2, [r7, #8]
   81442:	f041 0101 	orr.w	r1, r1, #1
   81446:	6051      	str	r1, [r2, #4]
   81448:	e6f6      	b.n	81238 <_malloc_r+0x2d8>
   8144a:	21fc      	movs	r1, #252	; 0xfc
   8144c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   81450:	e5ce      	b.n	80ff0 <_malloc_r+0x90>
   81452:	2201      	movs	r2, #1
   81454:	f04f 0a00 	mov.w	sl, #0
   81458:	e6cb      	b.n	811f2 <_malloc_r+0x292>
   8145a:	f104 0108 	add.w	r1, r4, #8
   8145e:	4630      	mov	r0, r6
   81460:	f7ff fcaa 	bl	80db8 <_free_r>
   81464:	f8da 3000 	ldr.w	r3, [sl]
   81468:	e6e6      	b.n	81238 <_malloc_r+0x2d8>
   8146a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8146e:	d803      	bhi.n	81478 <_malloc_r+0x518>
   81470:	0bca      	lsrs	r2, r1, #15
   81472:	3277      	adds	r2, #119	; 0x77
   81474:	0050      	lsls	r0, r2, #1
   81476:	e72c      	b.n	812d2 <_malloc_r+0x372>
   81478:	f240 5254 	movw	r2, #1364	; 0x554
   8147c:	4293      	cmp	r3, r2
   8147e:	d803      	bhi.n	81488 <_malloc_r+0x528>
   81480:	0c8a      	lsrs	r2, r1, #18
   81482:	327c      	adds	r2, #124	; 0x7c
   81484:	0050      	lsls	r0, r2, #1
   81486:	e724      	b.n	812d2 <_malloc_r+0x372>
   81488:	20fc      	movs	r0, #252	; 0xfc
   8148a:	227e      	movs	r2, #126	; 0x7e
   8148c:	e721      	b.n	812d2 <_malloc_r+0x372>
   8148e:	687b      	ldr	r3, [r7, #4]
   81490:	e78d      	b.n	813ae <_malloc_r+0x44e>
   81492:	bf00      	nop
   81494:	20070574 	.word	0x20070574

00081498 <__malloc_lock>:
   81498:	4770      	bx	lr
   8149a:	bf00      	nop

0008149c <__malloc_unlock>:
   8149c:	4770      	bx	lr
   8149e:	bf00      	nop

000814a0 <_sbrk_r>:
   814a0:	b538      	push	{r3, r4, r5, lr}
   814a2:	4c07      	ldr	r4, [pc, #28]	; (814c0 <_sbrk_r+0x20>)
   814a4:	2300      	movs	r3, #0
   814a6:	4605      	mov	r5, r0
   814a8:	4608      	mov	r0, r1
   814aa:	6023      	str	r3, [r4, #0]
   814ac:	f7ff fb68 	bl	80b80 <_sbrk>
   814b0:	1c43      	adds	r3, r0, #1
   814b2:	d000      	beq.n	814b6 <_sbrk_r+0x16>
   814b4:	bd38      	pop	{r3, r4, r5, pc}
   814b6:	6823      	ldr	r3, [r4, #0]
   814b8:	2b00      	cmp	r3, #0
   814ba:	d0fb      	beq.n	814b4 <_sbrk_r+0x14>
   814bc:	602b      	str	r3, [r5, #0]
   814be:	bd38      	pop	{r3, r4, r5, pc}
   814c0:	20070b70 	.word	0x20070b70

000814c4 <__register_exitproc>:
   814c4:	b5f0      	push	{r4, r5, r6, r7, lr}
   814c6:	4c27      	ldr	r4, [pc, #156]	; (81564 <__register_exitproc+0xa0>)
   814c8:	b085      	sub	sp, #20
   814ca:	6826      	ldr	r6, [r4, #0]
   814cc:	4607      	mov	r7, r0
   814ce:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   814d2:	2c00      	cmp	r4, #0
   814d4:	d040      	beq.n	81558 <__register_exitproc+0x94>
   814d6:	6865      	ldr	r5, [r4, #4]
   814d8:	2d1f      	cmp	r5, #31
   814da:	dd1e      	ble.n	8151a <__register_exitproc+0x56>
   814dc:	4822      	ldr	r0, [pc, #136]	; (81568 <__register_exitproc+0xa4>)
   814de:	b918      	cbnz	r0, 814e8 <__register_exitproc+0x24>
   814e0:	f04f 30ff 	mov.w	r0, #4294967295
   814e4:	b005      	add	sp, #20
   814e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   814e8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   814ec:	9103      	str	r1, [sp, #12]
   814ee:	9202      	str	r2, [sp, #8]
   814f0:	9301      	str	r3, [sp, #4]
   814f2:	f7ff fd2d 	bl	80f50 <malloc>
   814f6:	9903      	ldr	r1, [sp, #12]
   814f8:	4604      	mov	r4, r0
   814fa:	9a02      	ldr	r2, [sp, #8]
   814fc:	9b01      	ldr	r3, [sp, #4]
   814fe:	2800      	cmp	r0, #0
   81500:	d0ee      	beq.n	814e0 <__register_exitproc+0x1c>
   81502:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   81506:	2000      	movs	r0, #0
   81508:	6025      	str	r5, [r4, #0]
   8150a:	6060      	str	r0, [r4, #4]
   8150c:	4605      	mov	r5, r0
   8150e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   81512:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   81516:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8151a:	b93f      	cbnz	r7, 8152c <__register_exitproc+0x68>
   8151c:	1c6b      	adds	r3, r5, #1
   8151e:	2000      	movs	r0, #0
   81520:	3502      	adds	r5, #2
   81522:	6063      	str	r3, [r4, #4]
   81524:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   81528:	b005      	add	sp, #20
   8152a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8152c:	2601      	movs	r6, #1
   8152e:	40ae      	lsls	r6, r5
   81530:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   81534:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   81538:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8153c:	2f02      	cmp	r7, #2
   8153e:	ea42 0206 	orr.w	r2, r2, r6
   81542:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   81546:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8154a:	d1e7      	bne.n	8151c <__register_exitproc+0x58>
   8154c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   81550:	431e      	orrs	r6, r3
   81552:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   81556:	e7e1      	b.n	8151c <__register_exitproc+0x58>
   81558:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8155c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   81560:	e7b9      	b.n	814d6 <__register_exitproc+0x12>
   81562:	bf00      	nop
   81564:	00081570 	.word	0x00081570
   81568:	00080f51 	.word	0x00080f51
   8156c:	00000043 	.word	0x00000043

00081570 <_global_impure_ptr>:
   81570:	20070148                                H.. 

00081574 <_init>:
   81574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81576:	bf00      	nop
   81578:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8157a:	bc08      	pop	{r3}
   8157c:	469e      	mov	lr, r3
   8157e:	4770      	bx	lr

00081580 <__init_array_start>:
   81580:	00080ccd 	.word	0x00080ccd

00081584 <__frame_dummy_init_array_entry>:
   81584:	00080119                                ....

00081588 <_fini>:
   81588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8158a:	bf00      	nop
   8158c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8158e:	bc08      	pop	{r3}
   81590:	469e      	mov	lr, r3
   81592:	4770      	bx	lr

00081594 <__fini_array_start>:
   81594:	000800f5 	.word	0x000800f5
=======
   80bd2:	4770      	bx	lr
   80bd4:	20070ab0 	.word	0x20070ab0
   80bd8:	20072af8 	.word	0x20072af8
   80bdc:	20087ffc 	.word	0x20087ffc

00080be0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80be0:	f04f 30ff 	mov.w	r0, #4294967295
   80be4:	4770      	bx	lr
   80be6:	bf00      	nop

00080be8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80be8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80bec:	604b      	str	r3, [r1, #4]

	return 0;
}
   80bee:	2000      	movs	r0, #0
   80bf0:	4770      	bx	lr
   80bf2:	bf00      	nop

00080bf4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80bf4:	2001      	movs	r0, #1
   80bf6:	4770      	bx	lr

00080bf8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80bf8:	2000      	movs	r0, #0
   80bfa:	4770      	bx	lr

00080bfc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
   80bfe:	b083      	sub	sp, #12
   80c00:	4604      	mov	r4, r0
   80c02:	460d      	mov	r5, r1
	uint32_t val = 0;
   80c04:	2300      	movs	r3, #0
   80c06:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80c08:	4b1f      	ldr	r3, [pc, #124]	; (80c88 <usart_serial_getchar+0x8c>)
   80c0a:	4298      	cmp	r0, r3
   80c0c:	d107      	bne.n	80c1e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80c0e:	461f      	mov	r7, r3
   80c10:	4e1e      	ldr	r6, [pc, #120]	; (80c8c <usart_serial_getchar+0x90>)
   80c12:	4638      	mov	r0, r7
   80c14:	4629      	mov	r1, r5
   80c16:	47b0      	blx	r6
   80c18:	2800      	cmp	r0, #0
   80c1a:	d1fa      	bne.n	80c12 <usart_serial_getchar+0x16>
   80c1c:	e019      	b.n	80c52 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80c1e:	4b1c      	ldr	r3, [pc, #112]	; (80c90 <usart_serial_getchar+0x94>)
   80c20:	4298      	cmp	r0, r3
   80c22:	d109      	bne.n	80c38 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80c24:	461f      	mov	r7, r3
   80c26:	4e1b      	ldr	r6, [pc, #108]	; (80c94 <usart_serial_getchar+0x98>)
   80c28:	4638      	mov	r0, r7
   80c2a:	a901      	add	r1, sp, #4
   80c2c:	47b0      	blx	r6
   80c2e:	2800      	cmp	r0, #0
   80c30:	d1fa      	bne.n	80c28 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80c32:	9b01      	ldr	r3, [sp, #4]
   80c34:	702b      	strb	r3, [r5, #0]
   80c36:	e019      	b.n	80c6c <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80c38:	4b17      	ldr	r3, [pc, #92]	; (80c98 <usart_serial_getchar+0x9c>)
   80c3a:	4298      	cmp	r0, r3
   80c3c:	d109      	bne.n	80c52 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80c3e:	461e      	mov	r6, r3
   80c40:	4c14      	ldr	r4, [pc, #80]	; (80c94 <usart_serial_getchar+0x98>)
   80c42:	4630      	mov	r0, r6
   80c44:	a901      	add	r1, sp, #4
   80c46:	47a0      	blx	r4
   80c48:	2800      	cmp	r0, #0
   80c4a:	d1fa      	bne.n	80c42 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80c4c:	9b01      	ldr	r3, [sp, #4]
   80c4e:	702b      	strb	r3, [r5, #0]
   80c50:	e018      	b.n	80c84 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80c52:	4b12      	ldr	r3, [pc, #72]	; (80c9c <usart_serial_getchar+0xa0>)
   80c54:	429c      	cmp	r4, r3
   80c56:	d109      	bne.n	80c6c <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80c58:	461e      	mov	r6, r3
   80c5a:	4c0e      	ldr	r4, [pc, #56]	; (80c94 <usart_serial_getchar+0x98>)
   80c5c:	4630      	mov	r0, r6
   80c5e:	a901      	add	r1, sp, #4
   80c60:	47a0      	blx	r4
   80c62:	2800      	cmp	r0, #0
   80c64:	d1fa      	bne.n	80c5c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80c66:	9b01      	ldr	r3, [sp, #4]
   80c68:	702b      	strb	r3, [r5, #0]
   80c6a:	e00b      	b.n	80c84 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80c6c:	4b0c      	ldr	r3, [pc, #48]	; (80ca0 <usart_serial_getchar+0xa4>)
   80c6e:	429c      	cmp	r4, r3
   80c70:	d108      	bne.n	80c84 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80c72:	461e      	mov	r6, r3
   80c74:	4c07      	ldr	r4, [pc, #28]	; (80c94 <usart_serial_getchar+0x98>)
   80c76:	4630      	mov	r0, r6
   80c78:	a901      	add	r1, sp, #4
   80c7a:	47a0      	blx	r4
   80c7c:	2800      	cmp	r0, #0
   80c7e:	d1fa      	bne.n	80c76 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80c80:	9b01      	ldr	r3, [sp, #4]
   80c82:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80c84:	b003      	add	sp, #12
   80c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80c88:	400e0800 	.word	0x400e0800
   80c8c:	00080251 	.word	0x00080251
   80c90:	40098000 	.word	0x40098000
   80c94:	0008019d 	.word	0x0008019d
   80c98:	4009c000 	.word	0x4009c000
   80c9c:	400a0000 	.word	0x400a0000
   80ca0:	400a4000 	.word	0x400a4000

00080ca4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80ca4:	b570      	push	{r4, r5, r6, lr}
   80ca6:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80ca8:	4b21      	ldr	r3, [pc, #132]	; (80d30 <usart_serial_putchar+0x8c>)
   80caa:	4298      	cmp	r0, r3
   80cac:	d107      	bne.n	80cbe <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80cae:	461e      	mov	r6, r3
   80cb0:	4d20      	ldr	r5, [pc, #128]	; (80d34 <usart_serial_putchar+0x90>)
   80cb2:	4630      	mov	r0, r6
   80cb4:	4621      	mov	r1, r4
   80cb6:	47a8      	blx	r5
   80cb8:	2800      	cmp	r0, #0
   80cba:	d1fa      	bne.n	80cb2 <usart_serial_putchar+0xe>
   80cbc:	e02b      	b.n	80d16 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80cbe:	4b1e      	ldr	r3, [pc, #120]	; (80d38 <usart_serial_putchar+0x94>)
   80cc0:	4298      	cmp	r0, r3
   80cc2:	d107      	bne.n	80cd4 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80cc4:	461e      	mov	r6, r3
   80cc6:	4d1d      	ldr	r5, [pc, #116]	; (80d3c <usart_serial_putchar+0x98>)
   80cc8:	4630      	mov	r0, r6
   80cca:	4621      	mov	r1, r4
   80ccc:	47a8      	blx	r5
   80cce:	2800      	cmp	r0, #0
   80cd0:	d1fa      	bne.n	80cc8 <usart_serial_putchar+0x24>
   80cd2:	e022      	b.n	80d1a <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80cd4:	4b1a      	ldr	r3, [pc, #104]	; (80d40 <usart_serial_putchar+0x9c>)
   80cd6:	4298      	cmp	r0, r3
   80cd8:	d107      	bne.n	80cea <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80cda:	461e      	mov	r6, r3
   80cdc:	4d17      	ldr	r5, [pc, #92]	; (80d3c <usart_serial_putchar+0x98>)
   80cde:	4630      	mov	r0, r6
   80ce0:	4621      	mov	r1, r4
   80ce2:	47a8      	blx	r5
   80ce4:	2800      	cmp	r0, #0
   80ce6:	d1fa      	bne.n	80cde <usart_serial_putchar+0x3a>
   80ce8:	e019      	b.n	80d1e <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80cea:	4b16      	ldr	r3, [pc, #88]	; (80d44 <usart_serial_putchar+0xa0>)
   80cec:	4298      	cmp	r0, r3
   80cee:	d107      	bne.n	80d00 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80cf0:	461e      	mov	r6, r3
   80cf2:	4d12      	ldr	r5, [pc, #72]	; (80d3c <usart_serial_putchar+0x98>)
   80cf4:	4630      	mov	r0, r6
   80cf6:	4621      	mov	r1, r4
   80cf8:	47a8      	blx	r5
   80cfa:	2800      	cmp	r0, #0
   80cfc:	d1fa      	bne.n	80cf4 <usart_serial_putchar+0x50>
   80cfe:	e010      	b.n	80d22 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80d00:	4b11      	ldr	r3, [pc, #68]	; (80d48 <usart_serial_putchar+0xa4>)
   80d02:	4298      	cmp	r0, r3
   80d04:	d10f      	bne.n	80d26 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80d06:	461e      	mov	r6, r3
   80d08:	4d0c      	ldr	r5, [pc, #48]	; (80d3c <usart_serial_putchar+0x98>)
   80d0a:	4630      	mov	r0, r6
   80d0c:	4621      	mov	r1, r4
   80d0e:	47a8      	blx	r5
   80d10:	2800      	cmp	r0, #0
   80d12:	d1fa      	bne.n	80d0a <usart_serial_putchar+0x66>
   80d14:	e009      	b.n	80d2a <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80d16:	2001      	movs	r0, #1
   80d18:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80d1a:	2001      	movs	r0, #1
   80d1c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80d1e:	2001      	movs	r0, #1
   80d20:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80d22:	2001      	movs	r0, #1
   80d24:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80d26:	2000      	movs	r0, #0
   80d28:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80d2a:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80d2c:	bd70      	pop	{r4, r5, r6, pc}
   80d2e:	bf00      	nop
   80d30:	400e0800 	.word	0x400e0800
   80d34:	00080241 	.word	0x00080241
   80d38:	40098000 	.word	0x40098000
   80d3c:	00080189 	.word	0x00080189
   80d40:	4009c000 	.word	0x4009c000
   80d44:	400a0000 	.word	0x400a0000
   80d48:	400a4000 	.word	0x400a4000

00080d4c <main>:

#include <asf.h>

int main (void)
{
   80d4c:	b530      	push	{r4, r5, lr}
   80d4e:	b085      	sub	sp, #20
	sysclk_init();
   80d50:	4b16      	ldr	r3, [pc, #88]	; (80dac <main+0x60>)
   80d52:	4798      	blx	r3

	board_init();
   80d54:	4b16      	ldr	r3, [pc, #88]	; (80db0 <main+0x64>)
   80d56:	4798      	blx	r3
   80d58:	2008      	movs	r0, #8
   80d5a:	4d16      	ldr	r5, [pc, #88]	; (80db4 <main+0x68>)
   80d5c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80d5e:	4c16      	ldr	r4, [pc, #88]	; (80db8 <main+0x6c>)
   80d60:	4b16      	ldr	r3, [pc, #88]	; (80dbc <main+0x70>)
   80d62:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80d64:	4a16      	ldr	r2, [pc, #88]	; (80dc0 <main+0x74>)
   80d66:	4b17      	ldr	r3, [pc, #92]	; (80dc4 <main+0x78>)
   80d68:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80d6a:	4a17      	ldr	r2, [pc, #92]	; (80dc8 <main+0x7c>)
   80d6c:	4b17      	ldr	r3, [pc, #92]	; (80dcc <main+0x80>)
   80d6e:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80d70:	4b17      	ldr	r3, [pc, #92]	; (80dd0 <main+0x84>)
   80d72:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80d74:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80d78:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80d7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80d7e:	9303      	str	r3, [sp, #12]
   80d80:	2008      	movs	r0, #8
   80d82:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80d84:	4620      	mov	r0, r4
   80d86:	a901      	add	r1, sp, #4
   80d88:	4b12      	ldr	r3, [pc, #72]	; (80dd4 <main+0x88>)
   80d8a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80d8c:	4d12      	ldr	r5, [pc, #72]	; (80dd8 <main+0x8c>)
   80d8e:	682b      	ldr	r3, [r5, #0]
   80d90:	6898      	ldr	r0, [r3, #8]
   80d92:	2100      	movs	r1, #0
   80d94:	4c11      	ldr	r4, [pc, #68]	; (80ddc <main+0x90>)
   80d96:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80d98:	682b      	ldr	r3, [r5, #0]
   80d9a:	6858      	ldr	r0, [r3, #4]
   80d9c:	2100      	movs	r1, #0
   80d9e:	47a0      	blx	r4
	};
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	

	printf("Hello, World!\n");
   80da0:	480f      	ldr	r0, [pc, #60]	; (80de0 <main+0x94>)
   80da2:	4b10      	ldr	r3, [pc, #64]	; (80de4 <main+0x98>)
   80da4:	4798      	blx	r3
}
   80da6:	2000      	movs	r0, #0
   80da8:	b005      	add	sp, #20
   80daa:	bd30      	pop	{r4, r5, pc}
   80dac:	000804f9 	.word	0x000804f9
   80db0:	0008055d 	.word	0x0008055d
   80db4:	00080985 	.word	0x00080985
   80db8:	400e0800 	.word	0x400e0800
   80dbc:	20070af0 	.word	0x20070af0
   80dc0:	00080ca5 	.word	0x00080ca5
   80dc4:	20070aec 	.word	0x20070aec
   80dc8:	00080bfd 	.word	0x00080bfd
   80dcc:	20070ae8 	.word	0x20070ae8
   80dd0:	0501bd00 	.word	0x0501bd00
   80dd4:	00080209 	.word	0x00080209
   80dd8:	20070560 	.word	0x20070560
   80ddc:	00080fe1 	.word	0x00080fe1
   80de0:	00083d7c 	.word	0x00083d7c
   80de4:	00080e39 	.word	0x00080e39

00080de8 <__libc_init_array>:
   80de8:	b570      	push	{r4, r5, r6, lr}
   80dea:	4e0f      	ldr	r6, [pc, #60]	; (80e28 <__libc_init_array+0x40>)
   80dec:	4d0f      	ldr	r5, [pc, #60]	; (80e2c <__libc_init_array+0x44>)
   80dee:	1b76      	subs	r6, r6, r5
   80df0:	10b6      	asrs	r6, r6, #2
   80df2:	d007      	beq.n	80e04 <__libc_init_array+0x1c>
   80df4:	3d04      	subs	r5, #4
   80df6:	2400      	movs	r4, #0
   80df8:	3401      	adds	r4, #1
   80dfa:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80dfe:	4798      	blx	r3
   80e00:	42a6      	cmp	r6, r4
   80e02:	d1f9      	bne.n	80df8 <__libc_init_array+0x10>
   80e04:	4e0a      	ldr	r6, [pc, #40]	; (80e30 <__libc_init_array+0x48>)
   80e06:	4d0b      	ldr	r5, [pc, #44]	; (80e34 <__libc_init_array+0x4c>)
   80e08:	f002 ffec 	bl	83de4 <_init>
   80e0c:	1b76      	subs	r6, r6, r5
   80e0e:	10b6      	asrs	r6, r6, #2
   80e10:	d008      	beq.n	80e24 <__libc_init_array+0x3c>
   80e12:	3d04      	subs	r5, #4
   80e14:	2400      	movs	r4, #0
   80e16:	3401      	adds	r4, #1
   80e18:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80e1c:	4798      	blx	r3
   80e1e:	42a6      	cmp	r6, r4
   80e20:	d1f9      	bne.n	80e16 <__libc_init_array+0x2e>
   80e22:	bd70      	pop	{r4, r5, r6, pc}
   80e24:	bd70      	pop	{r4, r5, r6, pc}
   80e26:	bf00      	nop
   80e28:	00083df0 	.word	0x00083df0
   80e2c:	00083df0 	.word	0x00083df0
   80e30:	00083df8 	.word	0x00083df8
   80e34:	00083df0 	.word	0x00083df0

00080e38 <iprintf>:
   80e38:	b40f      	push	{r0, r1, r2, r3}
   80e3a:	b510      	push	{r4, lr}
   80e3c:	4b07      	ldr	r3, [pc, #28]	; (80e5c <iprintf+0x24>)
   80e3e:	b082      	sub	sp, #8
   80e40:	ac04      	add	r4, sp, #16
   80e42:	f854 2b04 	ldr.w	r2, [r4], #4
   80e46:	6818      	ldr	r0, [r3, #0]
   80e48:	4623      	mov	r3, r4
   80e4a:	6881      	ldr	r1, [r0, #8]
   80e4c:	9401      	str	r4, [sp, #4]
   80e4e:	f000 f9bb 	bl	811c8 <_vfiprintf_r>
   80e52:	b002      	add	sp, #8
   80e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80e58:	b004      	add	sp, #16
   80e5a:	4770      	bx	lr
   80e5c:	20070560 	.word	0x20070560

00080e60 <memcpy>:
   80e60:	4684      	mov	ip, r0
   80e62:	ea41 0300 	orr.w	r3, r1, r0
   80e66:	f013 0303 	ands.w	r3, r3, #3
   80e6a:	d149      	bne.n	80f00 <memcpy+0xa0>
   80e6c:	3a40      	subs	r2, #64	; 0x40
   80e6e:	d323      	bcc.n	80eb8 <memcpy+0x58>
   80e70:	680b      	ldr	r3, [r1, #0]
   80e72:	6003      	str	r3, [r0, #0]
   80e74:	684b      	ldr	r3, [r1, #4]
   80e76:	6043      	str	r3, [r0, #4]
   80e78:	688b      	ldr	r3, [r1, #8]
   80e7a:	6083      	str	r3, [r0, #8]
   80e7c:	68cb      	ldr	r3, [r1, #12]
   80e7e:	60c3      	str	r3, [r0, #12]
   80e80:	690b      	ldr	r3, [r1, #16]
   80e82:	6103      	str	r3, [r0, #16]
   80e84:	694b      	ldr	r3, [r1, #20]
   80e86:	6143      	str	r3, [r0, #20]
   80e88:	698b      	ldr	r3, [r1, #24]
   80e8a:	6183      	str	r3, [r0, #24]
   80e8c:	69cb      	ldr	r3, [r1, #28]
   80e8e:	61c3      	str	r3, [r0, #28]
   80e90:	6a0b      	ldr	r3, [r1, #32]
   80e92:	6203      	str	r3, [r0, #32]
   80e94:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   80e96:	6243      	str	r3, [r0, #36]	; 0x24
   80e98:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   80e9a:	6283      	str	r3, [r0, #40]	; 0x28
   80e9c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   80e9e:	62c3      	str	r3, [r0, #44]	; 0x2c
   80ea0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   80ea2:	6303      	str	r3, [r0, #48]	; 0x30
   80ea4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   80ea6:	6343      	str	r3, [r0, #52]	; 0x34
   80ea8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   80eaa:	6383      	str	r3, [r0, #56]	; 0x38
   80eac:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   80eae:	63c3      	str	r3, [r0, #60]	; 0x3c
   80eb0:	3040      	adds	r0, #64	; 0x40
   80eb2:	3140      	adds	r1, #64	; 0x40
   80eb4:	3a40      	subs	r2, #64	; 0x40
   80eb6:	d2db      	bcs.n	80e70 <memcpy+0x10>
   80eb8:	3230      	adds	r2, #48	; 0x30
   80eba:	d30b      	bcc.n	80ed4 <memcpy+0x74>
   80ebc:	680b      	ldr	r3, [r1, #0]
   80ebe:	6003      	str	r3, [r0, #0]
   80ec0:	684b      	ldr	r3, [r1, #4]
   80ec2:	6043      	str	r3, [r0, #4]
   80ec4:	688b      	ldr	r3, [r1, #8]
   80ec6:	6083      	str	r3, [r0, #8]
   80ec8:	68cb      	ldr	r3, [r1, #12]
   80eca:	60c3      	str	r3, [r0, #12]
   80ecc:	3010      	adds	r0, #16
   80ece:	3110      	adds	r1, #16
   80ed0:	3a10      	subs	r2, #16
   80ed2:	d2f3      	bcs.n	80ebc <memcpy+0x5c>
   80ed4:	320c      	adds	r2, #12
   80ed6:	d305      	bcc.n	80ee4 <memcpy+0x84>
   80ed8:	f851 3b04 	ldr.w	r3, [r1], #4
   80edc:	f840 3b04 	str.w	r3, [r0], #4
   80ee0:	3a04      	subs	r2, #4
   80ee2:	d2f9      	bcs.n	80ed8 <memcpy+0x78>
   80ee4:	3204      	adds	r2, #4
   80ee6:	d008      	beq.n	80efa <memcpy+0x9a>
   80ee8:	07d2      	lsls	r2, r2, #31
   80eea:	bf1c      	itt	ne
   80eec:	f811 3b01 	ldrbne.w	r3, [r1], #1
   80ef0:	f800 3b01 	strbne.w	r3, [r0], #1
   80ef4:	d301      	bcc.n	80efa <memcpy+0x9a>
   80ef6:	880b      	ldrh	r3, [r1, #0]
   80ef8:	8003      	strh	r3, [r0, #0]
   80efa:	4660      	mov	r0, ip
   80efc:	4770      	bx	lr
   80efe:	bf00      	nop
   80f00:	2a08      	cmp	r2, #8
   80f02:	d313      	bcc.n	80f2c <memcpy+0xcc>
   80f04:	078b      	lsls	r3, r1, #30
   80f06:	d0b1      	beq.n	80e6c <memcpy+0xc>
   80f08:	f010 0303 	ands.w	r3, r0, #3
   80f0c:	d0ae      	beq.n	80e6c <memcpy+0xc>
   80f0e:	f1c3 0304 	rsb	r3, r3, #4
   80f12:	1ad2      	subs	r2, r2, r3
   80f14:	07db      	lsls	r3, r3, #31
   80f16:	bf1c      	itt	ne
   80f18:	f811 3b01 	ldrbne.w	r3, [r1], #1
   80f1c:	f800 3b01 	strbne.w	r3, [r0], #1
   80f20:	d3a4      	bcc.n	80e6c <memcpy+0xc>
   80f22:	f831 3b02 	ldrh.w	r3, [r1], #2
   80f26:	f820 3b02 	strh.w	r3, [r0], #2
   80f2a:	e79f      	b.n	80e6c <memcpy+0xc>
   80f2c:	3a04      	subs	r2, #4
   80f2e:	d3d9      	bcc.n	80ee4 <memcpy+0x84>
   80f30:	3a01      	subs	r2, #1
   80f32:	f811 3b01 	ldrb.w	r3, [r1], #1
   80f36:	f800 3b01 	strb.w	r3, [r0], #1
   80f3a:	d2f9      	bcs.n	80f30 <memcpy+0xd0>
   80f3c:	780b      	ldrb	r3, [r1, #0]
   80f3e:	7003      	strb	r3, [r0, #0]
   80f40:	784b      	ldrb	r3, [r1, #1]
   80f42:	7043      	strb	r3, [r0, #1]
   80f44:	788b      	ldrb	r3, [r1, #2]
   80f46:	7083      	strb	r3, [r0, #2]
   80f48:	4660      	mov	r0, ip
   80f4a:	4770      	bx	lr

00080f4c <memset>:
   80f4c:	b4f0      	push	{r4, r5, r6, r7}
   80f4e:	0784      	lsls	r4, r0, #30
   80f50:	d043      	beq.n	80fda <memset+0x8e>
   80f52:	1e54      	subs	r4, r2, #1
   80f54:	2a00      	cmp	r2, #0
   80f56:	d03e      	beq.n	80fd6 <memset+0x8a>
   80f58:	b2cd      	uxtb	r5, r1
   80f5a:	4603      	mov	r3, r0
   80f5c:	e003      	b.n	80f66 <memset+0x1a>
   80f5e:	1e62      	subs	r2, r4, #1
   80f60:	2c00      	cmp	r4, #0
   80f62:	d038      	beq.n	80fd6 <memset+0x8a>
   80f64:	4614      	mov	r4, r2
   80f66:	f803 5b01 	strb.w	r5, [r3], #1
   80f6a:	079a      	lsls	r2, r3, #30
   80f6c:	d1f7      	bne.n	80f5e <memset+0x12>
   80f6e:	2c03      	cmp	r4, #3
   80f70:	d92a      	bls.n	80fc8 <memset+0x7c>
   80f72:	b2cd      	uxtb	r5, r1
   80f74:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   80f78:	2c0f      	cmp	r4, #15
   80f7a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   80f7e:	d915      	bls.n	80fac <memset+0x60>
   80f80:	f1a4 0710 	sub.w	r7, r4, #16
   80f84:	093f      	lsrs	r7, r7, #4
   80f86:	f103 0610 	add.w	r6, r3, #16
   80f8a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   80f8e:	461a      	mov	r2, r3
   80f90:	6015      	str	r5, [r2, #0]
   80f92:	6055      	str	r5, [r2, #4]
   80f94:	6095      	str	r5, [r2, #8]
   80f96:	60d5      	str	r5, [r2, #12]
   80f98:	3210      	adds	r2, #16
   80f9a:	42b2      	cmp	r2, r6
   80f9c:	d1f8      	bne.n	80f90 <memset+0x44>
   80f9e:	f004 040f 	and.w	r4, r4, #15
   80fa2:	3701      	adds	r7, #1
   80fa4:	2c03      	cmp	r4, #3
   80fa6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   80faa:	d90d      	bls.n	80fc8 <memset+0x7c>
   80fac:	461e      	mov	r6, r3
   80fae:	4622      	mov	r2, r4
   80fb0:	3a04      	subs	r2, #4
   80fb2:	2a03      	cmp	r2, #3
   80fb4:	f846 5b04 	str.w	r5, [r6], #4
   80fb8:	d8fa      	bhi.n	80fb0 <memset+0x64>
   80fba:	1f22      	subs	r2, r4, #4
   80fbc:	f022 0203 	bic.w	r2, r2, #3
   80fc0:	3204      	adds	r2, #4
   80fc2:	4413      	add	r3, r2
   80fc4:	f004 0403 	and.w	r4, r4, #3
   80fc8:	b12c      	cbz	r4, 80fd6 <memset+0x8a>
   80fca:	b2c9      	uxtb	r1, r1
   80fcc:	441c      	add	r4, r3
   80fce:	f803 1b01 	strb.w	r1, [r3], #1
   80fd2:	42a3      	cmp	r3, r4
   80fd4:	d1fb      	bne.n	80fce <memset+0x82>
   80fd6:	bcf0      	pop	{r4, r5, r6, r7}
   80fd8:	4770      	bx	lr
   80fda:	4614      	mov	r4, r2
   80fdc:	4603      	mov	r3, r0
   80fde:	e7c6      	b.n	80f6e <memset+0x22>

00080fe0 <setbuf>:
   80fe0:	2900      	cmp	r1, #0
   80fe2:	bf0c      	ite	eq
   80fe4:	2202      	moveq	r2, #2
   80fe6:	2200      	movne	r2, #0
   80fe8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80fec:	f000 b800 	b.w	80ff0 <setvbuf>

00080ff0 <setvbuf>:
   80ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80ff4:	4d3c      	ldr	r5, [pc, #240]	; (810e8 <setvbuf+0xf8>)
   80ff6:	4604      	mov	r4, r0
   80ff8:	682d      	ldr	r5, [r5, #0]
   80ffa:	4688      	mov	r8, r1
   80ffc:	4616      	mov	r6, r2
   80ffe:	461f      	mov	r7, r3
   81000:	b115      	cbz	r5, 81008 <setvbuf+0x18>
   81002:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81004:	2b00      	cmp	r3, #0
   81006:	d04f      	beq.n	810a8 <setvbuf+0xb8>
   81008:	2e02      	cmp	r6, #2
   8100a:	d830      	bhi.n	8106e <setvbuf+0x7e>
   8100c:	2f00      	cmp	r7, #0
   8100e:	db2e      	blt.n	8106e <setvbuf+0x7e>
   81010:	4628      	mov	r0, r5
   81012:	4621      	mov	r1, r4
   81014:	f001 f856 	bl	820c4 <_fflush_r>
   81018:	89a3      	ldrh	r3, [r4, #12]
   8101a:	2200      	movs	r2, #0
   8101c:	6062      	str	r2, [r4, #4]
   8101e:	61a2      	str	r2, [r4, #24]
   81020:	061a      	lsls	r2, r3, #24
   81022:	d428      	bmi.n	81076 <setvbuf+0x86>
   81024:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81028:	b29b      	uxth	r3, r3
   8102a:	2e02      	cmp	r6, #2
   8102c:	81a3      	strh	r3, [r4, #12]
   8102e:	d02d      	beq.n	8108c <setvbuf+0x9c>
   81030:	f1b8 0f00 	cmp.w	r8, #0
   81034:	d03c      	beq.n	810b0 <setvbuf+0xc0>
   81036:	2e01      	cmp	r6, #1
   81038:	d013      	beq.n	81062 <setvbuf+0x72>
   8103a:	b29b      	uxth	r3, r3
   8103c:	f003 0008 	and.w	r0, r3, #8
   81040:	4a2a      	ldr	r2, [pc, #168]	; (810ec <setvbuf+0xfc>)
   81042:	b280      	uxth	r0, r0
   81044:	63ea      	str	r2, [r5, #60]	; 0x3c
   81046:	f8c4 8000 	str.w	r8, [r4]
   8104a:	f8c4 8010 	str.w	r8, [r4, #16]
   8104e:	6167      	str	r7, [r4, #20]
   81050:	b178      	cbz	r0, 81072 <setvbuf+0x82>
   81052:	f013 0f03 	tst.w	r3, #3
   81056:	bf18      	it	ne
   81058:	2700      	movne	r7, #0
   8105a:	60a7      	str	r7, [r4, #8]
   8105c:	2000      	movs	r0, #0
   8105e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81062:	f043 0301 	orr.w	r3, r3, #1
   81066:	427a      	negs	r2, r7
   81068:	81a3      	strh	r3, [r4, #12]
   8106a:	61a2      	str	r2, [r4, #24]
   8106c:	e7e5      	b.n	8103a <setvbuf+0x4a>
   8106e:	f04f 30ff 	mov.w	r0, #4294967295
   81072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81076:	4628      	mov	r0, r5
   81078:	6921      	ldr	r1, [r4, #16]
   8107a:	f001 f983 	bl	82384 <_free_r>
   8107e:	89a3      	ldrh	r3, [r4, #12]
   81080:	2e02      	cmp	r6, #2
   81082:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81086:	b29b      	uxth	r3, r3
   81088:	81a3      	strh	r3, [r4, #12]
   8108a:	d1d1      	bne.n	81030 <setvbuf+0x40>
   8108c:	2000      	movs	r0, #0
   8108e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81092:	f043 0302 	orr.w	r3, r3, #2
   81096:	2500      	movs	r5, #0
   81098:	2101      	movs	r1, #1
   8109a:	81a3      	strh	r3, [r4, #12]
   8109c:	60a5      	str	r5, [r4, #8]
   8109e:	6022      	str	r2, [r4, #0]
   810a0:	6122      	str	r2, [r4, #16]
   810a2:	6161      	str	r1, [r4, #20]
   810a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   810a8:	4628      	mov	r0, r5
   810aa:	f001 f827 	bl	820fc <__sinit>
   810ae:	e7ab      	b.n	81008 <setvbuf+0x18>
   810b0:	2f00      	cmp	r7, #0
   810b2:	bf08      	it	eq
   810b4:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   810b8:	4638      	mov	r0, r7
   810ba:	f001 fc59 	bl	82970 <malloc>
   810be:	4680      	mov	r8, r0
   810c0:	b128      	cbz	r0, 810ce <setvbuf+0xde>
   810c2:	89a3      	ldrh	r3, [r4, #12]
   810c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   810c8:	b29b      	uxth	r3, r3
   810ca:	81a3      	strh	r3, [r4, #12]
   810cc:	e7b3      	b.n	81036 <setvbuf+0x46>
   810ce:	f44f 6080 	mov.w	r0, #1024	; 0x400
   810d2:	f001 fc4d 	bl	82970 <malloc>
   810d6:	4680      	mov	r8, r0
   810d8:	b918      	cbnz	r0, 810e2 <setvbuf+0xf2>
   810da:	89a3      	ldrh	r3, [r4, #12]
   810dc:	f04f 30ff 	mov.w	r0, #4294967295
   810e0:	e7d5      	b.n	8108e <setvbuf+0x9e>
   810e2:	f44f 6780 	mov.w	r7, #1024	; 0x400
   810e6:	e7ec      	b.n	810c2 <setvbuf+0xd2>
   810e8:	20070560 	.word	0x20070560
   810ec:	000820f1 	.word	0x000820f1

000810f0 <strlen>:
   810f0:	f020 0103 	bic.w	r1, r0, #3
   810f4:	f010 0003 	ands.w	r0, r0, #3
   810f8:	f1c0 0000 	rsb	r0, r0, #0
   810fc:	f851 3b04 	ldr.w	r3, [r1], #4
   81100:	f100 0c04 	add.w	ip, r0, #4
   81104:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81108:	f06f 0200 	mvn.w	r2, #0
   8110c:	bf1c      	itt	ne
   8110e:	fa22 f20c 	lsrne.w	r2, r2, ip
   81112:	4313      	orrne	r3, r2
   81114:	f04f 0c01 	mov.w	ip, #1
   81118:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8111c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81120:	eba3 020c 	sub.w	r2, r3, ip
   81124:	ea22 0203 	bic.w	r2, r2, r3
   81128:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8112c:	bf04      	itt	eq
   8112e:	f851 3b04 	ldreq.w	r3, [r1], #4
   81132:	3004      	addeq	r0, #4
   81134:	d0f4      	beq.n	81120 <strlen+0x30>
   81136:	f013 0fff 	tst.w	r3, #255	; 0xff
   8113a:	bf1f      	itttt	ne
   8113c:	3001      	addne	r0, #1
   8113e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   81142:	3001      	addne	r0, #1
   81144:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   81148:	bf18      	it	ne
   8114a:	3001      	addne	r0, #1
   8114c:	4770      	bx	lr
   8114e:	bf00      	nop

00081150 <__sprint_r.part.0>:
   81150:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81152:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81156:	049c      	lsls	r4, r3, #18
   81158:	460e      	mov	r6, r1
   8115a:	4680      	mov	r8, r0
   8115c:	4691      	mov	r9, r2
   8115e:	d52a      	bpl.n	811b6 <__sprint_r.part.0+0x66>
   81160:	6893      	ldr	r3, [r2, #8]
   81162:	6812      	ldr	r2, [r2, #0]
   81164:	f102 0a08 	add.w	sl, r2, #8
   81168:	b31b      	cbz	r3, 811b2 <__sprint_r.part.0+0x62>
   8116a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   8116e:	08bf      	lsrs	r7, r7, #2
   81170:	d017      	beq.n	811a2 <__sprint_r.part.0+0x52>
   81172:	3d04      	subs	r5, #4
   81174:	2400      	movs	r4, #0
   81176:	e001      	b.n	8117c <__sprint_r.part.0+0x2c>
   81178:	42a7      	cmp	r7, r4
   8117a:	d010      	beq.n	8119e <__sprint_r.part.0+0x4e>
   8117c:	4640      	mov	r0, r8
   8117e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81182:	4632      	mov	r2, r6
   81184:	f001 f850 	bl	82228 <_fputwc_r>
   81188:	1c43      	adds	r3, r0, #1
   8118a:	f104 0401 	add.w	r4, r4, #1
   8118e:	d1f3      	bne.n	81178 <__sprint_r.part.0+0x28>
   81190:	2300      	movs	r3, #0
   81192:	f8c9 3008 	str.w	r3, [r9, #8]
   81196:	f8c9 3004 	str.w	r3, [r9, #4]
   8119a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8119e:	f8d9 3008 	ldr.w	r3, [r9, #8]
   811a2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   811a6:	f8c9 3008 	str.w	r3, [r9, #8]
   811aa:	f10a 0a08 	add.w	sl, sl, #8
   811ae:	2b00      	cmp	r3, #0
   811b0:	d1db      	bne.n	8116a <__sprint_r.part.0+0x1a>
   811b2:	2000      	movs	r0, #0
   811b4:	e7ec      	b.n	81190 <__sprint_r.part.0+0x40>
   811b6:	f001 f9b1 	bl	8251c <__sfvwrite_r>
   811ba:	2300      	movs	r3, #0
   811bc:	f8c9 3008 	str.w	r3, [r9, #8]
   811c0:	f8c9 3004 	str.w	r3, [r9, #4]
   811c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000811c8 <_vfiprintf_r>:
   811c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   811cc:	b0b1      	sub	sp, #196	; 0xc4
   811ce:	461c      	mov	r4, r3
   811d0:	9102      	str	r1, [sp, #8]
   811d2:	4690      	mov	r8, r2
   811d4:	9308      	str	r3, [sp, #32]
   811d6:	9006      	str	r0, [sp, #24]
   811d8:	b118      	cbz	r0, 811e2 <_vfiprintf_r+0x1a>
   811da:	6b83      	ldr	r3, [r0, #56]	; 0x38
   811dc:	2b00      	cmp	r3, #0
   811de:	f000 80e8 	beq.w	813b2 <_vfiprintf_r+0x1ea>
   811e2:	9d02      	ldr	r5, [sp, #8]
   811e4:	89ab      	ldrh	r3, [r5, #12]
   811e6:	b29a      	uxth	r2, r3
   811e8:	0490      	lsls	r0, r2, #18
   811ea:	d407      	bmi.n	811fc <_vfiprintf_r+0x34>
   811ec:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   811ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   811f2:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   811f6:	81ab      	strh	r3, [r5, #12]
   811f8:	b29a      	uxth	r2, r3
   811fa:	6669      	str	r1, [r5, #100]	; 0x64
   811fc:	0711      	lsls	r1, r2, #28
   811fe:	f140 80b7 	bpl.w	81370 <_vfiprintf_r+0x1a8>
   81202:	f8dd b008 	ldr.w	fp, [sp, #8]
   81206:	f8db 3010 	ldr.w	r3, [fp, #16]
   8120a:	2b00      	cmp	r3, #0
   8120c:	f000 80b0 	beq.w	81370 <_vfiprintf_r+0x1a8>
   81210:	f002 021a 	and.w	r2, r2, #26
   81214:	2a0a      	cmp	r2, #10
   81216:	f000 80b7 	beq.w	81388 <_vfiprintf_r+0x1c0>
   8121a:	2300      	movs	r3, #0
   8121c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   81220:	930a      	str	r3, [sp, #40]	; 0x28
   81222:	9315      	str	r3, [sp, #84]	; 0x54
   81224:	9314      	str	r3, [sp, #80]	; 0x50
   81226:	9309      	str	r3, [sp, #36]	; 0x24
   81228:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   8122c:	464e      	mov	r6, r9
   8122e:	f898 3000 	ldrb.w	r3, [r8]
   81232:	2b00      	cmp	r3, #0
   81234:	f000 84c8 	beq.w	81bc8 <_vfiprintf_r+0xa00>
   81238:	2b25      	cmp	r3, #37	; 0x25
   8123a:	f000 84c5 	beq.w	81bc8 <_vfiprintf_r+0xa00>
   8123e:	f108 0201 	add.w	r2, r8, #1
   81242:	e001      	b.n	81248 <_vfiprintf_r+0x80>
   81244:	2b25      	cmp	r3, #37	; 0x25
   81246:	d004      	beq.n	81252 <_vfiprintf_r+0x8a>
   81248:	7813      	ldrb	r3, [r2, #0]
   8124a:	4614      	mov	r4, r2
   8124c:	3201      	adds	r2, #1
   8124e:	2b00      	cmp	r3, #0
   81250:	d1f8      	bne.n	81244 <_vfiprintf_r+0x7c>
   81252:	ebc8 0504 	rsb	r5, r8, r4
   81256:	b195      	cbz	r5, 8127e <_vfiprintf_r+0xb6>
   81258:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8125a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8125c:	3301      	adds	r3, #1
   8125e:	442a      	add	r2, r5
   81260:	2b07      	cmp	r3, #7
   81262:	f8c6 8000 	str.w	r8, [r6]
   81266:	6075      	str	r5, [r6, #4]
   81268:	9215      	str	r2, [sp, #84]	; 0x54
   8126a:	9314      	str	r3, [sp, #80]	; 0x50
   8126c:	dd7b      	ble.n	81366 <_vfiprintf_r+0x19e>
   8126e:	2a00      	cmp	r2, #0
   81270:	f040 84d5 	bne.w	81c1e <_vfiprintf_r+0xa56>
   81274:	9809      	ldr	r0, [sp, #36]	; 0x24
   81276:	9214      	str	r2, [sp, #80]	; 0x50
   81278:	4428      	add	r0, r5
   8127a:	464e      	mov	r6, r9
   8127c:	9009      	str	r0, [sp, #36]	; 0x24
   8127e:	7823      	ldrb	r3, [r4, #0]
   81280:	2b00      	cmp	r3, #0
   81282:	f000 83ed 	beq.w	81a60 <_vfiprintf_r+0x898>
   81286:	2100      	movs	r1, #0
   81288:	f04f 0200 	mov.w	r2, #0
   8128c:	f04f 3cff 	mov.w	ip, #4294967295
   81290:	7863      	ldrb	r3, [r4, #1]
   81292:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   81296:	9104      	str	r1, [sp, #16]
   81298:	468a      	mov	sl, r1
   8129a:	f104 0801 	add.w	r8, r4, #1
   8129e:	4608      	mov	r0, r1
   812a0:	4665      	mov	r5, ip
   812a2:	f108 0801 	add.w	r8, r8, #1
   812a6:	f1a3 0220 	sub.w	r2, r3, #32
   812aa:	2a58      	cmp	r2, #88	; 0x58
   812ac:	f200 82d9 	bhi.w	81862 <_vfiprintf_r+0x69a>
   812b0:	e8df f012 	tbh	[pc, r2, lsl #1]
   812b4:	02d702cb 	.word	0x02d702cb
   812b8:	02d202d7 	.word	0x02d202d7
   812bc:	02d702d7 	.word	0x02d702d7
   812c0:	02d702d7 	.word	0x02d702d7
   812c4:	02d702d7 	.word	0x02d702d7
   812c8:	028f0282 	.word	0x028f0282
   812cc:	008402d7 	.word	0x008402d7
   812d0:	02d70293 	.word	0x02d70293
   812d4:	0196012b 	.word	0x0196012b
   812d8:	01960196 	.word	0x01960196
   812dc:	01960196 	.word	0x01960196
   812e0:	01960196 	.word	0x01960196
   812e4:	01960196 	.word	0x01960196
   812e8:	02d702d7 	.word	0x02d702d7
   812ec:	02d702d7 	.word	0x02d702d7
   812f0:	02d702d7 	.word	0x02d702d7
   812f4:	02d702d7 	.word	0x02d702d7
   812f8:	02d702d7 	.word	0x02d702d7
   812fc:	02d70130 	.word	0x02d70130
   81300:	02d702d7 	.word	0x02d702d7
   81304:	02d702d7 	.word	0x02d702d7
   81308:	02d702d7 	.word	0x02d702d7
   8130c:	02d702d7 	.word	0x02d702d7
   81310:	017b02d7 	.word	0x017b02d7
   81314:	02d702d7 	.word	0x02d702d7
   81318:	02d702d7 	.word	0x02d702d7
   8131c:	01a402d7 	.word	0x01a402d7
   81320:	02d702d7 	.word	0x02d702d7
   81324:	02d701bf 	.word	0x02d701bf
   81328:	02d702d7 	.word	0x02d702d7
   8132c:	02d702d7 	.word	0x02d702d7
   81330:	02d702d7 	.word	0x02d702d7
   81334:	02d702d7 	.word	0x02d702d7
   81338:	01e402d7 	.word	0x01e402d7
   8133c:	02d701fa 	.word	0x02d701fa
   81340:	02d702d7 	.word	0x02d702d7
   81344:	01fa0216 	.word	0x01fa0216
   81348:	02d702d7 	.word	0x02d702d7
   8134c:	02d7021b 	.word	0x02d7021b
   81350:	00890228 	.word	0x00890228
   81354:	027d0266 	.word	0x027d0266
   81358:	023a02d7 	.word	0x023a02d7
   8135c:	011902d7 	.word	0x011902d7
   81360:	02d702d7 	.word	0x02d702d7
   81364:	02af      	.short	0x02af
   81366:	3608      	adds	r6, #8
   81368:	9809      	ldr	r0, [sp, #36]	; 0x24
   8136a:	4428      	add	r0, r5
   8136c:	9009      	str	r0, [sp, #36]	; 0x24
   8136e:	e786      	b.n	8127e <_vfiprintf_r+0xb6>
   81370:	9806      	ldr	r0, [sp, #24]
   81372:	9902      	ldr	r1, [sp, #8]
   81374:	f000 fd90 	bl	81e98 <__swsetup_r>
   81378:	b9b0      	cbnz	r0, 813a8 <_vfiprintf_r+0x1e0>
   8137a:	9d02      	ldr	r5, [sp, #8]
   8137c:	89aa      	ldrh	r2, [r5, #12]
   8137e:	f002 021a 	and.w	r2, r2, #26
   81382:	2a0a      	cmp	r2, #10
   81384:	f47f af49 	bne.w	8121a <_vfiprintf_r+0x52>
   81388:	f8dd b008 	ldr.w	fp, [sp, #8]
   8138c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81390:	2b00      	cmp	r3, #0
   81392:	f6ff af42 	blt.w	8121a <_vfiprintf_r+0x52>
   81396:	9806      	ldr	r0, [sp, #24]
   81398:	4659      	mov	r1, fp
   8139a:	4642      	mov	r2, r8
   8139c:	4623      	mov	r3, r4
   8139e:	f000 fd3d 	bl	81e1c <__sbprintf>
   813a2:	b031      	add	sp, #196	; 0xc4
   813a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813a8:	f04f 30ff 	mov.w	r0, #4294967295
   813ac:	b031      	add	sp, #196	; 0xc4
   813ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813b2:	f000 fea3 	bl	820fc <__sinit>
   813b6:	e714      	b.n	811e2 <_vfiprintf_r+0x1a>
   813b8:	4240      	negs	r0, r0
   813ba:	9308      	str	r3, [sp, #32]
   813bc:	f04a 0a04 	orr.w	sl, sl, #4
   813c0:	f898 3000 	ldrb.w	r3, [r8]
   813c4:	e76d      	b.n	812a2 <_vfiprintf_r+0xda>
   813c6:	f01a 0320 	ands.w	r3, sl, #32
   813ca:	9004      	str	r0, [sp, #16]
   813cc:	46ac      	mov	ip, r5
   813ce:	f000 80f4 	beq.w	815ba <_vfiprintf_r+0x3f2>
   813d2:	f8dd b020 	ldr.w	fp, [sp, #32]
   813d6:	f10b 0307 	add.w	r3, fp, #7
   813da:	f023 0307 	bic.w	r3, r3, #7
   813de:	f103 0408 	add.w	r4, r3, #8
   813e2:	9408      	str	r4, [sp, #32]
   813e4:	e9d3 4500 	ldrd	r4, r5, [r3]
   813e8:	2300      	movs	r3, #0
   813ea:	f04f 0000 	mov.w	r0, #0
   813ee:	2100      	movs	r1, #0
   813f0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   813f4:	f8cd c014 	str.w	ip, [sp, #20]
   813f8:	9107      	str	r1, [sp, #28]
   813fa:	f1bc 0f00 	cmp.w	ip, #0
   813fe:	bfa8      	it	ge
   81400:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81404:	ea54 0205 	orrs.w	r2, r4, r5
   81408:	f040 80ad 	bne.w	81566 <_vfiprintf_r+0x39e>
   8140c:	f1bc 0f00 	cmp.w	ip, #0
   81410:	f040 80a9 	bne.w	81566 <_vfiprintf_r+0x39e>
   81414:	2b00      	cmp	r3, #0
   81416:	f040 83c0 	bne.w	81b9a <_vfiprintf_r+0x9d2>
   8141a:	f01a 0f01 	tst.w	sl, #1
   8141e:	f000 83bc 	beq.w	81b9a <_vfiprintf_r+0x9d2>
   81422:	2330      	movs	r3, #48	; 0x30
   81424:	af30      	add	r7, sp, #192	; 0xc0
   81426:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8142a:	ebc7 0409 	rsb	r4, r7, r9
   8142e:	9405      	str	r4, [sp, #20]
   81430:	f8dd b014 	ldr.w	fp, [sp, #20]
   81434:	9c07      	ldr	r4, [sp, #28]
   81436:	45e3      	cmp	fp, ip
   81438:	bfb8      	it	lt
   8143a:	46e3      	movlt	fp, ip
   8143c:	f8cd b00c 	str.w	fp, [sp, #12]
   81440:	b11c      	cbz	r4, 8144a <_vfiprintf_r+0x282>
   81442:	f10b 0b01 	add.w	fp, fp, #1
   81446:	f8cd b00c 	str.w	fp, [sp, #12]
   8144a:	f01a 0502 	ands.w	r5, sl, #2
   8144e:	9507      	str	r5, [sp, #28]
   81450:	d005      	beq.n	8145e <_vfiprintf_r+0x296>
   81452:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81456:	f10b 0b02 	add.w	fp, fp, #2
   8145a:	f8cd b00c 	str.w	fp, [sp, #12]
   8145e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   81462:	930b      	str	r3, [sp, #44]	; 0x2c
   81464:	f040 821b 	bne.w	8189e <_vfiprintf_r+0x6d6>
   81468:	9d04      	ldr	r5, [sp, #16]
   8146a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8146e:	ebcb 0405 	rsb	r4, fp, r5
   81472:	2c00      	cmp	r4, #0
   81474:	f340 8213 	ble.w	8189e <_vfiprintf_r+0x6d6>
   81478:	2c10      	cmp	r4, #16
   8147a:	f340 8489 	ble.w	81d90 <_vfiprintf_r+0xbc8>
   8147e:	4dbe      	ldr	r5, [pc, #760]	; (81778 <_vfiprintf_r+0x5b0>)
   81480:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81482:	462b      	mov	r3, r5
   81484:	9814      	ldr	r0, [sp, #80]	; 0x50
   81486:	4625      	mov	r5, r4
   81488:	f04f 0b10 	mov.w	fp, #16
   8148c:	4664      	mov	r4, ip
   8148e:	46b4      	mov	ip, r6
   81490:	461e      	mov	r6, r3
   81492:	e006      	b.n	814a2 <_vfiprintf_r+0x2da>
   81494:	1c83      	adds	r3, r0, #2
   81496:	f10c 0c08 	add.w	ip, ip, #8
   8149a:	4608      	mov	r0, r1
   8149c:	3d10      	subs	r5, #16
   8149e:	2d10      	cmp	r5, #16
   814a0:	dd11      	ble.n	814c6 <_vfiprintf_r+0x2fe>
   814a2:	1c41      	adds	r1, r0, #1
   814a4:	3210      	adds	r2, #16
   814a6:	2907      	cmp	r1, #7
   814a8:	9215      	str	r2, [sp, #84]	; 0x54
   814aa:	e88c 0840 	stmia.w	ip, {r6, fp}
   814ae:	9114      	str	r1, [sp, #80]	; 0x50
   814b0:	ddf0      	ble.n	81494 <_vfiprintf_r+0x2cc>
   814b2:	2a00      	cmp	r2, #0
   814b4:	f040 81e6 	bne.w	81884 <_vfiprintf_r+0x6bc>
   814b8:	3d10      	subs	r5, #16
   814ba:	2d10      	cmp	r5, #16
   814bc:	f04f 0301 	mov.w	r3, #1
   814c0:	4610      	mov	r0, r2
   814c2:	46cc      	mov	ip, r9
   814c4:	dced      	bgt.n	814a2 <_vfiprintf_r+0x2da>
   814c6:	4631      	mov	r1, r6
   814c8:	4666      	mov	r6, ip
   814ca:	46a4      	mov	ip, r4
   814cc:	462c      	mov	r4, r5
   814ce:	460d      	mov	r5, r1
   814d0:	4422      	add	r2, r4
   814d2:	2b07      	cmp	r3, #7
   814d4:	9215      	str	r2, [sp, #84]	; 0x54
   814d6:	6035      	str	r5, [r6, #0]
   814d8:	6074      	str	r4, [r6, #4]
   814da:	9314      	str	r3, [sp, #80]	; 0x50
   814dc:	f300 836d 	bgt.w	81bba <_vfiprintf_r+0x9f2>
   814e0:	3608      	adds	r6, #8
   814e2:	1c59      	adds	r1, r3, #1
   814e4:	e1de      	b.n	818a4 <_vfiprintf_r+0x6dc>
   814e6:	f01a 0f20 	tst.w	sl, #32
   814ea:	9004      	str	r0, [sp, #16]
   814ec:	46ac      	mov	ip, r5
   814ee:	f000 808d 	beq.w	8160c <_vfiprintf_r+0x444>
   814f2:	9d08      	ldr	r5, [sp, #32]
   814f4:	1deb      	adds	r3, r5, #7
   814f6:	f023 0307 	bic.w	r3, r3, #7
   814fa:	f103 0b08 	add.w	fp, r3, #8
   814fe:	e9d3 4500 	ldrd	r4, r5, [r3]
   81502:	f8cd b020 	str.w	fp, [sp, #32]
   81506:	2301      	movs	r3, #1
   81508:	e76f      	b.n	813ea <_vfiprintf_r+0x222>
   8150a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8150e:	f898 3000 	ldrb.w	r3, [r8]
   81512:	e6c6      	b.n	812a2 <_vfiprintf_r+0xda>
   81514:	f04a 0a10 	orr.w	sl, sl, #16
   81518:	f01a 0f20 	tst.w	sl, #32
   8151c:	9004      	str	r0, [sp, #16]
   8151e:	46ac      	mov	ip, r5
   81520:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81524:	f000 80c8 	beq.w	816b8 <_vfiprintf_r+0x4f0>
   81528:	9c08      	ldr	r4, [sp, #32]
   8152a:	1de1      	adds	r1, r4, #7
   8152c:	f021 0107 	bic.w	r1, r1, #7
   81530:	e9d1 2300 	ldrd	r2, r3, [r1]
   81534:	3108      	adds	r1, #8
   81536:	9108      	str	r1, [sp, #32]
   81538:	4614      	mov	r4, r2
   8153a:	461d      	mov	r5, r3
   8153c:	2a00      	cmp	r2, #0
   8153e:	f173 0b00 	sbcs.w	fp, r3, #0
   81542:	f2c0 83ce 	blt.w	81ce2 <_vfiprintf_r+0xb1a>
   81546:	f1bc 0f00 	cmp.w	ip, #0
   8154a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8154e:	bfa8      	it	ge
   81550:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81554:	ea54 0205 	orrs.w	r2, r4, r5
   81558:	9007      	str	r0, [sp, #28]
   8155a:	f8cd c014 	str.w	ip, [sp, #20]
   8155e:	f04f 0301 	mov.w	r3, #1
   81562:	f43f af53 	beq.w	8140c <_vfiprintf_r+0x244>
   81566:	2b01      	cmp	r3, #1
   81568:	f000 8319 	beq.w	81b9e <_vfiprintf_r+0x9d6>
   8156c:	2b02      	cmp	r3, #2
   8156e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   81572:	f040 824c 	bne.w	81a0e <_vfiprintf_r+0x846>
   81576:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8157a:	4619      	mov	r1, r3
   8157c:	f004 000f 	and.w	r0, r4, #15
   81580:	0922      	lsrs	r2, r4, #4
   81582:	f81b 0000 	ldrb.w	r0, [fp, r0]
   81586:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8158a:	092b      	lsrs	r3, r5, #4
   8158c:	7008      	strb	r0, [r1, #0]
   8158e:	ea52 0003 	orrs.w	r0, r2, r3
   81592:	460f      	mov	r7, r1
   81594:	4614      	mov	r4, r2
   81596:	461d      	mov	r5, r3
   81598:	f101 31ff 	add.w	r1, r1, #4294967295
   8159c:	d1ee      	bne.n	8157c <_vfiprintf_r+0x3b4>
   8159e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   815a2:	ebc7 0309 	rsb	r3, r7, r9
   815a6:	9305      	str	r3, [sp, #20]
   815a8:	e742      	b.n	81430 <_vfiprintf_r+0x268>
   815aa:	f04a 0a10 	orr.w	sl, sl, #16
   815ae:	f01a 0320 	ands.w	r3, sl, #32
   815b2:	9004      	str	r0, [sp, #16]
   815b4:	46ac      	mov	ip, r5
   815b6:	f47f af0c 	bne.w	813d2 <_vfiprintf_r+0x20a>
   815ba:	f01a 0210 	ands.w	r2, sl, #16
   815be:	f040 8311 	bne.w	81be4 <_vfiprintf_r+0xa1c>
   815c2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   815c6:	f000 830d 	beq.w	81be4 <_vfiprintf_r+0xa1c>
   815ca:	f8dd b020 	ldr.w	fp, [sp, #32]
   815ce:	4613      	mov	r3, r2
   815d0:	f8bb 4000 	ldrh.w	r4, [fp]
   815d4:	f10b 0b04 	add.w	fp, fp, #4
   815d8:	2500      	movs	r5, #0
   815da:	f8cd b020 	str.w	fp, [sp, #32]
   815de:	e704      	b.n	813ea <_vfiprintf_r+0x222>
   815e0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   815e4:	2000      	movs	r0, #0
   815e6:	f818 3b01 	ldrb.w	r3, [r8], #1
   815ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   815ee:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   815f2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   815f6:	2a09      	cmp	r2, #9
   815f8:	d9f5      	bls.n	815e6 <_vfiprintf_r+0x41e>
   815fa:	e654      	b.n	812a6 <_vfiprintf_r+0xde>
   815fc:	f04a 0a10 	orr.w	sl, sl, #16
   81600:	f01a 0f20 	tst.w	sl, #32
   81604:	9004      	str	r0, [sp, #16]
   81606:	46ac      	mov	ip, r5
   81608:	f47f af73 	bne.w	814f2 <_vfiprintf_r+0x32a>
   8160c:	f01a 0f10 	tst.w	sl, #16
   81610:	f040 82ef 	bne.w	81bf2 <_vfiprintf_r+0xa2a>
   81614:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81618:	f000 82eb 	beq.w	81bf2 <_vfiprintf_r+0xa2a>
   8161c:	f8dd b020 	ldr.w	fp, [sp, #32]
   81620:	2500      	movs	r5, #0
   81622:	f8bb 4000 	ldrh.w	r4, [fp]
   81626:	f10b 0b04 	add.w	fp, fp, #4
   8162a:	2301      	movs	r3, #1
   8162c:	f8cd b020 	str.w	fp, [sp, #32]
   81630:	e6db      	b.n	813ea <_vfiprintf_r+0x222>
   81632:	46ac      	mov	ip, r5
   81634:	4d51      	ldr	r5, [pc, #324]	; (8177c <_vfiprintf_r+0x5b4>)
   81636:	f01a 0f20 	tst.w	sl, #32
   8163a:	9004      	str	r0, [sp, #16]
   8163c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81640:	950a      	str	r5, [sp, #40]	; 0x28
   81642:	f000 80f0 	beq.w	81826 <_vfiprintf_r+0x65e>
   81646:	9d08      	ldr	r5, [sp, #32]
   81648:	1dea      	adds	r2, r5, #7
   8164a:	f022 0207 	bic.w	r2, r2, #7
   8164e:	f102 0b08 	add.w	fp, r2, #8
   81652:	f8cd b020 	str.w	fp, [sp, #32]
   81656:	e9d2 4500 	ldrd	r4, r5, [r2]
   8165a:	f01a 0f01 	tst.w	sl, #1
   8165e:	f000 82aa 	beq.w	81bb6 <_vfiprintf_r+0x9ee>
   81662:	ea54 0b05 	orrs.w	fp, r4, r5
   81666:	f000 82a6 	beq.w	81bb6 <_vfiprintf_r+0x9ee>
   8166a:	2230      	movs	r2, #48	; 0x30
   8166c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81670:	f04a 0a02 	orr.w	sl, sl, #2
   81674:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81678:	2302      	movs	r3, #2
   8167a:	e6b6      	b.n	813ea <_vfiprintf_r+0x222>
   8167c:	9b08      	ldr	r3, [sp, #32]
   8167e:	f8dd b020 	ldr.w	fp, [sp, #32]
   81682:	681b      	ldr	r3, [r3, #0]
   81684:	2401      	movs	r4, #1
   81686:	f04f 0500 	mov.w	r5, #0
   8168a:	f10b 0b04 	add.w	fp, fp, #4
   8168e:	9004      	str	r0, [sp, #16]
   81690:	9403      	str	r4, [sp, #12]
   81692:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81696:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8169a:	f8cd b020 	str.w	fp, [sp, #32]
   8169e:	9405      	str	r4, [sp, #20]
   816a0:	af16      	add	r7, sp, #88	; 0x58
   816a2:	f04f 0c00 	mov.w	ip, #0
   816a6:	e6d0      	b.n	8144a <_vfiprintf_r+0x282>
   816a8:	f01a 0f20 	tst.w	sl, #32
   816ac:	9004      	str	r0, [sp, #16]
   816ae:	46ac      	mov	ip, r5
   816b0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   816b4:	f47f af38 	bne.w	81528 <_vfiprintf_r+0x360>
   816b8:	f01a 0f10 	tst.w	sl, #16
   816bc:	f040 82a7 	bne.w	81c0e <_vfiprintf_r+0xa46>
   816c0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   816c4:	f000 82a3 	beq.w	81c0e <_vfiprintf_r+0xa46>
   816c8:	f8dd b020 	ldr.w	fp, [sp, #32]
   816cc:	f9bb 4000 	ldrsh.w	r4, [fp]
   816d0:	f10b 0b04 	add.w	fp, fp, #4
   816d4:	17e5      	asrs	r5, r4, #31
   816d6:	4622      	mov	r2, r4
   816d8:	462b      	mov	r3, r5
   816da:	f8cd b020 	str.w	fp, [sp, #32]
   816de:	e72d      	b.n	8153c <_vfiprintf_r+0x374>
   816e0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   816e4:	f898 3000 	ldrb.w	r3, [r8]
   816e8:	e5db      	b.n	812a2 <_vfiprintf_r+0xda>
   816ea:	f898 3000 	ldrb.w	r3, [r8]
   816ee:	4642      	mov	r2, r8
   816f0:	2b6c      	cmp	r3, #108	; 0x6c
   816f2:	bf03      	ittte	eq
   816f4:	f108 0801 	addeq.w	r8, r8, #1
   816f8:	f04a 0a20 	orreq.w	sl, sl, #32
   816fc:	7853      	ldrbeq	r3, [r2, #1]
   816fe:	f04a 0a10 	orrne.w	sl, sl, #16
   81702:	e5ce      	b.n	812a2 <_vfiprintf_r+0xda>
   81704:	f01a 0f20 	tst.w	sl, #32
   81708:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8170c:	f000 82f7 	beq.w	81cfe <_vfiprintf_r+0xb36>
   81710:	9c08      	ldr	r4, [sp, #32]
   81712:	6821      	ldr	r1, [r4, #0]
   81714:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81716:	17e5      	asrs	r5, r4, #31
   81718:	462b      	mov	r3, r5
   8171a:	9d08      	ldr	r5, [sp, #32]
   8171c:	4622      	mov	r2, r4
   8171e:	3504      	adds	r5, #4
   81720:	9508      	str	r5, [sp, #32]
   81722:	e9c1 2300 	strd	r2, r3, [r1]
   81726:	e582      	b.n	8122e <_vfiprintf_r+0x66>
   81728:	9c08      	ldr	r4, [sp, #32]
   8172a:	46ac      	mov	ip, r5
   8172c:	6827      	ldr	r7, [r4, #0]
   8172e:	f04f 0500 	mov.w	r5, #0
   81732:	9004      	str	r0, [sp, #16]
   81734:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81738:	3404      	adds	r4, #4
   8173a:	2f00      	cmp	r7, #0
   8173c:	f000 8332 	beq.w	81da4 <_vfiprintf_r+0xbdc>
   81740:	f1bc 0f00 	cmp.w	ip, #0
   81744:	4638      	mov	r0, r7
   81746:	f2c0 8307 	blt.w	81d58 <_vfiprintf_r+0xb90>
   8174a:	4662      	mov	r2, ip
   8174c:	2100      	movs	r1, #0
   8174e:	f8cd c004 	str.w	ip, [sp, #4]
   81752:	f001 fbb1 	bl	82eb8 <memchr>
   81756:	f8dd c004 	ldr.w	ip, [sp, #4]
   8175a:	2800      	cmp	r0, #0
   8175c:	f000 833a 	beq.w	81dd4 <_vfiprintf_r+0xc0c>
   81760:	1bc0      	subs	r0, r0, r7
   81762:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81766:	4560      	cmp	r0, ip
   81768:	bfa8      	it	ge
   8176a:	4660      	movge	r0, ip
   8176c:	9005      	str	r0, [sp, #20]
   8176e:	9408      	str	r4, [sp, #32]
   81770:	9507      	str	r5, [sp, #28]
   81772:	f04f 0c00 	mov.w	ip, #0
   81776:	e65b      	b.n	81430 <_vfiprintf_r+0x268>
   81778:	00083dd4 	.word	0x00083dd4
   8177c:	00083d94 	.word	0x00083d94
   81780:	9b08      	ldr	r3, [sp, #32]
   81782:	f8dd b020 	ldr.w	fp, [sp, #32]
   81786:	9004      	str	r0, [sp, #16]
   81788:	48b2      	ldr	r0, [pc, #712]	; (81a54 <_vfiprintf_r+0x88c>)
   8178a:	681c      	ldr	r4, [r3, #0]
   8178c:	2230      	movs	r2, #48	; 0x30
   8178e:	2378      	movs	r3, #120	; 0x78
   81790:	f10b 0b04 	add.w	fp, fp, #4
   81794:	46ac      	mov	ip, r5
   81796:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8179a:	f04a 0a02 	orr.w	sl, sl, #2
   8179e:	f8cd b020 	str.w	fp, [sp, #32]
   817a2:	2500      	movs	r5, #0
   817a4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   817a8:	900a      	str	r0, [sp, #40]	; 0x28
   817aa:	2302      	movs	r3, #2
   817ac:	e61d      	b.n	813ea <_vfiprintf_r+0x222>
   817ae:	f04a 0a20 	orr.w	sl, sl, #32
   817b2:	f898 3000 	ldrb.w	r3, [r8]
   817b6:	e574      	b.n	812a2 <_vfiprintf_r+0xda>
   817b8:	f8dd b020 	ldr.w	fp, [sp, #32]
   817bc:	f8db 0000 	ldr.w	r0, [fp]
   817c0:	f10b 0304 	add.w	r3, fp, #4
   817c4:	2800      	cmp	r0, #0
   817c6:	f6ff adf7 	blt.w	813b8 <_vfiprintf_r+0x1f0>
   817ca:	9308      	str	r3, [sp, #32]
   817cc:	f898 3000 	ldrb.w	r3, [r8]
   817d0:	e567      	b.n	812a2 <_vfiprintf_r+0xda>
   817d2:	f898 3000 	ldrb.w	r3, [r8]
   817d6:	212b      	movs	r1, #43	; 0x2b
   817d8:	e563      	b.n	812a2 <_vfiprintf_r+0xda>
   817da:	f898 3000 	ldrb.w	r3, [r8]
   817de:	f108 0401 	add.w	r4, r8, #1
   817e2:	2b2a      	cmp	r3, #42	; 0x2a
   817e4:	f000 8305 	beq.w	81df2 <_vfiprintf_r+0xc2a>
   817e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   817ec:	2a09      	cmp	r2, #9
   817ee:	bf98      	it	ls
   817f0:	2500      	movls	r5, #0
   817f2:	f200 82fa 	bhi.w	81dea <_vfiprintf_r+0xc22>
   817f6:	f814 3b01 	ldrb.w	r3, [r4], #1
   817fa:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   817fe:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   81802:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81806:	2a09      	cmp	r2, #9
   81808:	d9f5      	bls.n	817f6 <_vfiprintf_r+0x62e>
   8180a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8180e:	46a0      	mov	r8, r4
   81810:	e549      	b.n	812a6 <_vfiprintf_r+0xde>
   81812:	4c90      	ldr	r4, [pc, #576]	; (81a54 <_vfiprintf_r+0x88c>)
   81814:	f01a 0f20 	tst.w	sl, #32
   81818:	9004      	str	r0, [sp, #16]
   8181a:	46ac      	mov	ip, r5
   8181c:	940a      	str	r4, [sp, #40]	; 0x28
   8181e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81822:	f47f af10 	bne.w	81646 <_vfiprintf_r+0x47e>
   81826:	f01a 0f10 	tst.w	sl, #16
   8182a:	f040 81ea 	bne.w	81c02 <_vfiprintf_r+0xa3a>
   8182e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81832:	f000 81e6 	beq.w	81c02 <_vfiprintf_r+0xa3a>
   81836:	f8dd b020 	ldr.w	fp, [sp, #32]
   8183a:	2500      	movs	r5, #0
   8183c:	f8bb 4000 	ldrh.w	r4, [fp]
   81840:	f10b 0b04 	add.w	fp, fp, #4
   81844:	f8cd b020 	str.w	fp, [sp, #32]
   81848:	e707      	b.n	8165a <_vfiprintf_r+0x492>
   8184a:	f898 3000 	ldrb.w	r3, [r8]
   8184e:	2900      	cmp	r1, #0
   81850:	f47f ad27 	bne.w	812a2 <_vfiprintf_r+0xda>
   81854:	2120      	movs	r1, #32
   81856:	e524      	b.n	812a2 <_vfiprintf_r+0xda>
   81858:	f04a 0a01 	orr.w	sl, sl, #1
   8185c:	f898 3000 	ldrb.w	r3, [r8]
   81860:	e51f      	b.n	812a2 <_vfiprintf_r+0xda>
   81862:	9004      	str	r0, [sp, #16]
   81864:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81868:	2b00      	cmp	r3, #0
   8186a:	f000 80f9 	beq.w	81a60 <_vfiprintf_r+0x898>
   8186e:	2501      	movs	r5, #1
   81870:	f04f 0b00 	mov.w	fp, #0
   81874:	9503      	str	r5, [sp, #12]
   81876:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8187a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8187e:	9505      	str	r5, [sp, #20]
   81880:	af16      	add	r7, sp, #88	; 0x58
   81882:	e70e      	b.n	816a2 <_vfiprintf_r+0x4da>
   81884:	9806      	ldr	r0, [sp, #24]
   81886:	9902      	ldr	r1, [sp, #8]
   81888:	aa13      	add	r2, sp, #76	; 0x4c
   8188a:	f7ff fc61 	bl	81150 <__sprint_r.part.0>
   8188e:	2800      	cmp	r0, #0
   81890:	f040 80ed 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81894:	9814      	ldr	r0, [sp, #80]	; 0x50
   81896:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81898:	1c43      	adds	r3, r0, #1
   8189a:	46cc      	mov	ip, r9
   8189c:	e5fe      	b.n	8149c <_vfiprintf_r+0x2d4>
   8189e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   818a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   818a2:	1c59      	adds	r1, r3, #1
   818a4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   818a8:	b168      	cbz	r0, 818c6 <_vfiprintf_r+0x6fe>
   818aa:	3201      	adds	r2, #1
   818ac:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   818b0:	2301      	movs	r3, #1
   818b2:	2907      	cmp	r1, #7
   818b4:	9215      	str	r2, [sp, #84]	; 0x54
   818b6:	9114      	str	r1, [sp, #80]	; 0x50
   818b8:	e886 0009 	stmia.w	r6, {r0, r3}
   818bc:	f300 8160 	bgt.w	81b80 <_vfiprintf_r+0x9b8>
   818c0:	460b      	mov	r3, r1
   818c2:	3608      	adds	r6, #8
   818c4:	3101      	adds	r1, #1
   818c6:	9c07      	ldr	r4, [sp, #28]
   818c8:	b164      	cbz	r4, 818e4 <_vfiprintf_r+0x71c>
   818ca:	3202      	adds	r2, #2
   818cc:	a812      	add	r0, sp, #72	; 0x48
   818ce:	2302      	movs	r3, #2
   818d0:	2907      	cmp	r1, #7
   818d2:	9215      	str	r2, [sp, #84]	; 0x54
   818d4:	9114      	str	r1, [sp, #80]	; 0x50
   818d6:	e886 0009 	stmia.w	r6, {r0, r3}
   818da:	f300 8157 	bgt.w	81b8c <_vfiprintf_r+0x9c4>
   818de:	460b      	mov	r3, r1
   818e0:	3608      	adds	r6, #8
   818e2:	3101      	adds	r1, #1
   818e4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   818e6:	2d80      	cmp	r5, #128	; 0x80
   818e8:	f000 8101 	beq.w	81aee <_vfiprintf_r+0x926>
   818ec:	9d05      	ldr	r5, [sp, #20]
   818ee:	ebc5 040c 	rsb	r4, r5, ip
   818f2:	2c00      	cmp	r4, #0
   818f4:	dd2f      	ble.n	81956 <_vfiprintf_r+0x78e>
   818f6:	2c10      	cmp	r4, #16
   818f8:	4d57      	ldr	r5, [pc, #348]	; (81a58 <_vfiprintf_r+0x890>)
   818fa:	dd22      	ble.n	81942 <_vfiprintf_r+0x77a>
   818fc:	4630      	mov	r0, r6
   818fe:	f04f 0b10 	mov.w	fp, #16
   81902:	462e      	mov	r6, r5
   81904:	4625      	mov	r5, r4
   81906:	9c06      	ldr	r4, [sp, #24]
   81908:	e006      	b.n	81918 <_vfiprintf_r+0x750>
   8190a:	f103 0c02 	add.w	ip, r3, #2
   8190e:	3008      	adds	r0, #8
   81910:	460b      	mov	r3, r1
   81912:	3d10      	subs	r5, #16
   81914:	2d10      	cmp	r5, #16
   81916:	dd10      	ble.n	8193a <_vfiprintf_r+0x772>
   81918:	1c59      	adds	r1, r3, #1
   8191a:	3210      	adds	r2, #16
   8191c:	2907      	cmp	r1, #7
   8191e:	9215      	str	r2, [sp, #84]	; 0x54
   81920:	e880 0840 	stmia.w	r0, {r6, fp}
   81924:	9114      	str	r1, [sp, #80]	; 0x50
   81926:	ddf0      	ble.n	8190a <_vfiprintf_r+0x742>
   81928:	2a00      	cmp	r2, #0
   8192a:	d163      	bne.n	819f4 <_vfiprintf_r+0x82c>
   8192c:	3d10      	subs	r5, #16
   8192e:	2d10      	cmp	r5, #16
   81930:	f04f 0c01 	mov.w	ip, #1
   81934:	4613      	mov	r3, r2
   81936:	4648      	mov	r0, r9
   81938:	dcee      	bgt.n	81918 <_vfiprintf_r+0x750>
   8193a:	462c      	mov	r4, r5
   8193c:	4661      	mov	r1, ip
   8193e:	4635      	mov	r5, r6
   81940:	4606      	mov	r6, r0
   81942:	4422      	add	r2, r4
   81944:	2907      	cmp	r1, #7
   81946:	9215      	str	r2, [sp, #84]	; 0x54
   81948:	6035      	str	r5, [r6, #0]
   8194a:	6074      	str	r4, [r6, #4]
   8194c:	9114      	str	r1, [sp, #80]	; 0x50
   8194e:	f300 80c1 	bgt.w	81ad4 <_vfiprintf_r+0x90c>
   81952:	3608      	adds	r6, #8
   81954:	3101      	adds	r1, #1
   81956:	9d05      	ldr	r5, [sp, #20]
   81958:	2907      	cmp	r1, #7
   8195a:	442a      	add	r2, r5
   8195c:	9215      	str	r2, [sp, #84]	; 0x54
   8195e:	6037      	str	r7, [r6, #0]
   81960:	6075      	str	r5, [r6, #4]
   81962:	9114      	str	r1, [sp, #80]	; 0x50
   81964:	f340 80c1 	ble.w	81aea <_vfiprintf_r+0x922>
   81968:	2a00      	cmp	r2, #0
   8196a:	f040 8130 	bne.w	81bce <_vfiprintf_r+0xa06>
   8196e:	9214      	str	r2, [sp, #80]	; 0x50
   81970:	464e      	mov	r6, r9
   81972:	f01a 0f04 	tst.w	sl, #4
   81976:	f000 808b 	beq.w	81a90 <_vfiprintf_r+0x8c8>
   8197a:	9d04      	ldr	r5, [sp, #16]
   8197c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81980:	ebcb 0405 	rsb	r4, fp, r5
   81984:	2c00      	cmp	r4, #0
   81986:	f340 8083 	ble.w	81a90 <_vfiprintf_r+0x8c8>
   8198a:	2c10      	cmp	r4, #16
   8198c:	f340 821e 	ble.w	81dcc <_vfiprintf_r+0xc04>
   81990:	9914      	ldr	r1, [sp, #80]	; 0x50
   81992:	4d32      	ldr	r5, [pc, #200]	; (81a5c <_vfiprintf_r+0x894>)
   81994:	2710      	movs	r7, #16
   81996:	f8dd a018 	ldr.w	sl, [sp, #24]
   8199a:	f8dd b008 	ldr.w	fp, [sp, #8]
   8199e:	e005      	b.n	819ac <_vfiprintf_r+0x7e4>
   819a0:	1c88      	adds	r0, r1, #2
   819a2:	3608      	adds	r6, #8
   819a4:	4619      	mov	r1, r3
   819a6:	3c10      	subs	r4, #16
   819a8:	2c10      	cmp	r4, #16
   819aa:	dd10      	ble.n	819ce <_vfiprintf_r+0x806>
   819ac:	1c4b      	adds	r3, r1, #1
   819ae:	3210      	adds	r2, #16
   819b0:	2b07      	cmp	r3, #7
   819b2:	9215      	str	r2, [sp, #84]	; 0x54
   819b4:	e886 00a0 	stmia.w	r6, {r5, r7}
   819b8:	9314      	str	r3, [sp, #80]	; 0x50
   819ba:	ddf1      	ble.n	819a0 <_vfiprintf_r+0x7d8>
   819bc:	2a00      	cmp	r2, #0
   819be:	d17d      	bne.n	81abc <_vfiprintf_r+0x8f4>
   819c0:	3c10      	subs	r4, #16
   819c2:	2c10      	cmp	r4, #16
   819c4:	f04f 0001 	mov.w	r0, #1
   819c8:	4611      	mov	r1, r2
   819ca:	464e      	mov	r6, r9
   819cc:	dcee      	bgt.n	819ac <_vfiprintf_r+0x7e4>
   819ce:	4422      	add	r2, r4
   819d0:	2807      	cmp	r0, #7
   819d2:	9215      	str	r2, [sp, #84]	; 0x54
   819d4:	6035      	str	r5, [r6, #0]
   819d6:	6074      	str	r4, [r6, #4]
   819d8:	9014      	str	r0, [sp, #80]	; 0x50
   819da:	dd59      	ble.n	81a90 <_vfiprintf_r+0x8c8>
   819dc:	2a00      	cmp	r2, #0
   819de:	d14f      	bne.n	81a80 <_vfiprintf_r+0x8b8>
   819e0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   819e2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   819e6:	9d04      	ldr	r5, [sp, #16]
   819e8:	45ab      	cmp	fp, r5
   819ea:	bfac      	ite	ge
   819ec:	445c      	addge	r4, fp
   819ee:	1964      	addlt	r4, r4, r5
   819f0:	9409      	str	r4, [sp, #36]	; 0x24
   819f2:	e05e      	b.n	81ab2 <_vfiprintf_r+0x8ea>
   819f4:	4620      	mov	r0, r4
   819f6:	9902      	ldr	r1, [sp, #8]
   819f8:	aa13      	add	r2, sp, #76	; 0x4c
   819fa:	f7ff fba9 	bl	81150 <__sprint_r.part.0>
   819fe:	2800      	cmp	r0, #0
   81a00:	d135      	bne.n	81a6e <_vfiprintf_r+0x8a6>
   81a02:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81a04:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81a06:	f103 0c01 	add.w	ip, r3, #1
   81a0a:	4648      	mov	r0, r9
   81a0c:	e781      	b.n	81912 <_vfiprintf_r+0x74a>
   81a0e:	08e0      	lsrs	r0, r4, #3
   81a10:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   81a14:	f004 0207 	and.w	r2, r4, #7
   81a18:	08e9      	lsrs	r1, r5, #3
   81a1a:	3230      	adds	r2, #48	; 0x30
   81a1c:	ea50 0b01 	orrs.w	fp, r0, r1
   81a20:	461f      	mov	r7, r3
   81a22:	701a      	strb	r2, [r3, #0]
   81a24:	4604      	mov	r4, r0
   81a26:	460d      	mov	r5, r1
   81a28:	f103 33ff 	add.w	r3, r3, #4294967295
   81a2c:	d1ef      	bne.n	81a0e <_vfiprintf_r+0x846>
   81a2e:	f01a 0f01 	tst.w	sl, #1
   81a32:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   81a36:	4639      	mov	r1, r7
   81a38:	f000 80b9 	beq.w	81bae <_vfiprintf_r+0x9e6>
   81a3c:	2a30      	cmp	r2, #48	; 0x30
   81a3e:	f43f acf4 	beq.w	8142a <_vfiprintf_r+0x262>
   81a42:	461f      	mov	r7, r3
   81a44:	ebc7 0509 	rsb	r5, r7, r9
   81a48:	2330      	movs	r3, #48	; 0x30
   81a4a:	9505      	str	r5, [sp, #20]
   81a4c:	f801 3c01 	strb.w	r3, [r1, #-1]
   81a50:	e4ee      	b.n	81430 <_vfiprintf_r+0x268>
   81a52:	bf00      	nop
   81a54:	00083da8 	.word	0x00083da8
   81a58:	00083dc4 	.word	0x00083dc4
   81a5c:	00083dd4 	.word	0x00083dd4
   81a60:	9b15      	ldr	r3, [sp, #84]	; 0x54
   81a62:	b123      	cbz	r3, 81a6e <_vfiprintf_r+0x8a6>
   81a64:	9806      	ldr	r0, [sp, #24]
   81a66:	9902      	ldr	r1, [sp, #8]
   81a68:	aa13      	add	r2, sp, #76	; 0x4c
   81a6a:	f7ff fb71 	bl	81150 <__sprint_r.part.0>
   81a6e:	9c02      	ldr	r4, [sp, #8]
   81a70:	89a3      	ldrh	r3, [r4, #12]
   81a72:	065b      	lsls	r3, r3, #25
   81a74:	f53f ac98 	bmi.w	813a8 <_vfiprintf_r+0x1e0>
   81a78:	9809      	ldr	r0, [sp, #36]	; 0x24
   81a7a:	b031      	add	sp, #196	; 0xc4
   81a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a80:	9806      	ldr	r0, [sp, #24]
   81a82:	9902      	ldr	r1, [sp, #8]
   81a84:	aa13      	add	r2, sp, #76	; 0x4c
   81a86:	f7ff fb63 	bl	81150 <__sprint_r.part.0>
   81a8a:	2800      	cmp	r0, #0
   81a8c:	d1ef      	bne.n	81a6e <_vfiprintf_r+0x8a6>
   81a8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81a90:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81a92:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a96:	9d04      	ldr	r5, [sp, #16]
   81a98:	45ab      	cmp	fp, r5
   81a9a:	bfac      	ite	ge
   81a9c:	445c      	addge	r4, fp
   81a9e:	1964      	addlt	r4, r4, r5
   81aa0:	9409      	str	r4, [sp, #36]	; 0x24
   81aa2:	b132      	cbz	r2, 81ab2 <_vfiprintf_r+0x8ea>
   81aa4:	9806      	ldr	r0, [sp, #24]
   81aa6:	9902      	ldr	r1, [sp, #8]
   81aa8:	aa13      	add	r2, sp, #76	; 0x4c
   81aaa:	f7ff fb51 	bl	81150 <__sprint_r.part.0>
   81aae:	2800      	cmp	r0, #0
   81ab0:	d1dd      	bne.n	81a6e <_vfiprintf_r+0x8a6>
   81ab2:	2000      	movs	r0, #0
   81ab4:	9014      	str	r0, [sp, #80]	; 0x50
   81ab6:	464e      	mov	r6, r9
   81ab8:	f7ff bbb9 	b.w	8122e <_vfiprintf_r+0x66>
   81abc:	4650      	mov	r0, sl
   81abe:	4659      	mov	r1, fp
   81ac0:	aa13      	add	r2, sp, #76	; 0x4c
   81ac2:	f7ff fb45 	bl	81150 <__sprint_r.part.0>
   81ac6:	2800      	cmp	r0, #0
   81ac8:	d1d1      	bne.n	81a6e <_vfiprintf_r+0x8a6>
   81aca:	9914      	ldr	r1, [sp, #80]	; 0x50
   81acc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ace:	1c48      	adds	r0, r1, #1
   81ad0:	464e      	mov	r6, r9
   81ad2:	e768      	b.n	819a6 <_vfiprintf_r+0x7de>
   81ad4:	2a00      	cmp	r2, #0
   81ad6:	f040 80f7 	bne.w	81cc8 <_vfiprintf_r+0xb00>
   81ada:	9c05      	ldr	r4, [sp, #20]
   81adc:	2301      	movs	r3, #1
   81ade:	9720      	str	r7, [sp, #128]	; 0x80
   81ae0:	9421      	str	r4, [sp, #132]	; 0x84
   81ae2:	9415      	str	r4, [sp, #84]	; 0x54
   81ae4:	4622      	mov	r2, r4
   81ae6:	9314      	str	r3, [sp, #80]	; 0x50
   81ae8:	464e      	mov	r6, r9
   81aea:	3608      	adds	r6, #8
   81aec:	e741      	b.n	81972 <_vfiprintf_r+0x7aa>
   81aee:	9d04      	ldr	r5, [sp, #16]
   81af0:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81af4:	ebcb 0405 	rsb	r4, fp, r5
   81af8:	2c00      	cmp	r4, #0
   81afa:	f77f aef7 	ble.w	818ec <_vfiprintf_r+0x724>
   81afe:	2c10      	cmp	r4, #16
   81b00:	4da6      	ldr	r5, [pc, #664]	; (81d9c <_vfiprintf_r+0xbd4>)
   81b02:	f340 8170 	ble.w	81de6 <_vfiprintf_r+0xc1e>
   81b06:	4629      	mov	r1, r5
   81b08:	f04f 0b10 	mov.w	fp, #16
   81b0c:	4625      	mov	r5, r4
   81b0e:	4664      	mov	r4, ip
   81b10:	46b4      	mov	ip, r6
   81b12:	460e      	mov	r6, r1
   81b14:	e006      	b.n	81b24 <_vfiprintf_r+0x95c>
   81b16:	1c98      	adds	r0, r3, #2
   81b18:	f10c 0c08 	add.w	ip, ip, #8
   81b1c:	460b      	mov	r3, r1
   81b1e:	3d10      	subs	r5, #16
   81b20:	2d10      	cmp	r5, #16
   81b22:	dd0f      	ble.n	81b44 <_vfiprintf_r+0x97c>
   81b24:	1c59      	adds	r1, r3, #1
   81b26:	3210      	adds	r2, #16
   81b28:	2907      	cmp	r1, #7
   81b2a:	9215      	str	r2, [sp, #84]	; 0x54
   81b2c:	e88c 0840 	stmia.w	ip, {r6, fp}
   81b30:	9114      	str	r1, [sp, #80]	; 0x50
   81b32:	ddf0      	ble.n	81b16 <_vfiprintf_r+0x94e>
   81b34:	b9ba      	cbnz	r2, 81b66 <_vfiprintf_r+0x99e>
   81b36:	3d10      	subs	r5, #16
   81b38:	2d10      	cmp	r5, #16
   81b3a:	f04f 0001 	mov.w	r0, #1
   81b3e:	4613      	mov	r3, r2
   81b40:	46cc      	mov	ip, r9
   81b42:	dcef      	bgt.n	81b24 <_vfiprintf_r+0x95c>
   81b44:	4633      	mov	r3, r6
   81b46:	4666      	mov	r6, ip
   81b48:	46a4      	mov	ip, r4
   81b4a:	462c      	mov	r4, r5
   81b4c:	461d      	mov	r5, r3
   81b4e:	4422      	add	r2, r4
   81b50:	2807      	cmp	r0, #7
   81b52:	9215      	str	r2, [sp, #84]	; 0x54
   81b54:	6035      	str	r5, [r6, #0]
   81b56:	6074      	str	r4, [r6, #4]
   81b58:	9014      	str	r0, [sp, #80]	; 0x50
   81b5a:	f300 80af 	bgt.w	81cbc <_vfiprintf_r+0xaf4>
   81b5e:	3608      	adds	r6, #8
   81b60:	1c41      	adds	r1, r0, #1
   81b62:	4603      	mov	r3, r0
   81b64:	e6c2      	b.n	818ec <_vfiprintf_r+0x724>
   81b66:	9806      	ldr	r0, [sp, #24]
   81b68:	9902      	ldr	r1, [sp, #8]
   81b6a:	aa13      	add	r2, sp, #76	; 0x4c
   81b6c:	f7ff faf0 	bl	81150 <__sprint_r.part.0>
   81b70:	2800      	cmp	r0, #0
   81b72:	f47f af7c 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81b76:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81b78:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81b7a:	1c58      	adds	r0, r3, #1
   81b7c:	46cc      	mov	ip, r9
   81b7e:	e7ce      	b.n	81b1e <_vfiprintf_r+0x956>
   81b80:	2a00      	cmp	r2, #0
   81b82:	d179      	bne.n	81c78 <_vfiprintf_r+0xab0>
   81b84:	4619      	mov	r1, r3
   81b86:	464e      	mov	r6, r9
   81b88:	4613      	mov	r3, r2
   81b8a:	e69c      	b.n	818c6 <_vfiprintf_r+0x6fe>
   81b8c:	2a00      	cmp	r2, #0
   81b8e:	f040 8084 	bne.w	81c9a <_vfiprintf_r+0xad2>
   81b92:	2101      	movs	r1, #1
   81b94:	4613      	mov	r3, r2
   81b96:	464e      	mov	r6, r9
   81b98:	e6a4      	b.n	818e4 <_vfiprintf_r+0x71c>
   81b9a:	464f      	mov	r7, r9
   81b9c:	e448      	b.n	81430 <_vfiprintf_r+0x268>
   81b9e:	2d00      	cmp	r5, #0
   81ba0:	bf08      	it	eq
   81ba2:	2c0a      	cmpeq	r4, #10
   81ba4:	d246      	bcs.n	81c34 <_vfiprintf_r+0xa6c>
   81ba6:	3430      	adds	r4, #48	; 0x30
   81ba8:	af30      	add	r7, sp, #192	; 0xc0
   81baa:	f807 4d41 	strb.w	r4, [r7, #-65]!
   81bae:	ebc7 0309 	rsb	r3, r7, r9
   81bb2:	9305      	str	r3, [sp, #20]
   81bb4:	e43c      	b.n	81430 <_vfiprintf_r+0x268>
   81bb6:	2302      	movs	r3, #2
   81bb8:	e417      	b.n	813ea <_vfiprintf_r+0x222>
   81bba:	2a00      	cmp	r2, #0
   81bbc:	f040 80af 	bne.w	81d1e <_vfiprintf_r+0xb56>
   81bc0:	4613      	mov	r3, r2
   81bc2:	2101      	movs	r1, #1
   81bc4:	464e      	mov	r6, r9
   81bc6:	e66d      	b.n	818a4 <_vfiprintf_r+0x6dc>
   81bc8:	4644      	mov	r4, r8
   81bca:	f7ff bb58 	b.w	8127e <_vfiprintf_r+0xb6>
   81bce:	9806      	ldr	r0, [sp, #24]
   81bd0:	9902      	ldr	r1, [sp, #8]
   81bd2:	aa13      	add	r2, sp, #76	; 0x4c
   81bd4:	f7ff fabc 	bl	81150 <__sprint_r.part.0>
   81bd8:	2800      	cmp	r0, #0
   81bda:	f47f af48 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81bde:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81be0:	464e      	mov	r6, r9
   81be2:	e6c6      	b.n	81972 <_vfiprintf_r+0x7aa>
   81be4:	9d08      	ldr	r5, [sp, #32]
   81be6:	682c      	ldr	r4, [r5, #0]
   81be8:	3504      	adds	r5, #4
   81bea:	9508      	str	r5, [sp, #32]
   81bec:	2500      	movs	r5, #0
   81bee:	f7ff bbfc 	b.w	813ea <_vfiprintf_r+0x222>
   81bf2:	9d08      	ldr	r5, [sp, #32]
   81bf4:	2301      	movs	r3, #1
   81bf6:	682c      	ldr	r4, [r5, #0]
   81bf8:	3504      	adds	r5, #4
   81bfa:	9508      	str	r5, [sp, #32]
   81bfc:	2500      	movs	r5, #0
   81bfe:	f7ff bbf4 	b.w	813ea <_vfiprintf_r+0x222>
   81c02:	9d08      	ldr	r5, [sp, #32]
   81c04:	682c      	ldr	r4, [r5, #0]
   81c06:	3504      	adds	r5, #4
   81c08:	9508      	str	r5, [sp, #32]
   81c0a:	2500      	movs	r5, #0
   81c0c:	e525      	b.n	8165a <_vfiprintf_r+0x492>
   81c0e:	9d08      	ldr	r5, [sp, #32]
   81c10:	682c      	ldr	r4, [r5, #0]
   81c12:	3504      	adds	r5, #4
   81c14:	9508      	str	r5, [sp, #32]
   81c16:	17e5      	asrs	r5, r4, #31
   81c18:	4622      	mov	r2, r4
   81c1a:	462b      	mov	r3, r5
   81c1c:	e48e      	b.n	8153c <_vfiprintf_r+0x374>
   81c1e:	9806      	ldr	r0, [sp, #24]
   81c20:	9902      	ldr	r1, [sp, #8]
   81c22:	aa13      	add	r2, sp, #76	; 0x4c
   81c24:	f7ff fa94 	bl	81150 <__sprint_r.part.0>
   81c28:	2800      	cmp	r0, #0
   81c2a:	f47f af20 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81c2e:	464e      	mov	r6, r9
   81c30:	f7ff bb9a 	b.w	81368 <_vfiprintf_r+0x1a0>
   81c34:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   81c38:	9603      	str	r6, [sp, #12]
   81c3a:	465e      	mov	r6, fp
   81c3c:	46e3      	mov	fp, ip
   81c3e:	4620      	mov	r0, r4
   81c40:	4629      	mov	r1, r5
   81c42:	220a      	movs	r2, #10
   81c44:	2300      	movs	r3, #0
   81c46:	f001 fdb9 	bl	837bc <__aeabi_uldivmod>
   81c4a:	3230      	adds	r2, #48	; 0x30
   81c4c:	7032      	strb	r2, [r6, #0]
   81c4e:	4620      	mov	r0, r4
   81c50:	4629      	mov	r1, r5
   81c52:	220a      	movs	r2, #10
   81c54:	2300      	movs	r3, #0
   81c56:	f001 fdb1 	bl	837bc <__aeabi_uldivmod>
   81c5a:	4604      	mov	r4, r0
   81c5c:	460d      	mov	r5, r1
   81c5e:	ea54 0005 	orrs.w	r0, r4, r5
   81c62:	4637      	mov	r7, r6
   81c64:	f106 36ff 	add.w	r6, r6, #4294967295
   81c68:	d1e9      	bne.n	81c3e <_vfiprintf_r+0xa76>
   81c6a:	ebc7 0309 	rsb	r3, r7, r9
   81c6e:	46dc      	mov	ip, fp
   81c70:	9e03      	ldr	r6, [sp, #12]
   81c72:	9305      	str	r3, [sp, #20]
   81c74:	f7ff bbdc 	b.w	81430 <_vfiprintf_r+0x268>
   81c78:	9806      	ldr	r0, [sp, #24]
   81c7a:	9902      	ldr	r1, [sp, #8]
   81c7c:	aa13      	add	r2, sp, #76	; 0x4c
   81c7e:	f8cd c004 	str.w	ip, [sp, #4]
   81c82:	f7ff fa65 	bl	81150 <__sprint_r.part.0>
   81c86:	f8dd c004 	ldr.w	ip, [sp, #4]
   81c8a:	2800      	cmp	r0, #0
   81c8c:	f47f aeef 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81c90:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81c92:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c94:	1c59      	adds	r1, r3, #1
   81c96:	464e      	mov	r6, r9
   81c98:	e615      	b.n	818c6 <_vfiprintf_r+0x6fe>
   81c9a:	9806      	ldr	r0, [sp, #24]
   81c9c:	9902      	ldr	r1, [sp, #8]
   81c9e:	aa13      	add	r2, sp, #76	; 0x4c
   81ca0:	f8cd c004 	str.w	ip, [sp, #4]
   81ca4:	f7ff fa54 	bl	81150 <__sprint_r.part.0>
   81ca8:	f8dd c004 	ldr.w	ip, [sp, #4]
   81cac:	2800      	cmp	r0, #0
   81cae:	f47f aede 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81cb2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81cb4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81cb6:	1c59      	adds	r1, r3, #1
   81cb8:	464e      	mov	r6, r9
   81cba:	e613      	b.n	818e4 <_vfiprintf_r+0x71c>
   81cbc:	2a00      	cmp	r2, #0
   81cbe:	d156      	bne.n	81d6e <_vfiprintf_r+0xba6>
   81cc0:	2101      	movs	r1, #1
   81cc2:	4613      	mov	r3, r2
   81cc4:	464e      	mov	r6, r9
   81cc6:	e611      	b.n	818ec <_vfiprintf_r+0x724>
   81cc8:	9806      	ldr	r0, [sp, #24]
   81cca:	9902      	ldr	r1, [sp, #8]
   81ccc:	aa13      	add	r2, sp, #76	; 0x4c
   81cce:	f7ff fa3f 	bl	81150 <__sprint_r.part.0>
   81cd2:	2800      	cmp	r0, #0
   81cd4:	f47f aecb 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81cd8:	9914      	ldr	r1, [sp, #80]	; 0x50
   81cda:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81cdc:	3101      	adds	r1, #1
   81cde:	464e      	mov	r6, r9
   81ce0:	e639      	b.n	81956 <_vfiprintf_r+0x78e>
   81ce2:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   81ce6:	4264      	negs	r4, r4
   81ce8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   81cec:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81cf0:	f8cd b01c 	str.w	fp, [sp, #28]
   81cf4:	f8cd c014 	str.w	ip, [sp, #20]
   81cf8:	2301      	movs	r3, #1
   81cfa:	f7ff bb7e 	b.w	813fa <_vfiprintf_r+0x232>
   81cfe:	f01a 0f10 	tst.w	sl, #16
   81d02:	d11d      	bne.n	81d40 <_vfiprintf_r+0xb78>
   81d04:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81d08:	d058      	beq.n	81dbc <_vfiprintf_r+0xbf4>
   81d0a:	9d08      	ldr	r5, [sp, #32]
   81d0c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   81d10:	682b      	ldr	r3, [r5, #0]
   81d12:	3504      	adds	r5, #4
   81d14:	9508      	str	r5, [sp, #32]
   81d16:	f8a3 b000 	strh.w	fp, [r3]
   81d1a:	f7ff ba88 	b.w	8122e <_vfiprintf_r+0x66>
   81d1e:	9806      	ldr	r0, [sp, #24]
   81d20:	9902      	ldr	r1, [sp, #8]
   81d22:	aa13      	add	r2, sp, #76	; 0x4c
   81d24:	f8cd c004 	str.w	ip, [sp, #4]
   81d28:	f7ff fa12 	bl	81150 <__sprint_r.part.0>
   81d2c:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d30:	2800      	cmp	r0, #0
   81d32:	f47f ae9c 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81d36:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d38:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d3a:	1c59      	adds	r1, r3, #1
   81d3c:	464e      	mov	r6, r9
   81d3e:	e5b1      	b.n	818a4 <_vfiprintf_r+0x6dc>
   81d40:	f8dd b020 	ldr.w	fp, [sp, #32]
   81d44:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81d46:	f8db 3000 	ldr.w	r3, [fp]
   81d4a:	f10b 0b04 	add.w	fp, fp, #4
   81d4e:	f8cd b020 	str.w	fp, [sp, #32]
   81d52:	601c      	str	r4, [r3, #0]
   81d54:	f7ff ba6b 	b.w	8122e <_vfiprintf_r+0x66>
   81d58:	9408      	str	r4, [sp, #32]
   81d5a:	f7ff f9c9 	bl	810f0 <strlen>
   81d5e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   81d62:	9005      	str	r0, [sp, #20]
   81d64:	9407      	str	r4, [sp, #28]
   81d66:	f04f 0c00 	mov.w	ip, #0
   81d6a:	f7ff bb61 	b.w	81430 <_vfiprintf_r+0x268>
   81d6e:	9806      	ldr	r0, [sp, #24]
   81d70:	9902      	ldr	r1, [sp, #8]
   81d72:	aa13      	add	r2, sp, #76	; 0x4c
   81d74:	f8cd c004 	str.w	ip, [sp, #4]
   81d78:	f7ff f9ea 	bl	81150 <__sprint_r.part.0>
   81d7c:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d80:	2800      	cmp	r0, #0
   81d82:	f47f ae74 	bne.w	81a6e <_vfiprintf_r+0x8a6>
   81d86:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d88:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d8a:	1c59      	adds	r1, r3, #1
   81d8c:	464e      	mov	r6, r9
   81d8e:	e5ad      	b.n	818ec <_vfiprintf_r+0x724>
   81d90:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d92:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d94:	3301      	adds	r3, #1
   81d96:	4d02      	ldr	r5, [pc, #8]	; (81da0 <_vfiprintf_r+0xbd8>)
   81d98:	f7ff bb9a 	b.w	814d0 <_vfiprintf_r+0x308>
   81d9c:	00083dc4 	.word	0x00083dc4
   81da0:	00083dd4 	.word	0x00083dd4
   81da4:	f1bc 0f06 	cmp.w	ip, #6
   81da8:	bf34      	ite	cc
   81daa:	4663      	movcc	r3, ip
   81dac:	2306      	movcs	r3, #6
   81dae:	9408      	str	r4, [sp, #32]
   81db0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   81db4:	9305      	str	r3, [sp, #20]
   81db6:	9403      	str	r4, [sp, #12]
   81db8:	4f16      	ldr	r7, [pc, #88]	; (81e14 <_vfiprintf_r+0xc4c>)
   81dba:	e472      	b.n	816a2 <_vfiprintf_r+0x4da>
   81dbc:	9c08      	ldr	r4, [sp, #32]
   81dbe:	9d09      	ldr	r5, [sp, #36]	; 0x24
   81dc0:	6823      	ldr	r3, [r4, #0]
   81dc2:	3404      	adds	r4, #4
   81dc4:	9408      	str	r4, [sp, #32]
   81dc6:	601d      	str	r5, [r3, #0]
   81dc8:	f7ff ba31 	b.w	8122e <_vfiprintf_r+0x66>
   81dcc:	9814      	ldr	r0, [sp, #80]	; 0x50
   81dce:	4d12      	ldr	r5, [pc, #72]	; (81e18 <_vfiprintf_r+0xc50>)
   81dd0:	3001      	adds	r0, #1
   81dd2:	e5fc      	b.n	819ce <_vfiprintf_r+0x806>
   81dd4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81dd8:	f8cd c014 	str.w	ip, [sp, #20]
   81ddc:	9507      	str	r5, [sp, #28]
   81dde:	9408      	str	r4, [sp, #32]
   81de0:	4684      	mov	ip, r0
   81de2:	f7ff bb25 	b.w	81430 <_vfiprintf_r+0x268>
   81de6:	4608      	mov	r0, r1
   81de8:	e6b1      	b.n	81b4e <_vfiprintf_r+0x986>
   81dea:	46a0      	mov	r8, r4
   81dec:	2500      	movs	r5, #0
   81dee:	f7ff ba5a 	b.w	812a6 <_vfiprintf_r+0xde>
   81df2:	f8dd b020 	ldr.w	fp, [sp, #32]
   81df6:	f898 3001 	ldrb.w	r3, [r8, #1]
   81dfa:	f8db 5000 	ldr.w	r5, [fp]
   81dfe:	f10b 0204 	add.w	r2, fp, #4
   81e02:	2d00      	cmp	r5, #0
   81e04:	9208      	str	r2, [sp, #32]
   81e06:	46a0      	mov	r8, r4
   81e08:	f6bf aa4b 	bge.w	812a2 <_vfiprintf_r+0xda>
   81e0c:	f04f 35ff 	mov.w	r5, #4294967295
   81e10:	f7ff ba47 	b.w	812a2 <_vfiprintf_r+0xda>
   81e14:	00083dbc 	.word	0x00083dbc
   81e18:	00083dd4 	.word	0x00083dd4

00081e1c <__sbprintf>:
   81e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81e20:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   81e22:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   81e26:	4688      	mov	r8, r1
   81e28:	9719      	str	r7, [sp, #100]	; 0x64
   81e2a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   81e2e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   81e32:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   81e36:	9707      	str	r7, [sp, #28]
   81e38:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   81e3c:	ac1a      	add	r4, sp, #104	; 0x68
   81e3e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   81e42:	f02a 0a02 	bic.w	sl, sl, #2
   81e46:	2600      	movs	r6, #0
   81e48:	4669      	mov	r1, sp
   81e4a:	9400      	str	r4, [sp, #0]
   81e4c:	9404      	str	r4, [sp, #16]
   81e4e:	9502      	str	r5, [sp, #8]
   81e50:	9505      	str	r5, [sp, #20]
   81e52:	f8ad a00c 	strh.w	sl, [sp, #12]
   81e56:	f8ad 900e 	strh.w	r9, [sp, #14]
   81e5a:	9709      	str	r7, [sp, #36]	; 0x24
   81e5c:	9606      	str	r6, [sp, #24]
   81e5e:	4605      	mov	r5, r0
   81e60:	f7ff f9b2 	bl	811c8 <_vfiprintf_r>
   81e64:	1e04      	subs	r4, r0, #0
   81e66:	db07      	blt.n	81e78 <__sbprintf+0x5c>
   81e68:	4628      	mov	r0, r5
   81e6a:	4669      	mov	r1, sp
   81e6c:	f000 f92a 	bl	820c4 <_fflush_r>
   81e70:	42b0      	cmp	r0, r6
   81e72:	bf18      	it	ne
   81e74:	f04f 34ff 	movne.w	r4, #4294967295
   81e78:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   81e7c:	065b      	lsls	r3, r3, #25
   81e7e:	d505      	bpl.n	81e8c <__sbprintf+0x70>
   81e80:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   81e84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81e88:	f8a8 300c 	strh.w	r3, [r8, #12]
   81e8c:	4620      	mov	r0, r4
   81e8e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   81e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81e96:	bf00      	nop

00081e98 <__swsetup_r>:
   81e98:	4b2f      	ldr	r3, [pc, #188]	; (81f58 <__swsetup_r+0xc0>)
   81e9a:	b570      	push	{r4, r5, r6, lr}
   81e9c:	4606      	mov	r6, r0
   81e9e:	6818      	ldr	r0, [r3, #0]
   81ea0:	460c      	mov	r4, r1
   81ea2:	b110      	cbz	r0, 81eaa <__swsetup_r+0x12>
   81ea4:	6b82      	ldr	r2, [r0, #56]	; 0x38
   81ea6:	2a00      	cmp	r2, #0
   81ea8:	d036      	beq.n	81f18 <__swsetup_r+0x80>
   81eaa:	89a5      	ldrh	r5, [r4, #12]
   81eac:	b2ab      	uxth	r3, r5
   81eae:	0719      	lsls	r1, r3, #28
   81eb0:	d50c      	bpl.n	81ecc <__swsetup_r+0x34>
   81eb2:	6922      	ldr	r2, [r4, #16]
   81eb4:	b1aa      	cbz	r2, 81ee2 <__swsetup_r+0x4a>
   81eb6:	f013 0101 	ands.w	r1, r3, #1
   81eba:	d01e      	beq.n	81efa <__swsetup_r+0x62>
   81ebc:	6963      	ldr	r3, [r4, #20]
   81ebe:	2100      	movs	r1, #0
   81ec0:	425b      	negs	r3, r3
   81ec2:	61a3      	str	r3, [r4, #24]
   81ec4:	60a1      	str	r1, [r4, #8]
   81ec6:	b1f2      	cbz	r2, 81f06 <__swsetup_r+0x6e>
   81ec8:	2000      	movs	r0, #0
   81eca:	bd70      	pop	{r4, r5, r6, pc}
   81ecc:	06da      	lsls	r2, r3, #27
   81ece:	d53a      	bpl.n	81f46 <__swsetup_r+0xae>
   81ed0:	075b      	lsls	r3, r3, #29
   81ed2:	d424      	bmi.n	81f1e <__swsetup_r+0x86>
   81ed4:	6922      	ldr	r2, [r4, #16]
   81ed6:	f045 0308 	orr.w	r3, r5, #8
   81eda:	81a3      	strh	r3, [r4, #12]
   81edc:	b29b      	uxth	r3, r3
   81ede:	2a00      	cmp	r2, #0
   81ee0:	d1e9      	bne.n	81eb6 <__swsetup_r+0x1e>
   81ee2:	f403 7120 	and.w	r1, r3, #640	; 0x280
   81ee6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   81eea:	d0e4      	beq.n	81eb6 <__swsetup_r+0x1e>
   81eec:	4630      	mov	r0, r6
   81eee:	4621      	mov	r1, r4
   81ef0:	f000 fcce 	bl	82890 <__smakebuf_r>
   81ef4:	89a3      	ldrh	r3, [r4, #12]
   81ef6:	6922      	ldr	r2, [r4, #16]
   81ef8:	e7dd      	b.n	81eb6 <__swsetup_r+0x1e>
   81efa:	0798      	lsls	r0, r3, #30
   81efc:	bf58      	it	pl
   81efe:	6961      	ldrpl	r1, [r4, #20]
   81f00:	60a1      	str	r1, [r4, #8]
   81f02:	2a00      	cmp	r2, #0
   81f04:	d1e0      	bne.n	81ec8 <__swsetup_r+0x30>
   81f06:	89a3      	ldrh	r3, [r4, #12]
   81f08:	061a      	lsls	r2, r3, #24
   81f0a:	d5dd      	bpl.n	81ec8 <__swsetup_r+0x30>
   81f0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81f10:	81a3      	strh	r3, [r4, #12]
   81f12:	f04f 30ff 	mov.w	r0, #4294967295
   81f16:	bd70      	pop	{r4, r5, r6, pc}
   81f18:	f000 f8f0 	bl	820fc <__sinit>
   81f1c:	e7c5      	b.n	81eaa <__swsetup_r+0x12>
   81f1e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81f20:	b149      	cbz	r1, 81f36 <__swsetup_r+0x9e>
   81f22:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81f26:	4299      	cmp	r1, r3
   81f28:	d003      	beq.n	81f32 <__swsetup_r+0x9a>
   81f2a:	4630      	mov	r0, r6
   81f2c:	f000 fa2a 	bl	82384 <_free_r>
   81f30:	89a5      	ldrh	r5, [r4, #12]
   81f32:	2300      	movs	r3, #0
   81f34:	6323      	str	r3, [r4, #48]	; 0x30
   81f36:	6922      	ldr	r2, [r4, #16]
   81f38:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   81f3c:	2100      	movs	r1, #0
   81f3e:	b2ad      	uxth	r5, r5
   81f40:	6022      	str	r2, [r4, #0]
   81f42:	6061      	str	r1, [r4, #4]
   81f44:	e7c7      	b.n	81ed6 <__swsetup_r+0x3e>
   81f46:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   81f4a:	2309      	movs	r3, #9
   81f4c:	6033      	str	r3, [r6, #0]
   81f4e:	f04f 30ff 	mov.w	r0, #4294967295
   81f52:	81a5      	strh	r5, [r4, #12]
   81f54:	bd70      	pop	{r4, r5, r6, pc}
   81f56:	bf00      	nop
   81f58:	20070560 	.word	0x20070560

00081f5c <register_fini>:
   81f5c:	4b02      	ldr	r3, [pc, #8]	; (81f68 <register_fini+0xc>)
   81f5e:	b113      	cbz	r3, 81f66 <register_fini+0xa>
   81f60:	4802      	ldr	r0, [pc, #8]	; (81f6c <register_fini+0x10>)
   81f62:	f000 b805 	b.w	81f70 <atexit>
   81f66:	4770      	bx	lr
   81f68:	00000000 	.word	0x00000000
   81f6c:	000821f9 	.word	0x000821f9

00081f70 <atexit>:
   81f70:	4601      	mov	r1, r0
   81f72:	2000      	movs	r0, #0
   81f74:	4602      	mov	r2, r0
   81f76:	4603      	mov	r3, r0
   81f78:	f001 bb24 	b.w	835c4 <__register_exitproc>

00081f7c <__sflush_r>:
   81f7c:	898b      	ldrh	r3, [r1, #12]
   81f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81f82:	b29a      	uxth	r2, r3
   81f84:	460d      	mov	r5, r1
   81f86:	0711      	lsls	r1, r2, #28
   81f88:	4680      	mov	r8, r0
   81f8a:	d43c      	bmi.n	82006 <__sflush_r+0x8a>
   81f8c:	686a      	ldr	r2, [r5, #4]
   81f8e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   81f92:	2a00      	cmp	r2, #0
   81f94:	81ab      	strh	r3, [r5, #12]
   81f96:	dd59      	ble.n	8204c <__sflush_r+0xd0>
   81f98:	6aac      	ldr	r4, [r5, #40]	; 0x28
   81f9a:	2c00      	cmp	r4, #0
   81f9c:	d04b      	beq.n	82036 <__sflush_r+0xba>
   81f9e:	b29b      	uxth	r3, r3
   81fa0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   81fa4:	2100      	movs	r1, #0
   81fa6:	b292      	uxth	r2, r2
   81fa8:	f8d8 6000 	ldr.w	r6, [r8]
   81fac:	f8c8 1000 	str.w	r1, [r8]
   81fb0:	2a00      	cmp	r2, #0
   81fb2:	d04f      	beq.n	82054 <__sflush_r+0xd8>
   81fb4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   81fb6:	075f      	lsls	r7, r3, #29
   81fb8:	d505      	bpl.n	81fc6 <__sflush_r+0x4a>
   81fba:	6869      	ldr	r1, [r5, #4]
   81fbc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   81fbe:	1a52      	subs	r2, r2, r1
   81fc0:	b10b      	cbz	r3, 81fc6 <__sflush_r+0x4a>
   81fc2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   81fc4:	1ad2      	subs	r2, r2, r3
   81fc6:	4640      	mov	r0, r8
   81fc8:	69e9      	ldr	r1, [r5, #28]
   81fca:	2300      	movs	r3, #0
   81fcc:	47a0      	blx	r4
   81fce:	1c44      	adds	r4, r0, #1
   81fd0:	d04a      	beq.n	82068 <__sflush_r+0xec>
   81fd2:	89ab      	ldrh	r3, [r5, #12]
   81fd4:	692a      	ldr	r2, [r5, #16]
   81fd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   81fda:	b29b      	uxth	r3, r3
   81fdc:	2100      	movs	r1, #0
   81fde:	602a      	str	r2, [r5, #0]
   81fe0:	04da      	lsls	r2, r3, #19
   81fe2:	81ab      	strh	r3, [r5, #12]
   81fe4:	6069      	str	r1, [r5, #4]
   81fe6:	d44c      	bmi.n	82082 <__sflush_r+0x106>
   81fe8:	6b29      	ldr	r1, [r5, #48]	; 0x30
   81fea:	f8c8 6000 	str.w	r6, [r8]
   81fee:	b311      	cbz	r1, 82036 <__sflush_r+0xba>
   81ff0:	f105 0340 	add.w	r3, r5, #64	; 0x40
   81ff4:	4299      	cmp	r1, r3
   81ff6:	d002      	beq.n	81ffe <__sflush_r+0x82>
   81ff8:	4640      	mov	r0, r8
   81ffa:	f000 f9c3 	bl	82384 <_free_r>
   81ffe:	2000      	movs	r0, #0
   82000:	6328      	str	r0, [r5, #48]	; 0x30
   82002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82006:	692e      	ldr	r6, [r5, #16]
   82008:	b1ae      	cbz	r6, 82036 <__sflush_r+0xba>
   8200a:	0791      	lsls	r1, r2, #30
   8200c:	682c      	ldr	r4, [r5, #0]
   8200e:	bf0c      	ite	eq
   82010:	696b      	ldreq	r3, [r5, #20]
   82012:	2300      	movne	r3, #0
   82014:	602e      	str	r6, [r5, #0]
   82016:	1ba4      	subs	r4, r4, r6
   82018:	60ab      	str	r3, [r5, #8]
   8201a:	e00a      	b.n	82032 <__sflush_r+0xb6>
   8201c:	4632      	mov	r2, r6
   8201e:	4623      	mov	r3, r4
   82020:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82022:	4640      	mov	r0, r8
   82024:	69e9      	ldr	r1, [r5, #28]
   82026:	47b8      	blx	r7
   82028:	2800      	cmp	r0, #0
   8202a:	ebc0 0404 	rsb	r4, r0, r4
   8202e:	4406      	add	r6, r0
   82030:	dd04      	ble.n	8203c <__sflush_r+0xc0>
   82032:	2c00      	cmp	r4, #0
   82034:	dcf2      	bgt.n	8201c <__sflush_r+0xa0>
   82036:	2000      	movs	r0, #0
   82038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8203c:	89ab      	ldrh	r3, [r5, #12]
   8203e:	f04f 30ff 	mov.w	r0, #4294967295
   82042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82046:	81ab      	strh	r3, [r5, #12]
   82048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8204c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8204e:	2a00      	cmp	r2, #0
   82050:	dca2      	bgt.n	81f98 <__sflush_r+0x1c>
   82052:	e7f0      	b.n	82036 <__sflush_r+0xba>
   82054:	2301      	movs	r3, #1
   82056:	4640      	mov	r0, r8
   82058:	69e9      	ldr	r1, [r5, #28]
   8205a:	47a0      	blx	r4
   8205c:	1c43      	adds	r3, r0, #1
   8205e:	4602      	mov	r2, r0
   82060:	d01e      	beq.n	820a0 <__sflush_r+0x124>
   82062:	89ab      	ldrh	r3, [r5, #12]
   82064:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82066:	e7a6      	b.n	81fb6 <__sflush_r+0x3a>
   82068:	f8d8 3000 	ldr.w	r3, [r8]
   8206c:	b95b      	cbnz	r3, 82086 <__sflush_r+0x10a>
   8206e:	89aa      	ldrh	r2, [r5, #12]
   82070:	6929      	ldr	r1, [r5, #16]
   82072:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82076:	b292      	uxth	r2, r2
   82078:	606b      	str	r3, [r5, #4]
   8207a:	04d3      	lsls	r3, r2, #19
   8207c:	81aa      	strh	r2, [r5, #12]
   8207e:	6029      	str	r1, [r5, #0]
   82080:	d5b2      	bpl.n	81fe8 <__sflush_r+0x6c>
   82082:	6528      	str	r0, [r5, #80]	; 0x50
   82084:	e7b0      	b.n	81fe8 <__sflush_r+0x6c>
   82086:	2b1d      	cmp	r3, #29
   82088:	d001      	beq.n	8208e <__sflush_r+0x112>
   8208a:	2b16      	cmp	r3, #22
   8208c:	d113      	bne.n	820b6 <__sflush_r+0x13a>
   8208e:	89a9      	ldrh	r1, [r5, #12]
   82090:	692b      	ldr	r3, [r5, #16]
   82092:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82096:	2200      	movs	r2, #0
   82098:	81a9      	strh	r1, [r5, #12]
   8209a:	602b      	str	r3, [r5, #0]
   8209c:	606a      	str	r2, [r5, #4]
   8209e:	e7a3      	b.n	81fe8 <__sflush_r+0x6c>
   820a0:	f8d8 3000 	ldr.w	r3, [r8]
   820a4:	2b00      	cmp	r3, #0
   820a6:	d0dc      	beq.n	82062 <__sflush_r+0xe6>
   820a8:	2b1d      	cmp	r3, #29
   820aa:	d001      	beq.n	820b0 <__sflush_r+0x134>
   820ac:	2b16      	cmp	r3, #22
   820ae:	d1c5      	bne.n	8203c <__sflush_r+0xc0>
   820b0:	f8c8 6000 	str.w	r6, [r8]
   820b4:	e7bf      	b.n	82036 <__sflush_r+0xba>
   820b6:	89ab      	ldrh	r3, [r5, #12]
   820b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   820bc:	81ab      	strh	r3, [r5, #12]
   820be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820c2:	bf00      	nop

000820c4 <_fflush_r>:
   820c4:	b510      	push	{r4, lr}
   820c6:	4604      	mov	r4, r0
   820c8:	b082      	sub	sp, #8
   820ca:	b108      	cbz	r0, 820d0 <_fflush_r+0xc>
   820cc:	6b83      	ldr	r3, [r0, #56]	; 0x38
   820ce:	b153      	cbz	r3, 820e6 <_fflush_r+0x22>
   820d0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   820d4:	b908      	cbnz	r0, 820da <_fflush_r+0x16>
   820d6:	b002      	add	sp, #8
   820d8:	bd10      	pop	{r4, pc}
   820da:	4620      	mov	r0, r4
   820dc:	b002      	add	sp, #8
   820de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   820e2:	f7ff bf4b 	b.w	81f7c <__sflush_r>
   820e6:	9101      	str	r1, [sp, #4]
   820e8:	f000 f808 	bl	820fc <__sinit>
   820ec:	9901      	ldr	r1, [sp, #4]
   820ee:	e7ef      	b.n	820d0 <_fflush_r+0xc>

000820f0 <_cleanup_r>:
   820f0:	4901      	ldr	r1, [pc, #4]	; (820f8 <_cleanup_r+0x8>)
   820f2:	f000 bb9f 	b.w	82834 <_fwalk>
   820f6:	bf00      	nop
   820f8:	00083711 	.word	0x00083711

000820fc <__sinit>:
   820fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82100:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82102:	b083      	sub	sp, #12
   82104:	4607      	mov	r7, r0
   82106:	2c00      	cmp	r4, #0
   82108:	d165      	bne.n	821d6 <__sinit+0xda>
   8210a:	687d      	ldr	r5, [r7, #4]
   8210c:	4833      	ldr	r0, [pc, #204]	; (821dc <__sinit+0xe0>)
   8210e:	2304      	movs	r3, #4
   82110:	2103      	movs	r1, #3
   82112:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82116:	63f8      	str	r0, [r7, #60]	; 0x3c
   82118:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8211c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82120:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82124:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82128:	81ab      	strh	r3, [r5, #12]
   8212a:	602c      	str	r4, [r5, #0]
   8212c:	606c      	str	r4, [r5, #4]
   8212e:	60ac      	str	r4, [r5, #8]
   82130:	666c      	str	r4, [r5, #100]	; 0x64
   82132:	81ec      	strh	r4, [r5, #14]
   82134:	612c      	str	r4, [r5, #16]
   82136:	616c      	str	r4, [r5, #20]
   82138:	61ac      	str	r4, [r5, #24]
   8213a:	4621      	mov	r1, r4
   8213c:	2208      	movs	r2, #8
   8213e:	f7fe ff05 	bl	80f4c <memset>
   82142:	f8df b09c 	ldr.w	fp, [pc, #156]	; 821e0 <__sinit+0xe4>
   82146:	68be      	ldr	r6, [r7, #8]
   82148:	f8df a098 	ldr.w	sl, [pc, #152]	; 821e4 <__sinit+0xe8>
   8214c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 821e8 <__sinit+0xec>
   82150:	f8df 8098 	ldr.w	r8, [pc, #152]	; 821ec <__sinit+0xf0>
   82154:	2301      	movs	r3, #1
   82156:	2209      	movs	r2, #9
   82158:	61ed      	str	r5, [r5, #28]
   8215a:	f8c5 b020 	str.w	fp, [r5, #32]
   8215e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82162:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82166:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8216a:	4621      	mov	r1, r4
   8216c:	81f3      	strh	r3, [r6, #14]
   8216e:	81b2      	strh	r2, [r6, #12]
   82170:	6034      	str	r4, [r6, #0]
   82172:	6074      	str	r4, [r6, #4]
   82174:	60b4      	str	r4, [r6, #8]
   82176:	6674      	str	r4, [r6, #100]	; 0x64
   82178:	6134      	str	r4, [r6, #16]
   8217a:	6174      	str	r4, [r6, #20]
   8217c:	61b4      	str	r4, [r6, #24]
   8217e:	2208      	movs	r2, #8
   82180:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82184:	9301      	str	r3, [sp, #4]
   82186:	f7fe fee1 	bl	80f4c <memset>
   8218a:	68fd      	ldr	r5, [r7, #12]
   8218c:	2012      	movs	r0, #18
   8218e:	2202      	movs	r2, #2
   82190:	61f6      	str	r6, [r6, #28]
   82192:	f8c6 b020 	str.w	fp, [r6, #32]
   82196:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8219a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   8219e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   821a2:	4621      	mov	r1, r4
   821a4:	81a8      	strh	r0, [r5, #12]
   821a6:	81ea      	strh	r2, [r5, #14]
   821a8:	602c      	str	r4, [r5, #0]
   821aa:	606c      	str	r4, [r5, #4]
   821ac:	60ac      	str	r4, [r5, #8]
   821ae:	666c      	str	r4, [r5, #100]	; 0x64
   821b0:	612c      	str	r4, [r5, #16]
   821b2:	616c      	str	r4, [r5, #20]
   821b4:	61ac      	str	r4, [r5, #24]
   821b6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   821ba:	2208      	movs	r2, #8
   821bc:	f7fe fec6 	bl	80f4c <memset>
   821c0:	9b01      	ldr	r3, [sp, #4]
   821c2:	61ed      	str	r5, [r5, #28]
   821c4:	f8c5 b020 	str.w	fp, [r5, #32]
   821c8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   821cc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   821d0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   821d4:	63bb      	str	r3, [r7, #56]	; 0x38
   821d6:	b003      	add	sp, #12
   821d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   821dc:	000820f1 	.word	0x000820f1
   821e0:	00083405 	.word	0x00083405
   821e4:	00083429 	.word	0x00083429
   821e8:	00083461 	.word	0x00083461
   821ec:	00083481 	.word	0x00083481

000821f0 <__sfp_lock_acquire>:
   821f0:	4770      	bx	lr
   821f2:	bf00      	nop

000821f4 <__sfp_lock_release>:
   821f4:	4770      	bx	lr
   821f6:	bf00      	nop

000821f8 <__libc_fini_array>:
   821f8:	b538      	push	{r3, r4, r5, lr}
   821fa:	4d09      	ldr	r5, [pc, #36]	; (82220 <__libc_fini_array+0x28>)
   821fc:	4c09      	ldr	r4, [pc, #36]	; (82224 <__libc_fini_array+0x2c>)
   821fe:	1b64      	subs	r4, r4, r5
   82200:	10a4      	asrs	r4, r4, #2
   82202:	bf18      	it	ne
   82204:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82208:	d005      	beq.n	82216 <__libc_fini_array+0x1e>
   8220a:	3c01      	subs	r4, #1
   8220c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82210:	4798      	blx	r3
   82212:	2c00      	cmp	r4, #0
   82214:	d1f9      	bne.n	8220a <__libc_fini_array+0x12>
   82216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8221a:	f001 bded 	b.w	83df8 <_fini>
   8221e:	bf00      	nop
   82220:	00083e04 	.word	0x00083e04
   82224:	00083e08 	.word	0x00083e08

00082228 <_fputwc_r>:
   82228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8222c:	8993      	ldrh	r3, [r2, #12]
   8222e:	460f      	mov	r7, r1
   82230:	0499      	lsls	r1, r3, #18
   82232:	b082      	sub	sp, #8
   82234:	4614      	mov	r4, r2
   82236:	4680      	mov	r8, r0
   82238:	d406      	bmi.n	82248 <_fputwc_r+0x20>
   8223a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   8223c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82240:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82244:	81a3      	strh	r3, [r4, #12]
   82246:	6662      	str	r2, [r4, #100]	; 0x64
   82248:	f000 fb1c 	bl	82884 <__locale_mb_cur_max>
   8224c:	2801      	cmp	r0, #1
   8224e:	d03e      	beq.n	822ce <_fputwc_r+0xa6>
   82250:	463a      	mov	r2, r7
   82252:	4640      	mov	r0, r8
   82254:	a901      	add	r1, sp, #4
   82256:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8225a:	f001 f969 	bl	83530 <_wcrtomb_r>
   8225e:	1c42      	adds	r2, r0, #1
   82260:	4606      	mov	r6, r0
   82262:	d02d      	beq.n	822c0 <_fputwc_r+0x98>
   82264:	2800      	cmp	r0, #0
   82266:	d03a      	beq.n	822de <_fputwc_r+0xb6>
   82268:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8226c:	2500      	movs	r5, #0
   8226e:	e009      	b.n	82284 <_fputwc_r+0x5c>
   82270:	6823      	ldr	r3, [r4, #0]
   82272:	7019      	strb	r1, [r3, #0]
   82274:	6823      	ldr	r3, [r4, #0]
   82276:	3301      	adds	r3, #1
   82278:	6023      	str	r3, [r4, #0]
   8227a:	3501      	adds	r5, #1
   8227c:	42b5      	cmp	r5, r6
   8227e:	d22e      	bcs.n	822de <_fputwc_r+0xb6>
   82280:	ab01      	add	r3, sp, #4
   82282:	5ce9      	ldrb	r1, [r5, r3]
   82284:	68a3      	ldr	r3, [r4, #8]
   82286:	3b01      	subs	r3, #1
   82288:	2b00      	cmp	r3, #0
   8228a:	60a3      	str	r3, [r4, #8]
   8228c:	daf0      	bge.n	82270 <_fputwc_r+0x48>
   8228e:	69a2      	ldr	r2, [r4, #24]
   82290:	4293      	cmp	r3, r2
   82292:	db06      	blt.n	822a2 <_fputwc_r+0x7a>
   82294:	6823      	ldr	r3, [r4, #0]
   82296:	7019      	strb	r1, [r3, #0]
   82298:	6823      	ldr	r3, [r4, #0]
   8229a:	7819      	ldrb	r1, [r3, #0]
   8229c:	3301      	adds	r3, #1
   8229e:	290a      	cmp	r1, #10
   822a0:	d1ea      	bne.n	82278 <_fputwc_r+0x50>
   822a2:	4640      	mov	r0, r8
   822a4:	4622      	mov	r2, r4
   822a6:	f001 f8ef 	bl	83488 <__swbuf_r>
   822aa:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   822ae:	4258      	negs	r0, r3
   822b0:	4158      	adcs	r0, r3
   822b2:	2800      	cmp	r0, #0
   822b4:	d0e1      	beq.n	8227a <_fputwc_r+0x52>
   822b6:	f04f 30ff 	mov.w	r0, #4294967295
   822ba:	b002      	add	sp, #8
   822bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   822c0:	89a3      	ldrh	r3, [r4, #12]
   822c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   822c6:	81a3      	strh	r3, [r4, #12]
   822c8:	b002      	add	sp, #8
   822ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   822ce:	1e7b      	subs	r3, r7, #1
   822d0:	2bfe      	cmp	r3, #254	; 0xfe
   822d2:	d8bd      	bhi.n	82250 <_fputwc_r+0x28>
   822d4:	b2f9      	uxtb	r1, r7
   822d6:	4606      	mov	r6, r0
   822d8:	f88d 1004 	strb.w	r1, [sp, #4]
   822dc:	e7c6      	b.n	8226c <_fputwc_r+0x44>
   822de:	4638      	mov	r0, r7
   822e0:	b002      	add	sp, #8
   822e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   822e6:	bf00      	nop

000822e8 <_malloc_trim_r>:
   822e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   822ea:	4d23      	ldr	r5, [pc, #140]	; (82378 <_malloc_trim_r+0x90>)
   822ec:	460f      	mov	r7, r1
   822ee:	4604      	mov	r4, r0
   822f0:	f000 fe92 	bl	83018 <__malloc_lock>
   822f4:	68ab      	ldr	r3, [r5, #8]
   822f6:	685e      	ldr	r6, [r3, #4]
   822f8:	f026 0603 	bic.w	r6, r6, #3
   822fc:	1bf1      	subs	r1, r6, r7
   822fe:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82302:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82306:	f021 010f 	bic.w	r1, r1, #15
   8230a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8230e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   82312:	db07      	blt.n	82324 <_malloc_trim_r+0x3c>
   82314:	4620      	mov	r0, r4
   82316:	2100      	movs	r1, #0
   82318:	f001 f862 	bl	833e0 <_sbrk_r>
   8231c:	68ab      	ldr	r3, [r5, #8]
   8231e:	4433      	add	r3, r6
   82320:	4298      	cmp	r0, r3
   82322:	d004      	beq.n	8232e <_malloc_trim_r+0x46>
   82324:	4620      	mov	r0, r4
   82326:	f000 fe79 	bl	8301c <__malloc_unlock>
   8232a:	2000      	movs	r0, #0
   8232c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8232e:	4620      	mov	r0, r4
   82330:	4279      	negs	r1, r7
   82332:	f001 f855 	bl	833e0 <_sbrk_r>
   82336:	3001      	adds	r0, #1
   82338:	d00d      	beq.n	82356 <_malloc_trim_r+0x6e>
   8233a:	4b10      	ldr	r3, [pc, #64]	; (8237c <_malloc_trim_r+0x94>)
   8233c:	68aa      	ldr	r2, [r5, #8]
   8233e:	6819      	ldr	r1, [r3, #0]
   82340:	1bf6      	subs	r6, r6, r7
   82342:	f046 0601 	orr.w	r6, r6, #1
   82346:	4620      	mov	r0, r4
   82348:	1bc9      	subs	r1, r1, r7
   8234a:	6056      	str	r6, [r2, #4]
   8234c:	6019      	str	r1, [r3, #0]
   8234e:	f000 fe65 	bl	8301c <__malloc_unlock>
   82352:	2001      	movs	r0, #1
   82354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82356:	4620      	mov	r0, r4
   82358:	2100      	movs	r1, #0
   8235a:	f001 f841 	bl	833e0 <_sbrk_r>
   8235e:	68ab      	ldr	r3, [r5, #8]
   82360:	1ac2      	subs	r2, r0, r3
   82362:	2a0f      	cmp	r2, #15
   82364:	ddde      	ble.n	82324 <_malloc_trim_r+0x3c>
   82366:	4d06      	ldr	r5, [pc, #24]	; (82380 <_malloc_trim_r+0x98>)
   82368:	4904      	ldr	r1, [pc, #16]	; (8237c <_malloc_trim_r+0x94>)
   8236a:	682d      	ldr	r5, [r5, #0]
   8236c:	f042 0201 	orr.w	r2, r2, #1
   82370:	1b40      	subs	r0, r0, r5
   82372:	605a      	str	r2, [r3, #4]
   82374:	6008      	str	r0, [r1, #0]
   82376:	e7d5      	b.n	82324 <_malloc_trim_r+0x3c>
   82378:	20070588 	.word	0x20070588
   8237c:	20070ac0 	.word	0x20070ac0
   82380:	20070994 	.word	0x20070994

00082384 <_free_r>:
   82384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82388:	460d      	mov	r5, r1
   8238a:	4606      	mov	r6, r0
   8238c:	2900      	cmp	r1, #0
   8238e:	d055      	beq.n	8243c <_free_r+0xb8>
   82390:	f000 fe42 	bl	83018 <__malloc_lock>
   82394:	f855 1c04 	ldr.w	r1, [r5, #-4]
   82398:	f8df c170 	ldr.w	ip, [pc, #368]	; 8250c <_free_r+0x188>
   8239c:	f1a5 0408 	sub.w	r4, r5, #8
   823a0:	f021 0301 	bic.w	r3, r1, #1
   823a4:	18e2      	adds	r2, r4, r3
   823a6:	f8dc 0008 	ldr.w	r0, [ip, #8]
   823aa:	6857      	ldr	r7, [r2, #4]
   823ac:	4290      	cmp	r0, r2
   823ae:	f027 0703 	bic.w	r7, r7, #3
   823b2:	d068      	beq.n	82486 <_free_r+0x102>
   823b4:	f011 0101 	ands.w	r1, r1, #1
   823b8:	6057      	str	r7, [r2, #4]
   823ba:	d032      	beq.n	82422 <_free_r+0x9e>
   823bc:	2100      	movs	r1, #0
   823be:	19d0      	adds	r0, r2, r7
   823c0:	6840      	ldr	r0, [r0, #4]
   823c2:	07c0      	lsls	r0, r0, #31
   823c4:	d406      	bmi.n	823d4 <_free_r+0x50>
   823c6:	443b      	add	r3, r7
   823c8:	6890      	ldr	r0, [r2, #8]
   823ca:	2900      	cmp	r1, #0
   823cc:	d04d      	beq.n	8246a <_free_r+0xe6>
   823ce:	68d2      	ldr	r2, [r2, #12]
   823d0:	60c2      	str	r2, [r0, #12]
   823d2:	6090      	str	r0, [r2, #8]
   823d4:	f043 0201 	orr.w	r2, r3, #1
   823d8:	6062      	str	r2, [r4, #4]
   823da:	50e3      	str	r3, [r4, r3]
   823dc:	b9e1      	cbnz	r1, 82418 <_free_r+0x94>
   823de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   823e2:	d32d      	bcc.n	82440 <_free_r+0xbc>
   823e4:	0a5a      	lsrs	r2, r3, #9
   823e6:	2a04      	cmp	r2, #4
   823e8:	d869      	bhi.n	824be <_free_r+0x13a>
   823ea:	0998      	lsrs	r0, r3, #6
   823ec:	3038      	adds	r0, #56	; 0x38
   823ee:	0041      	lsls	r1, r0, #1
   823f0:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   823f4:	f8dc 2008 	ldr.w	r2, [ip, #8]
   823f8:	4944      	ldr	r1, [pc, #272]	; (8250c <_free_r+0x188>)
   823fa:	4562      	cmp	r2, ip
   823fc:	d065      	beq.n	824ca <_free_r+0x146>
   823fe:	6851      	ldr	r1, [r2, #4]
   82400:	f021 0103 	bic.w	r1, r1, #3
   82404:	428b      	cmp	r3, r1
   82406:	d202      	bcs.n	8240e <_free_r+0x8a>
   82408:	6892      	ldr	r2, [r2, #8]
   8240a:	4594      	cmp	ip, r2
   8240c:	d1f7      	bne.n	823fe <_free_r+0x7a>
   8240e:	68d3      	ldr	r3, [r2, #12]
   82410:	60e3      	str	r3, [r4, #12]
   82412:	60a2      	str	r2, [r4, #8]
   82414:	609c      	str	r4, [r3, #8]
   82416:	60d4      	str	r4, [r2, #12]
   82418:	4630      	mov	r0, r6
   8241a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8241e:	f000 bdfd 	b.w	8301c <__malloc_unlock>
   82422:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82426:	f10c 0808 	add.w	r8, ip, #8
   8242a:	1b64      	subs	r4, r4, r5
   8242c:	68a0      	ldr	r0, [r4, #8]
   8242e:	442b      	add	r3, r5
   82430:	4540      	cmp	r0, r8
   82432:	d042      	beq.n	824ba <_free_r+0x136>
   82434:	68e5      	ldr	r5, [r4, #12]
   82436:	60c5      	str	r5, [r0, #12]
   82438:	60a8      	str	r0, [r5, #8]
   8243a:	e7c0      	b.n	823be <_free_r+0x3a>
   8243c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82440:	08db      	lsrs	r3, r3, #3
   82442:	109a      	asrs	r2, r3, #2
   82444:	2001      	movs	r0, #1
   82446:	4090      	lsls	r0, r2
   82448:	f8dc 1004 	ldr.w	r1, [ip, #4]
   8244c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   82450:	689a      	ldr	r2, [r3, #8]
   82452:	4301      	orrs	r1, r0
   82454:	60a2      	str	r2, [r4, #8]
   82456:	60e3      	str	r3, [r4, #12]
   82458:	f8cc 1004 	str.w	r1, [ip, #4]
   8245c:	4630      	mov	r0, r6
   8245e:	609c      	str	r4, [r3, #8]
   82460:	60d4      	str	r4, [r2, #12]
   82462:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82466:	f000 bdd9 	b.w	8301c <__malloc_unlock>
   8246a:	4d29      	ldr	r5, [pc, #164]	; (82510 <_free_r+0x18c>)
   8246c:	42a8      	cmp	r0, r5
   8246e:	d1ae      	bne.n	823ce <_free_r+0x4a>
   82470:	f043 0201 	orr.w	r2, r3, #1
   82474:	f8cc 4014 	str.w	r4, [ip, #20]
   82478:	f8cc 4010 	str.w	r4, [ip, #16]
   8247c:	60e0      	str	r0, [r4, #12]
   8247e:	60a0      	str	r0, [r4, #8]
   82480:	6062      	str	r2, [r4, #4]
   82482:	50e3      	str	r3, [r4, r3]
   82484:	e7c8      	b.n	82418 <_free_r+0x94>
   82486:	441f      	add	r7, r3
   82488:	07cb      	lsls	r3, r1, #31
   8248a:	d407      	bmi.n	8249c <_free_r+0x118>
   8248c:	f855 1c08 	ldr.w	r1, [r5, #-8]
   82490:	1a64      	subs	r4, r4, r1
   82492:	68e3      	ldr	r3, [r4, #12]
   82494:	68a2      	ldr	r2, [r4, #8]
   82496:	440f      	add	r7, r1
   82498:	60d3      	str	r3, [r2, #12]
   8249a:	609a      	str	r2, [r3, #8]
   8249c:	4b1d      	ldr	r3, [pc, #116]	; (82514 <_free_r+0x190>)
   8249e:	f047 0201 	orr.w	r2, r7, #1
   824a2:	681b      	ldr	r3, [r3, #0]
   824a4:	6062      	str	r2, [r4, #4]
   824a6:	429f      	cmp	r7, r3
   824a8:	f8cc 4008 	str.w	r4, [ip, #8]
   824ac:	d3b4      	bcc.n	82418 <_free_r+0x94>
   824ae:	4b1a      	ldr	r3, [pc, #104]	; (82518 <_free_r+0x194>)
   824b0:	4630      	mov	r0, r6
   824b2:	6819      	ldr	r1, [r3, #0]
   824b4:	f7ff ff18 	bl	822e8 <_malloc_trim_r>
   824b8:	e7ae      	b.n	82418 <_free_r+0x94>
   824ba:	2101      	movs	r1, #1
   824bc:	e77f      	b.n	823be <_free_r+0x3a>
   824be:	2a14      	cmp	r2, #20
   824c0:	d80b      	bhi.n	824da <_free_r+0x156>
   824c2:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   824c6:	0041      	lsls	r1, r0, #1
   824c8:	e792      	b.n	823f0 <_free_r+0x6c>
   824ca:	1080      	asrs	r0, r0, #2
   824cc:	2501      	movs	r5, #1
   824ce:	4085      	lsls	r5, r0
   824d0:	6848      	ldr	r0, [r1, #4]
   824d2:	4613      	mov	r3, r2
   824d4:	4328      	orrs	r0, r5
   824d6:	6048      	str	r0, [r1, #4]
   824d8:	e79a      	b.n	82410 <_free_r+0x8c>
   824da:	2a54      	cmp	r2, #84	; 0x54
   824dc:	d803      	bhi.n	824e6 <_free_r+0x162>
   824de:	0b18      	lsrs	r0, r3, #12
   824e0:	306e      	adds	r0, #110	; 0x6e
   824e2:	0041      	lsls	r1, r0, #1
   824e4:	e784      	b.n	823f0 <_free_r+0x6c>
   824e6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   824ea:	d803      	bhi.n	824f4 <_free_r+0x170>
   824ec:	0bd8      	lsrs	r0, r3, #15
   824ee:	3077      	adds	r0, #119	; 0x77
   824f0:	0041      	lsls	r1, r0, #1
   824f2:	e77d      	b.n	823f0 <_free_r+0x6c>
   824f4:	f240 5154 	movw	r1, #1364	; 0x554
   824f8:	428a      	cmp	r2, r1
   824fa:	d803      	bhi.n	82504 <_free_r+0x180>
   824fc:	0c98      	lsrs	r0, r3, #18
   824fe:	307c      	adds	r0, #124	; 0x7c
   82500:	0041      	lsls	r1, r0, #1
   82502:	e775      	b.n	823f0 <_free_r+0x6c>
   82504:	21fc      	movs	r1, #252	; 0xfc
   82506:	207e      	movs	r0, #126	; 0x7e
   82508:	e772      	b.n	823f0 <_free_r+0x6c>
   8250a:	bf00      	nop
   8250c:	20070588 	.word	0x20070588
   82510:	20070590 	.word	0x20070590
   82514:	20070990 	.word	0x20070990
   82518:	20070abc 	.word	0x20070abc

0008251c <__sfvwrite_r>:
   8251c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82520:	6893      	ldr	r3, [r2, #8]
   82522:	b083      	sub	sp, #12
   82524:	4616      	mov	r6, r2
   82526:	4681      	mov	r9, r0
   82528:	460c      	mov	r4, r1
   8252a:	b32b      	cbz	r3, 82578 <__sfvwrite_r+0x5c>
   8252c:	898b      	ldrh	r3, [r1, #12]
   8252e:	0719      	lsls	r1, r3, #28
   82530:	d526      	bpl.n	82580 <__sfvwrite_r+0x64>
   82532:	6922      	ldr	r2, [r4, #16]
   82534:	b322      	cbz	r2, 82580 <__sfvwrite_r+0x64>
   82536:	f003 0202 	and.w	r2, r3, #2
   8253a:	b292      	uxth	r2, r2
   8253c:	6835      	ldr	r5, [r6, #0]
   8253e:	2a00      	cmp	r2, #0
   82540:	d02c      	beq.n	8259c <__sfvwrite_r+0x80>
   82542:	f04f 0a00 	mov.w	sl, #0
   82546:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 82830 <__sfvwrite_r+0x314>
   8254a:	46d0      	mov	r8, sl
   8254c:	45d8      	cmp	r8, fp
   8254e:	bf34      	ite	cc
   82550:	4643      	movcc	r3, r8
   82552:	465b      	movcs	r3, fp
   82554:	4652      	mov	r2, sl
   82556:	4648      	mov	r0, r9
   82558:	f1b8 0f00 	cmp.w	r8, #0
   8255c:	d04f      	beq.n	825fe <__sfvwrite_r+0xe2>
   8255e:	69e1      	ldr	r1, [r4, #28]
   82560:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82562:	47b8      	blx	r7
   82564:	2800      	cmp	r0, #0
   82566:	dd56      	ble.n	82616 <__sfvwrite_r+0xfa>
   82568:	68b3      	ldr	r3, [r6, #8]
   8256a:	4482      	add	sl, r0
   8256c:	1a1b      	subs	r3, r3, r0
   8256e:	ebc0 0808 	rsb	r8, r0, r8
   82572:	60b3      	str	r3, [r6, #8]
   82574:	2b00      	cmp	r3, #0
   82576:	d1e9      	bne.n	8254c <__sfvwrite_r+0x30>
   82578:	2000      	movs	r0, #0
   8257a:	b003      	add	sp, #12
   8257c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82580:	4648      	mov	r0, r9
   82582:	4621      	mov	r1, r4
   82584:	f7ff fc88 	bl	81e98 <__swsetup_r>
   82588:	2800      	cmp	r0, #0
   8258a:	f040 8148 	bne.w	8281e <__sfvwrite_r+0x302>
   8258e:	89a3      	ldrh	r3, [r4, #12]
   82590:	6835      	ldr	r5, [r6, #0]
   82592:	f003 0202 	and.w	r2, r3, #2
   82596:	b292      	uxth	r2, r2
   82598:	2a00      	cmp	r2, #0
   8259a:	d1d2      	bne.n	82542 <__sfvwrite_r+0x26>
   8259c:	f013 0a01 	ands.w	sl, r3, #1
   825a0:	d142      	bne.n	82628 <__sfvwrite_r+0x10c>
   825a2:	46d0      	mov	r8, sl
   825a4:	f1b8 0f00 	cmp.w	r8, #0
   825a8:	d023      	beq.n	825f2 <__sfvwrite_r+0xd6>
   825aa:	059a      	lsls	r2, r3, #22
   825ac:	68a7      	ldr	r7, [r4, #8]
   825ae:	d576      	bpl.n	8269e <__sfvwrite_r+0x182>
   825b0:	45b8      	cmp	r8, r7
   825b2:	f0c0 80a4 	bcc.w	826fe <__sfvwrite_r+0x1e2>
   825b6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   825ba:	f040 80b2 	bne.w	82722 <__sfvwrite_r+0x206>
   825be:	6820      	ldr	r0, [r4, #0]
   825c0:	46bb      	mov	fp, r7
   825c2:	4651      	mov	r1, sl
   825c4:	465a      	mov	r2, fp
   825c6:	f000 fcc1 	bl	82f4c <memmove>
   825ca:	68a2      	ldr	r2, [r4, #8]
   825cc:	6821      	ldr	r1, [r4, #0]
   825ce:	1bd2      	subs	r2, r2, r7
   825d0:	eb01 030b 	add.w	r3, r1, fp
   825d4:	60a2      	str	r2, [r4, #8]
   825d6:	6023      	str	r3, [r4, #0]
   825d8:	4642      	mov	r2, r8
   825da:	68b3      	ldr	r3, [r6, #8]
   825dc:	4492      	add	sl, r2
   825de:	1a9b      	subs	r3, r3, r2
   825e0:	ebc2 0808 	rsb	r8, r2, r8
   825e4:	60b3      	str	r3, [r6, #8]
   825e6:	2b00      	cmp	r3, #0
   825e8:	d0c6      	beq.n	82578 <__sfvwrite_r+0x5c>
   825ea:	89a3      	ldrh	r3, [r4, #12]
   825ec:	f1b8 0f00 	cmp.w	r8, #0
   825f0:	d1db      	bne.n	825aa <__sfvwrite_r+0x8e>
   825f2:	f8d5 a000 	ldr.w	sl, [r5]
   825f6:	f8d5 8004 	ldr.w	r8, [r5, #4]
   825fa:	3508      	adds	r5, #8
   825fc:	e7d2      	b.n	825a4 <__sfvwrite_r+0x88>
   825fe:	f8d5 a000 	ldr.w	sl, [r5]
   82602:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82606:	3508      	adds	r5, #8
   82608:	e7a0      	b.n	8254c <__sfvwrite_r+0x30>
   8260a:	4648      	mov	r0, r9
   8260c:	4621      	mov	r1, r4
   8260e:	f7ff fd59 	bl	820c4 <_fflush_r>
   82612:	2800      	cmp	r0, #0
   82614:	d059      	beq.n	826ca <__sfvwrite_r+0x1ae>
   82616:	89a3      	ldrh	r3, [r4, #12]
   82618:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8261c:	f04f 30ff 	mov.w	r0, #4294967295
   82620:	81a3      	strh	r3, [r4, #12]
   82622:	b003      	add	sp, #12
   82624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82628:	4692      	mov	sl, r2
   8262a:	9201      	str	r2, [sp, #4]
   8262c:	4693      	mov	fp, r2
   8262e:	4690      	mov	r8, r2
   82630:	f1b8 0f00 	cmp.w	r8, #0
   82634:	d02b      	beq.n	8268e <__sfvwrite_r+0x172>
   82636:	9f01      	ldr	r7, [sp, #4]
   82638:	2f00      	cmp	r7, #0
   8263a:	d064      	beq.n	82706 <__sfvwrite_r+0x1ea>
   8263c:	6820      	ldr	r0, [r4, #0]
   8263e:	6921      	ldr	r1, [r4, #16]
   82640:	45c2      	cmp	sl, r8
   82642:	bf34      	ite	cc
   82644:	4653      	movcc	r3, sl
   82646:	4643      	movcs	r3, r8
   82648:	4288      	cmp	r0, r1
   8264a:	461f      	mov	r7, r3
   8264c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   82650:	6962      	ldr	r2, [r4, #20]
   82652:	d903      	bls.n	8265c <__sfvwrite_r+0x140>
   82654:	4494      	add	ip, r2
   82656:	4563      	cmp	r3, ip
   82658:	f300 80ae 	bgt.w	827b8 <__sfvwrite_r+0x29c>
   8265c:	4293      	cmp	r3, r2
   8265e:	db36      	blt.n	826ce <__sfvwrite_r+0x1b2>
   82660:	4613      	mov	r3, r2
   82662:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82664:	4648      	mov	r0, r9
   82666:	69e1      	ldr	r1, [r4, #28]
   82668:	465a      	mov	r2, fp
   8266a:	47b8      	blx	r7
   8266c:	1e07      	subs	r7, r0, #0
   8266e:	ddd2      	ble.n	82616 <__sfvwrite_r+0xfa>
   82670:	ebba 0a07 	subs.w	sl, sl, r7
   82674:	d03a      	beq.n	826ec <__sfvwrite_r+0x1d0>
   82676:	68b3      	ldr	r3, [r6, #8]
   82678:	44bb      	add	fp, r7
   8267a:	1bdb      	subs	r3, r3, r7
   8267c:	ebc7 0808 	rsb	r8, r7, r8
   82680:	60b3      	str	r3, [r6, #8]
   82682:	2b00      	cmp	r3, #0
   82684:	f43f af78 	beq.w	82578 <__sfvwrite_r+0x5c>
   82688:	f1b8 0f00 	cmp.w	r8, #0
   8268c:	d1d3      	bne.n	82636 <__sfvwrite_r+0x11a>
   8268e:	2700      	movs	r7, #0
   82690:	f8d5 b000 	ldr.w	fp, [r5]
   82694:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82698:	9701      	str	r7, [sp, #4]
   8269a:	3508      	adds	r5, #8
   8269c:	e7c8      	b.n	82630 <__sfvwrite_r+0x114>
   8269e:	6820      	ldr	r0, [r4, #0]
   826a0:	6923      	ldr	r3, [r4, #16]
   826a2:	4298      	cmp	r0, r3
   826a4:	d802      	bhi.n	826ac <__sfvwrite_r+0x190>
   826a6:	6963      	ldr	r3, [r4, #20]
   826a8:	4598      	cmp	r8, r3
   826aa:	d272      	bcs.n	82792 <__sfvwrite_r+0x276>
   826ac:	45b8      	cmp	r8, r7
   826ae:	bf38      	it	cc
   826b0:	4647      	movcc	r7, r8
   826b2:	463a      	mov	r2, r7
   826b4:	4651      	mov	r1, sl
   826b6:	f000 fc49 	bl	82f4c <memmove>
   826ba:	68a3      	ldr	r3, [r4, #8]
   826bc:	6822      	ldr	r2, [r4, #0]
   826be:	1bdb      	subs	r3, r3, r7
   826c0:	443a      	add	r2, r7
   826c2:	60a3      	str	r3, [r4, #8]
   826c4:	6022      	str	r2, [r4, #0]
   826c6:	2b00      	cmp	r3, #0
   826c8:	d09f      	beq.n	8260a <__sfvwrite_r+0xee>
   826ca:	463a      	mov	r2, r7
   826cc:	e785      	b.n	825da <__sfvwrite_r+0xbe>
   826ce:	461a      	mov	r2, r3
   826d0:	4659      	mov	r1, fp
   826d2:	9300      	str	r3, [sp, #0]
   826d4:	f000 fc3a 	bl	82f4c <memmove>
   826d8:	9b00      	ldr	r3, [sp, #0]
   826da:	68a1      	ldr	r1, [r4, #8]
   826dc:	6822      	ldr	r2, [r4, #0]
   826de:	1ac9      	subs	r1, r1, r3
   826e0:	ebba 0a07 	subs.w	sl, sl, r7
   826e4:	4413      	add	r3, r2
   826e6:	60a1      	str	r1, [r4, #8]
   826e8:	6023      	str	r3, [r4, #0]
   826ea:	d1c4      	bne.n	82676 <__sfvwrite_r+0x15a>
   826ec:	4648      	mov	r0, r9
   826ee:	4621      	mov	r1, r4
   826f0:	f7ff fce8 	bl	820c4 <_fflush_r>
   826f4:	2800      	cmp	r0, #0
   826f6:	d18e      	bne.n	82616 <__sfvwrite_r+0xfa>
   826f8:	f8cd a004 	str.w	sl, [sp, #4]
   826fc:	e7bb      	b.n	82676 <__sfvwrite_r+0x15a>
   826fe:	6820      	ldr	r0, [r4, #0]
   82700:	4647      	mov	r7, r8
   82702:	46c3      	mov	fp, r8
   82704:	e75d      	b.n	825c2 <__sfvwrite_r+0xa6>
   82706:	4658      	mov	r0, fp
   82708:	210a      	movs	r1, #10
   8270a:	4642      	mov	r2, r8
   8270c:	f000 fbd4 	bl	82eb8 <memchr>
   82710:	2800      	cmp	r0, #0
   82712:	d07f      	beq.n	82814 <__sfvwrite_r+0x2f8>
   82714:	f100 0a01 	add.w	sl, r0, #1
   82718:	2701      	movs	r7, #1
   8271a:	ebcb 0a0a 	rsb	sl, fp, sl
   8271e:	9701      	str	r7, [sp, #4]
   82720:	e78c      	b.n	8263c <__sfvwrite_r+0x120>
   82722:	6822      	ldr	r2, [r4, #0]
   82724:	6921      	ldr	r1, [r4, #16]
   82726:	6967      	ldr	r7, [r4, #20]
   82728:	ebc1 0c02 	rsb	ip, r1, r2
   8272c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   82730:	f10c 0201 	add.w	r2, ip, #1
   82734:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   82738:	4442      	add	r2, r8
   8273a:	107f      	asrs	r7, r7, #1
   8273c:	4297      	cmp	r7, r2
   8273e:	bf34      	ite	cc
   82740:	4617      	movcc	r7, r2
   82742:	463a      	movcs	r2, r7
   82744:	055b      	lsls	r3, r3, #21
   82746:	d54f      	bpl.n	827e8 <__sfvwrite_r+0x2cc>
   82748:	4611      	mov	r1, r2
   8274a:	4648      	mov	r0, r9
   8274c:	f8cd c000 	str.w	ip, [sp]
   82750:	f000 f916 	bl	82980 <_malloc_r>
   82754:	f8dd c000 	ldr.w	ip, [sp]
   82758:	4683      	mov	fp, r0
   8275a:	2800      	cmp	r0, #0
   8275c:	d062      	beq.n	82824 <__sfvwrite_r+0x308>
   8275e:	4662      	mov	r2, ip
   82760:	6921      	ldr	r1, [r4, #16]
   82762:	f8cd c000 	str.w	ip, [sp]
   82766:	f7fe fb7b 	bl	80e60 <memcpy>
   8276a:	89a2      	ldrh	r2, [r4, #12]
   8276c:	f8dd c000 	ldr.w	ip, [sp]
   82770:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82774:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82778:	81a2      	strh	r2, [r4, #12]
   8277a:	eb0b 000c 	add.w	r0, fp, ip
   8277e:	ebcc 0207 	rsb	r2, ip, r7
   82782:	f8c4 b010 	str.w	fp, [r4, #16]
   82786:	6167      	str	r7, [r4, #20]
   82788:	6020      	str	r0, [r4, #0]
   8278a:	60a2      	str	r2, [r4, #8]
   8278c:	4647      	mov	r7, r8
   8278e:	46c3      	mov	fp, r8
   82790:	e717      	b.n	825c2 <__sfvwrite_r+0xa6>
   82792:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   82796:	4590      	cmp	r8, r2
   82798:	bf38      	it	cc
   8279a:	4642      	movcc	r2, r8
   8279c:	fb92 f2f3 	sdiv	r2, r2, r3
   827a0:	fb02 f303 	mul.w	r3, r2, r3
   827a4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   827a6:	4648      	mov	r0, r9
   827a8:	69e1      	ldr	r1, [r4, #28]
   827aa:	4652      	mov	r2, sl
   827ac:	47b8      	blx	r7
   827ae:	2800      	cmp	r0, #0
   827b0:	f77f af31 	ble.w	82616 <__sfvwrite_r+0xfa>
   827b4:	4602      	mov	r2, r0
   827b6:	e710      	b.n	825da <__sfvwrite_r+0xbe>
   827b8:	4662      	mov	r2, ip
   827ba:	4659      	mov	r1, fp
   827bc:	f8cd c000 	str.w	ip, [sp]
   827c0:	f000 fbc4 	bl	82f4c <memmove>
   827c4:	f8dd c000 	ldr.w	ip, [sp]
   827c8:	6823      	ldr	r3, [r4, #0]
   827ca:	4648      	mov	r0, r9
   827cc:	4463      	add	r3, ip
   827ce:	6023      	str	r3, [r4, #0]
   827d0:	4621      	mov	r1, r4
   827d2:	f8cd c000 	str.w	ip, [sp]
   827d6:	f7ff fc75 	bl	820c4 <_fflush_r>
   827da:	f8dd c000 	ldr.w	ip, [sp]
   827de:	2800      	cmp	r0, #0
   827e0:	f47f af19 	bne.w	82616 <__sfvwrite_r+0xfa>
   827e4:	4667      	mov	r7, ip
   827e6:	e743      	b.n	82670 <__sfvwrite_r+0x154>
   827e8:	4648      	mov	r0, r9
   827ea:	f8cd c000 	str.w	ip, [sp]
   827ee:	f000 fc17 	bl	83020 <_realloc_r>
   827f2:	f8dd c000 	ldr.w	ip, [sp]
   827f6:	4683      	mov	fp, r0
   827f8:	2800      	cmp	r0, #0
   827fa:	d1be      	bne.n	8277a <__sfvwrite_r+0x25e>
   827fc:	4648      	mov	r0, r9
   827fe:	6921      	ldr	r1, [r4, #16]
   82800:	f7ff fdc0 	bl	82384 <_free_r>
   82804:	89a3      	ldrh	r3, [r4, #12]
   82806:	220c      	movs	r2, #12
   82808:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8280c:	b29b      	uxth	r3, r3
   8280e:	f8c9 2000 	str.w	r2, [r9]
   82812:	e701      	b.n	82618 <__sfvwrite_r+0xfc>
   82814:	2701      	movs	r7, #1
   82816:	f108 0a01 	add.w	sl, r8, #1
   8281a:	9701      	str	r7, [sp, #4]
   8281c:	e70e      	b.n	8263c <__sfvwrite_r+0x120>
   8281e:	f04f 30ff 	mov.w	r0, #4294967295
   82822:	e6aa      	b.n	8257a <__sfvwrite_r+0x5e>
   82824:	230c      	movs	r3, #12
   82826:	f8c9 3000 	str.w	r3, [r9]
   8282a:	89a3      	ldrh	r3, [r4, #12]
   8282c:	e6f4      	b.n	82618 <__sfvwrite_r+0xfc>
   8282e:	bf00      	nop
   82830:	7ffffc00 	.word	0x7ffffc00

00082834 <_fwalk>:
   82834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82838:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   8283c:	4688      	mov	r8, r1
   8283e:	d019      	beq.n	82874 <_fwalk+0x40>
   82840:	2600      	movs	r6, #0
   82842:	687d      	ldr	r5, [r7, #4]
   82844:	68bc      	ldr	r4, [r7, #8]
   82846:	3d01      	subs	r5, #1
   82848:	d40e      	bmi.n	82868 <_fwalk+0x34>
   8284a:	89a3      	ldrh	r3, [r4, #12]
   8284c:	3d01      	subs	r5, #1
   8284e:	2b01      	cmp	r3, #1
   82850:	d906      	bls.n	82860 <_fwalk+0x2c>
   82852:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82856:	4620      	mov	r0, r4
   82858:	3301      	adds	r3, #1
   8285a:	d001      	beq.n	82860 <_fwalk+0x2c>
   8285c:	47c0      	blx	r8
   8285e:	4306      	orrs	r6, r0
   82860:	1c6b      	adds	r3, r5, #1
   82862:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82866:	d1f0      	bne.n	8284a <_fwalk+0x16>
   82868:	683f      	ldr	r7, [r7, #0]
   8286a:	2f00      	cmp	r7, #0
   8286c:	d1e9      	bne.n	82842 <_fwalk+0xe>
   8286e:	4630      	mov	r0, r6
   82870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82874:	463e      	mov	r6, r7
   82876:	4630      	mov	r0, r6
   82878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0008287c <__locale_charset>:
   8287c:	4800      	ldr	r0, [pc, #0]	; (82880 <__locale_charset+0x4>)
   8287e:	4770      	bx	lr
   82880:	20070564 	.word	0x20070564

00082884 <__locale_mb_cur_max>:
   82884:	4b01      	ldr	r3, [pc, #4]	; (8288c <__locale_mb_cur_max+0x8>)
   82886:	6818      	ldr	r0, [r3, #0]
   82888:	4770      	bx	lr
   8288a:	bf00      	nop
   8288c:	20070584 	.word	0x20070584

00082890 <__smakebuf_r>:
   82890:	b5f0      	push	{r4, r5, r6, r7, lr}
   82892:	898b      	ldrh	r3, [r1, #12]
   82894:	b091      	sub	sp, #68	; 0x44
   82896:	b29a      	uxth	r2, r3
   82898:	0796      	lsls	r6, r2, #30
   8289a:	460c      	mov	r4, r1
   8289c:	4605      	mov	r5, r0
   8289e:	d437      	bmi.n	82910 <__smakebuf_r+0x80>
   828a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   828a4:	2900      	cmp	r1, #0
   828a6:	db17      	blt.n	828d8 <__smakebuf_r+0x48>
   828a8:	aa01      	add	r2, sp, #4
   828aa:	f000 ff39 	bl	83720 <_fstat_r>
   828ae:	2800      	cmp	r0, #0
   828b0:	db10      	blt.n	828d4 <__smakebuf_r+0x44>
   828b2:	9b02      	ldr	r3, [sp, #8]
   828b4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   828b8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   828bc:	424f      	negs	r7, r1
   828be:	414f      	adcs	r7, r1
   828c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   828c4:	d02c      	beq.n	82920 <__smakebuf_r+0x90>
   828c6:	89a3      	ldrh	r3, [r4, #12]
   828c8:	f44f 6680 	mov.w	r6, #1024	; 0x400
   828cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   828d0:	81a3      	strh	r3, [r4, #12]
   828d2:	e00b      	b.n	828ec <__smakebuf_r+0x5c>
   828d4:	89a3      	ldrh	r3, [r4, #12]
   828d6:	b29a      	uxth	r2, r3
   828d8:	f012 0f80 	tst.w	r2, #128	; 0x80
   828dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   828e0:	81a3      	strh	r3, [r4, #12]
   828e2:	bf14      	ite	ne
   828e4:	2640      	movne	r6, #64	; 0x40
   828e6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   828ea:	2700      	movs	r7, #0
   828ec:	4628      	mov	r0, r5
   828ee:	4631      	mov	r1, r6
   828f0:	f000 f846 	bl	82980 <_malloc_r>
   828f4:	89a3      	ldrh	r3, [r4, #12]
   828f6:	2800      	cmp	r0, #0
   828f8:	d029      	beq.n	8294e <__smakebuf_r+0xbe>
   828fa:	4a1b      	ldr	r2, [pc, #108]	; (82968 <__smakebuf_r+0xd8>)
   828fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82900:	63ea      	str	r2, [r5, #60]	; 0x3c
   82902:	81a3      	strh	r3, [r4, #12]
   82904:	6020      	str	r0, [r4, #0]
   82906:	6120      	str	r0, [r4, #16]
   82908:	6166      	str	r6, [r4, #20]
   8290a:	b9a7      	cbnz	r7, 82936 <__smakebuf_r+0xa6>
   8290c:	b011      	add	sp, #68	; 0x44
   8290e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82910:	f101 0343 	add.w	r3, r1, #67	; 0x43
   82914:	2201      	movs	r2, #1
   82916:	600b      	str	r3, [r1, #0]
   82918:	610b      	str	r3, [r1, #16]
   8291a:	614a      	str	r2, [r1, #20]
   8291c:	b011      	add	sp, #68	; 0x44
   8291e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82920:	4a12      	ldr	r2, [pc, #72]	; (8296c <__smakebuf_r+0xdc>)
   82922:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82924:	4293      	cmp	r3, r2
   82926:	d1ce      	bne.n	828c6 <__smakebuf_r+0x36>
   82928:	89a3      	ldrh	r3, [r4, #12]
   8292a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8292e:	4333      	orrs	r3, r6
   82930:	81a3      	strh	r3, [r4, #12]
   82932:	64e6      	str	r6, [r4, #76]	; 0x4c
   82934:	e7da      	b.n	828ec <__smakebuf_r+0x5c>
   82936:	4628      	mov	r0, r5
   82938:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8293c:	f000 ff04 	bl	83748 <_isatty_r>
   82940:	2800      	cmp	r0, #0
   82942:	d0e3      	beq.n	8290c <__smakebuf_r+0x7c>
   82944:	89a3      	ldrh	r3, [r4, #12]
   82946:	f043 0301 	orr.w	r3, r3, #1
   8294a:	81a3      	strh	r3, [r4, #12]
   8294c:	e7de      	b.n	8290c <__smakebuf_r+0x7c>
   8294e:	059a      	lsls	r2, r3, #22
   82950:	d4dc      	bmi.n	8290c <__smakebuf_r+0x7c>
   82952:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82956:	f043 0302 	orr.w	r3, r3, #2
   8295a:	2101      	movs	r1, #1
   8295c:	81a3      	strh	r3, [r4, #12]
   8295e:	6022      	str	r2, [r4, #0]
   82960:	6122      	str	r2, [r4, #16]
   82962:	6161      	str	r1, [r4, #20]
   82964:	e7d2      	b.n	8290c <__smakebuf_r+0x7c>
   82966:	bf00      	nop
   82968:	000820f1 	.word	0x000820f1
   8296c:	00083461 	.word	0x00083461

00082970 <malloc>:
   82970:	4b02      	ldr	r3, [pc, #8]	; (8297c <malloc+0xc>)
   82972:	4601      	mov	r1, r0
   82974:	6818      	ldr	r0, [r3, #0]
   82976:	f000 b803 	b.w	82980 <_malloc_r>
   8297a:	bf00      	nop
   8297c:	20070560 	.word	0x20070560

00082980 <_malloc_r>:
   82980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82984:	f101 050b 	add.w	r5, r1, #11
   82988:	2d16      	cmp	r5, #22
   8298a:	b083      	sub	sp, #12
   8298c:	4606      	mov	r6, r0
   8298e:	d927      	bls.n	829e0 <_malloc_r+0x60>
   82990:	f035 0507 	bics.w	r5, r5, #7
   82994:	d427      	bmi.n	829e6 <_malloc_r+0x66>
   82996:	42a9      	cmp	r1, r5
   82998:	d825      	bhi.n	829e6 <_malloc_r+0x66>
   8299a:	4630      	mov	r0, r6
   8299c:	f000 fb3c 	bl	83018 <__malloc_lock>
   829a0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   829a4:	d226      	bcs.n	829f4 <_malloc_r+0x74>
   829a6:	4fc1      	ldr	r7, [pc, #772]	; (82cac <_malloc_r+0x32c>)
   829a8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   829ac:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   829b0:	68dc      	ldr	r4, [r3, #12]
   829b2:	429c      	cmp	r4, r3
   829b4:	f000 81d2 	beq.w	82d5c <_malloc_r+0x3dc>
   829b8:	6863      	ldr	r3, [r4, #4]
   829ba:	68e2      	ldr	r2, [r4, #12]
   829bc:	f023 0303 	bic.w	r3, r3, #3
   829c0:	4423      	add	r3, r4
   829c2:	6858      	ldr	r0, [r3, #4]
   829c4:	68a1      	ldr	r1, [r4, #8]
   829c6:	f040 0501 	orr.w	r5, r0, #1
   829ca:	60ca      	str	r2, [r1, #12]
   829cc:	4630      	mov	r0, r6
   829ce:	6091      	str	r1, [r2, #8]
   829d0:	605d      	str	r5, [r3, #4]
   829d2:	f000 fb23 	bl	8301c <__malloc_unlock>
   829d6:	3408      	adds	r4, #8
   829d8:	4620      	mov	r0, r4
   829da:	b003      	add	sp, #12
   829dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829e0:	2510      	movs	r5, #16
   829e2:	42a9      	cmp	r1, r5
   829e4:	d9d9      	bls.n	8299a <_malloc_r+0x1a>
   829e6:	2400      	movs	r4, #0
   829e8:	230c      	movs	r3, #12
   829ea:	4620      	mov	r0, r4
   829ec:	6033      	str	r3, [r6, #0]
   829ee:	b003      	add	sp, #12
   829f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829f4:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   829f8:	f000 8089 	beq.w	82b0e <_malloc_r+0x18e>
   829fc:	f1bc 0f04 	cmp.w	ip, #4
   82a00:	f200 8160 	bhi.w	82cc4 <_malloc_r+0x344>
   82a04:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   82a08:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82a0c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82a10:	4fa6      	ldr	r7, [pc, #664]	; (82cac <_malloc_r+0x32c>)
   82a12:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82a16:	68cc      	ldr	r4, [r1, #12]
   82a18:	42a1      	cmp	r1, r4
   82a1a:	d105      	bne.n	82a28 <_malloc_r+0xa8>
   82a1c:	e00c      	b.n	82a38 <_malloc_r+0xb8>
   82a1e:	2b00      	cmp	r3, #0
   82a20:	da79      	bge.n	82b16 <_malloc_r+0x196>
   82a22:	68e4      	ldr	r4, [r4, #12]
   82a24:	42a1      	cmp	r1, r4
   82a26:	d007      	beq.n	82a38 <_malloc_r+0xb8>
   82a28:	6862      	ldr	r2, [r4, #4]
   82a2a:	f022 0203 	bic.w	r2, r2, #3
   82a2e:	1b53      	subs	r3, r2, r5
   82a30:	2b0f      	cmp	r3, #15
   82a32:	ddf4      	ble.n	82a1e <_malloc_r+0x9e>
   82a34:	f10c 3cff 	add.w	ip, ip, #4294967295
   82a38:	f10c 0c01 	add.w	ip, ip, #1
   82a3c:	4b9b      	ldr	r3, [pc, #620]	; (82cac <_malloc_r+0x32c>)
   82a3e:	693c      	ldr	r4, [r7, #16]
   82a40:	f103 0e08 	add.w	lr, r3, #8
   82a44:	4574      	cmp	r4, lr
   82a46:	f000 817e 	beq.w	82d46 <_malloc_r+0x3c6>
   82a4a:	6861      	ldr	r1, [r4, #4]
   82a4c:	f021 0103 	bic.w	r1, r1, #3
   82a50:	1b4a      	subs	r2, r1, r5
   82a52:	2a0f      	cmp	r2, #15
   82a54:	f300 8164 	bgt.w	82d20 <_malloc_r+0x3a0>
   82a58:	2a00      	cmp	r2, #0
   82a5a:	f8c3 e014 	str.w	lr, [r3, #20]
   82a5e:	f8c3 e010 	str.w	lr, [r3, #16]
   82a62:	da69      	bge.n	82b38 <_malloc_r+0x1b8>
   82a64:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82a68:	f080 813a 	bcs.w	82ce0 <_malloc_r+0x360>
   82a6c:	08c9      	lsrs	r1, r1, #3
   82a6e:	108a      	asrs	r2, r1, #2
   82a70:	f04f 0801 	mov.w	r8, #1
   82a74:	fa08 f802 	lsl.w	r8, r8, r2
   82a78:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82a7c:	685a      	ldr	r2, [r3, #4]
   82a7e:	6888      	ldr	r0, [r1, #8]
   82a80:	ea48 0202 	orr.w	r2, r8, r2
   82a84:	60a0      	str	r0, [r4, #8]
   82a86:	60e1      	str	r1, [r4, #12]
   82a88:	605a      	str	r2, [r3, #4]
   82a8a:	608c      	str	r4, [r1, #8]
   82a8c:	60c4      	str	r4, [r0, #12]
   82a8e:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82a92:	2001      	movs	r0, #1
   82a94:	4098      	lsls	r0, r3
   82a96:	4290      	cmp	r0, r2
   82a98:	d85b      	bhi.n	82b52 <_malloc_r+0x1d2>
   82a9a:	4202      	tst	r2, r0
   82a9c:	d106      	bne.n	82aac <_malloc_r+0x12c>
   82a9e:	f02c 0c03 	bic.w	ip, ip, #3
   82aa2:	0040      	lsls	r0, r0, #1
   82aa4:	4202      	tst	r2, r0
   82aa6:	f10c 0c04 	add.w	ip, ip, #4
   82aaa:	d0fa      	beq.n	82aa2 <_malloc_r+0x122>
   82aac:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82ab0:	4644      	mov	r4, r8
   82ab2:	46e1      	mov	r9, ip
   82ab4:	68e3      	ldr	r3, [r4, #12]
   82ab6:	429c      	cmp	r4, r3
   82ab8:	d107      	bne.n	82aca <_malloc_r+0x14a>
   82aba:	e146      	b.n	82d4a <_malloc_r+0x3ca>
   82abc:	2a00      	cmp	r2, #0
   82abe:	f280 8157 	bge.w	82d70 <_malloc_r+0x3f0>
   82ac2:	68db      	ldr	r3, [r3, #12]
   82ac4:	429c      	cmp	r4, r3
   82ac6:	f000 8140 	beq.w	82d4a <_malloc_r+0x3ca>
   82aca:	6859      	ldr	r1, [r3, #4]
   82acc:	f021 0103 	bic.w	r1, r1, #3
   82ad0:	1b4a      	subs	r2, r1, r5
   82ad2:	2a0f      	cmp	r2, #15
   82ad4:	ddf2      	ble.n	82abc <_malloc_r+0x13c>
   82ad6:	461c      	mov	r4, r3
   82ad8:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82adc:	68d9      	ldr	r1, [r3, #12]
   82ade:	f045 0901 	orr.w	r9, r5, #1
   82ae2:	f042 0801 	orr.w	r8, r2, #1
   82ae6:	441d      	add	r5, r3
   82ae8:	f8c3 9004 	str.w	r9, [r3, #4]
   82aec:	4630      	mov	r0, r6
   82aee:	f8cc 100c 	str.w	r1, [ip, #12]
   82af2:	f8c1 c008 	str.w	ip, [r1, #8]
   82af6:	617d      	str	r5, [r7, #20]
   82af8:	613d      	str	r5, [r7, #16]
   82afa:	f8c5 e00c 	str.w	lr, [r5, #12]
   82afe:	f8c5 e008 	str.w	lr, [r5, #8]
   82b02:	f8c5 8004 	str.w	r8, [r5, #4]
   82b06:	50aa      	str	r2, [r5, r2]
   82b08:	f000 fa88 	bl	8301c <__malloc_unlock>
   82b0c:	e764      	b.n	829d8 <_malloc_r+0x58>
   82b0e:	217e      	movs	r1, #126	; 0x7e
   82b10:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82b14:	e77c      	b.n	82a10 <_malloc_r+0x90>
   82b16:	4422      	add	r2, r4
   82b18:	6850      	ldr	r0, [r2, #4]
   82b1a:	68e3      	ldr	r3, [r4, #12]
   82b1c:	68a1      	ldr	r1, [r4, #8]
   82b1e:	f040 0501 	orr.w	r5, r0, #1
   82b22:	60cb      	str	r3, [r1, #12]
   82b24:	4630      	mov	r0, r6
   82b26:	6099      	str	r1, [r3, #8]
   82b28:	6055      	str	r5, [r2, #4]
   82b2a:	f000 fa77 	bl	8301c <__malloc_unlock>
   82b2e:	3408      	adds	r4, #8
   82b30:	4620      	mov	r0, r4
   82b32:	b003      	add	sp, #12
   82b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b38:	4421      	add	r1, r4
   82b3a:	684b      	ldr	r3, [r1, #4]
   82b3c:	4630      	mov	r0, r6
   82b3e:	f043 0301 	orr.w	r3, r3, #1
   82b42:	604b      	str	r3, [r1, #4]
   82b44:	f000 fa6a 	bl	8301c <__malloc_unlock>
   82b48:	3408      	adds	r4, #8
   82b4a:	4620      	mov	r0, r4
   82b4c:	b003      	add	sp, #12
   82b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b52:	68bc      	ldr	r4, [r7, #8]
   82b54:	6863      	ldr	r3, [r4, #4]
   82b56:	f023 0903 	bic.w	r9, r3, #3
   82b5a:	45a9      	cmp	r9, r5
   82b5c:	d304      	bcc.n	82b68 <_malloc_r+0x1e8>
   82b5e:	ebc5 0309 	rsb	r3, r5, r9
   82b62:	2b0f      	cmp	r3, #15
   82b64:	f300 8091 	bgt.w	82c8a <_malloc_r+0x30a>
   82b68:	4b51      	ldr	r3, [pc, #324]	; (82cb0 <_malloc_r+0x330>)
   82b6a:	4a52      	ldr	r2, [pc, #328]	; (82cb4 <_malloc_r+0x334>)
   82b6c:	6819      	ldr	r1, [r3, #0]
   82b6e:	6813      	ldr	r3, [r2, #0]
   82b70:	eb05 0a01 	add.w	sl, r5, r1
   82b74:	3301      	adds	r3, #1
   82b76:	eb04 0b09 	add.w	fp, r4, r9
   82b7a:	f000 8161 	beq.w	82e40 <_malloc_r+0x4c0>
   82b7e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82b82:	f10a 0a0f 	add.w	sl, sl, #15
   82b86:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82b8a:	f02a 0a0f 	bic.w	sl, sl, #15
   82b8e:	4630      	mov	r0, r6
   82b90:	4651      	mov	r1, sl
   82b92:	9201      	str	r2, [sp, #4]
   82b94:	f000 fc24 	bl	833e0 <_sbrk_r>
   82b98:	f1b0 3fff 	cmp.w	r0, #4294967295
   82b9c:	4680      	mov	r8, r0
   82b9e:	9a01      	ldr	r2, [sp, #4]
   82ba0:	f000 8101 	beq.w	82da6 <_malloc_r+0x426>
   82ba4:	4583      	cmp	fp, r0
   82ba6:	f200 80fb 	bhi.w	82da0 <_malloc_r+0x420>
   82baa:	f8df c114 	ldr.w	ip, [pc, #276]	; 82cc0 <_malloc_r+0x340>
   82bae:	45c3      	cmp	fp, r8
   82bb0:	f8dc 3000 	ldr.w	r3, [ip]
   82bb4:	4453      	add	r3, sl
   82bb6:	f8cc 3000 	str.w	r3, [ip]
   82bba:	f000 814a 	beq.w	82e52 <_malloc_r+0x4d2>
   82bbe:	6812      	ldr	r2, [r2, #0]
   82bc0:	493c      	ldr	r1, [pc, #240]	; (82cb4 <_malloc_r+0x334>)
   82bc2:	3201      	adds	r2, #1
   82bc4:	bf1b      	ittet	ne
   82bc6:	ebcb 0b08 	rsbne	fp, fp, r8
   82bca:	445b      	addne	r3, fp
   82bcc:	f8c1 8000 	streq.w	r8, [r1]
   82bd0:	f8cc 3000 	strne.w	r3, [ip]
   82bd4:	f018 0307 	ands.w	r3, r8, #7
   82bd8:	f000 8114 	beq.w	82e04 <_malloc_r+0x484>
   82bdc:	f1c3 0208 	rsb	r2, r3, #8
   82be0:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82be4:	4490      	add	r8, r2
   82be6:	3308      	adds	r3, #8
   82be8:	44c2      	add	sl, r8
   82bea:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82bee:	ebca 0a03 	rsb	sl, sl, r3
   82bf2:	4651      	mov	r1, sl
   82bf4:	4630      	mov	r0, r6
   82bf6:	f8cd c004 	str.w	ip, [sp, #4]
   82bfa:	f000 fbf1 	bl	833e0 <_sbrk_r>
   82bfe:	1c43      	adds	r3, r0, #1
   82c00:	f8dd c004 	ldr.w	ip, [sp, #4]
   82c04:	f000 8135 	beq.w	82e72 <_malloc_r+0x4f2>
   82c08:	ebc8 0200 	rsb	r2, r8, r0
   82c0c:	4452      	add	r2, sl
   82c0e:	f042 0201 	orr.w	r2, r2, #1
   82c12:	f8dc 3000 	ldr.w	r3, [ip]
   82c16:	42bc      	cmp	r4, r7
   82c18:	4453      	add	r3, sl
   82c1a:	f8c7 8008 	str.w	r8, [r7, #8]
   82c1e:	f8cc 3000 	str.w	r3, [ip]
   82c22:	f8c8 2004 	str.w	r2, [r8, #4]
   82c26:	f8df a098 	ldr.w	sl, [pc, #152]	; 82cc0 <_malloc_r+0x340>
   82c2a:	d015      	beq.n	82c58 <_malloc_r+0x2d8>
   82c2c:	f1b9 0f0f 	cmp.w	r9, #15
   82c30:	f240 80eb 	bls.w	82e0a <_malloc_r+0x48a>
   82c34:	6861      	ldr	r1, [r4, #4]
   82c36:	f1a9 020c 	sub.w	r2, r9, #12
   82c3a:	f022 0207 	bic.w	r2, r2, #7
   82c3e:	f001 0101 	and.w	r1, r1, #1
   82c42:	ea42 0e01 	orr.w	lr, r2, r1
   82c46:	2005      	movs	r0, #5
   82c48:	18a1      	adds	r1, r4, r2
   82c4a:	2a0f      	cmp	r2, #15
   82c4c:	f8c4 e004 	str.w	lr, [r4, #4]
   82c50:	6048      	str	r0, [r1, #4]
   82c52:	6088      	str	r0, [r1, #8]
   82c54:	f200 8111 	bhi.w	82e7a <_malloc_r+0x4fa>
   82c58:	4a17      	ldr	r2, [pc, #92]	; (82cb8 <_malloc_r+0x338>)
   82c5a:	68bc      	ldr	r4, [r7, #8]
   82c5c:	6811      	ldr	r1, [r2, #0]
   82c5e:	428b      	cmp	r3, r1
   82c60:	bf88      	it	hi
   82c62:	6013      	strhi	r3, [r2, #0]
   82c64:	4a15      	ldr	r2, [pc, #84]	; (82cbc <_malloc_r+0x33c>)
   82c66:	6811      	ldr	r1, [r2, #0]
   82c68:	428b      	cmp	r3, r1
   82c6a:	bf88      	it	hi
   82c6c:	6013      	strhi	r3, [r2, #0]
   82c6e:	6862      	ldr	r2, [r4, #4]
   82c70:	f022 0203 	bic.w	r2, r2, #3
   82c74:	4295      	cmp	r5, r2
   82c76:	ebc5 0302 	rsb	r3, r5, r2
   82c7a:	d801      	bhi.n	82c80 <_malloc_r+0x300>
   82c7c:	2b0f      	cmp	r3, #15
   82c7e:	dc04      	bgt.n	82c8a <_malloc_r+0x30a>
   82c80:	4630      	mov	r0, r6
   82c82:	f000 f9cb 	bl	8301c <__malloc_unlock>
   82c86:	2400      	movs	r4, #0
   82c88:	e6a6      	b.n	829d8 <_malloc_r+0x58>
   82c8a:	f045 0201 	orr.w	r2, r5, #1
   82c8e:	f043 0301 	orr.w	r3, r3, #1
   82c92:	4425      	add	r5, r4
   82c94:	6062      	str	r2, [r4, #4]
   82c96:	4630      	mov	r0, r6
   82c98:	60bd      	str	r5, [r7, #8]
   82c9a:	606b      	str	r3, [r5, #4]
   82c9c:	f000 f9be 	bl	8301c <__malloc_unlock>
   82ca0:	3408      	adds	r4, #8
   82ca2:	4620      	mov	r0, r4
   82ca4:	b003      	add	sp, #12
   82ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82caa:	bf00      	nop
   82cac:	20070588 	.word	0x20070588
   82cb0:	20070abc 	.word	0x20070abc
   82cb4:	20070994 	.word	0x20070994
   82cb8:	20070ab8 	.word	0x20070ab8
   82cbc:	20070ab4 	.word	0x20070ab4
   82cc0:	20070ac0 	.word	0x20070ac0
   82cc4:	f1bc 0f14 	cmp.w	ip, #20
   82cc8:	d961      	bls.n	82d8e <_malloc_r+0x40e>
   82cca:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82cce:	f200 808f 	bhi.w	82df0 <_malloc_r+0x470>
   82cd2:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82cd6:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82cda:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82cde:	e697      	b.n	82a10 <_malloc_r+0x90>
   82ce0:	0a4b      	lsrs	r3, r1, #9
   82ce2:	2b04      	cmp	r3, #4
   82ce4:	d958      	bls.n	82d98 <_malloc_r+0x418>
   82ce6:	2b14      	cmp	r3, #20
   82ce8:	f200 80ad 	bhi.w	82e46 <_malloc_r+0x4c6>
   82cec:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   82cf0:	0050      	lsls	r0, r2, #1
   82cf2:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   82cf6:	6883      	ldr	r3, [r0, #8]
   82cf8:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 82eb4 <_malloc_r+0x534>
   82cfc:	4283      	cmp	r3, r0
   82cfe:	f000 808a 	beq.w	82e16 <_malloc_r+0x496>
   82d02:	685a      	ldr	r2, [r3, #4]
   82d04:	f022 0203 	bic.w	r2, r2, #3
   82d08:	4291      	cmp	r1, r2
   82d0a:	d202      	bcs.n	82d12 <_malloc_r+0x392>
   82d0c:	689b      	ldr	r3, [r3, #8]
   82d0e:	4298      	cmp	r0, r3
   82d10:	d1f7      	bne.n	82d02 <_malloc_r+0x382>
   82d12:	68d9      	ldr	r1, [r3, #12]
   82d14:	687a      	ldr	r2, [r7, #4]
   82d16:	60e1      	str	r1, [r4, #12]
   82d18:	60a3      	str	r3, [r4, #8]
   82d1a:	608c      	str	r4, [r1, #8]
   82d1c:	60dc      	str	r4, [r3, #12]
   82d1e:	e6b6      	b.n	82a8e <_malloc_r+0x10e>
   82d20:	f045 0701 	orr.w	r7, r5, #1
   82d24:	f042 0101 	orr.w	r1, r2, #1
   82d28:	4425      	add	r5, r4
   82d2a:	6067      	str	r7, [r4, #4]
   82d2c:	4630      	mov	r0, r6
   82d2e:	615d      	str	r5, [r3, #20]
   82d30:	611d      	str	r5, [r3, #16]
   82d32:	f8c5 e00c 	str.w	lr, [r5, #12]
   82d36:	f8c5 e008 	str.w	lr, [r5, #8]
   82d3a:	6069      	str	r1, [r5, #4]
   82d3c:	50aa      	str	r2, [r5, r2]
   82d3e:	3408      	adds	r4, #8
   82d40:	f000 f96c 	bl	8301c <__malloc_unlock>
   82d44:	e648      	b.n	829d8 <_malloc_r+0x58>
   82d46:	685a      	ldr	r2, [r3, #4]
   82d48:	e6a1      	b.n	82a8e <_malloc_r+0x10e>
   82d4a:	f109 0901 	add.w	r9, r9, #1
   82d4e:	f019 0f03 	tst.w	r9, #3
   82d52:	f104 0408 	add.w	r4, r4, #8
   82d56:	f47f aead 	bne.w	82ab4 <_malloc_r+0x134>
   82d5a:	e02d      	b.n	82db8 <_malloc_r+0x438>
   82d5c:	f104 0308 	add.w	r3, r4, #8
   82d60:	6964      	ldr	r4, [r4, #20]
   82d62:	42a3      	cmp	r3, r4
   82d64:	bf08      	it	eq
   82d66:	f10c 0c02 	addeq.w	ip, ip, #2
   82d6a:	f43f ae67 	beq.w	82a3c <_malloc_r+0xbc>
   82d6e:	e623      	b.n	829b8 <_malloc_r+0x38>
   82d70:	4419      	add	r1, r3
   82d72:	6848      	ldr	r0, [r1, #4]
   82d74:	461c      	mov	r4, r3
   82d76:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82d7a:	68db      	ldr	r3, [r3, #12]
   82d7c:	f040 0501 	orr.w	r5, r0, #1
   82d80:	604d      	str	r5, [r1, #4]
   82d82:	4630      	mov	r0, r6
   82d84:	60d3      	str	r3, [r2, #12]
   82d86:	609a      	str	r2, [r3, #8]
   82d88:	f000 f948 	bl	8301c <__malloc_unlock>
   82d8c:	e624      	b.n	829d8 <_malloc_r+0x58>
   82d8e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82d92:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82d96:	e63b      	b.n	82a10 <_malloc_r+0x90>
   82d98:	098a      	lsrs	r2, r1, #6
   82d9a:	3238      	adds	r2, #56	; 0x38
   82d9c:	0050      	lsls	r0, r2, #1
   82d9e:	e7a8      	b.n	82cf2 <_malloc_r+0x372>
   82da0:	42bc      	cmp	r4, r7
   82da2:	f43f af02 	beq.w	82baa <_malloc_r+0x22a>
   82da6:	68bc      	ldr	r4, [r7, #8]
   82da8:	6862      	ldr	r2, [r4, #4]
   82daa:	f022 0203 	bic.w	r2, r2, #3
   82dae:	e761      	b.n	82c74 <_malloc_r+0x2f4>
   82db0:	f8d8 8000 	ldr.w	r8, [r8]
   82db4:	4598      	cmp	r8, r3
   82db6:	d17a      	bne.n	82eae <_malloc_r+0x52e>
   82db8:	f01c 0f03 	tst.w	ip, #3
   82dbc:	f1a8 0308 	sub.w	r3, r8, #8
   82dc0:	f10c 3cff 	add.w	ip, ip, #4294967295
   82dc4:	d1f4      	bne.n	82db0 <_malloc_r+0x430>
   82dc6:	687b      	ldr	r3, [r7, #4]
   82dc8:	ea23 0300 	bic.w	r3, r3, r0
   82dcc:	607b      	str	r3, [r7, #4]
   82dce:	0040      	lsls	r0, r0, #1
   82dd0:	4298      	cmp	r0, r3
   82dd2:	f63f aebe 	bhi.w	82b52 <_malloc_r+0x1d2>
   82dd6:	2800      	cmp	r0, #0
   82dd8:	f43f aebb 	beq.w	82b52 <_malloc_r+0x1d2>
   82ddc:	4203      	tst	r3, r0
   82dde:	46cc      	mov	ip, r9
   82de0:	f47f ae64 	bne.w	82aac <_malloc_r+0x12c>
   82de4:	0040      	lsls	r0, r0, #1
   82de6:	4203      	tst	r3, r0
   82de8:	f10c 0c04 	add.w	ip, ip, #4
   82dec:	d0fa      	beq.n	82de4 <_malloc_r+0x464>
   82dee:	e65d      	b.n	82aac <_malloc_r+0x12c>
   82df0:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   82df4:	d819      	bhi.n	82e2a <_malloc_r+0x4aa>
   82df6:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   82dfa:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   82dfe:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82e02:	e605      	b.n	82a10 <_malloc_r+0x90>
   82e04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82e08:	e6ee      	b.n	82be8 <_malloc_r+0x268>
   82e0a:	2301      	movs	r3, #1
   82e0c:	f8c8 3004 	str.w	r3, [r8, #4]
   82e10:	4644      	mov	r4, r8
   82e12:	2200      	movs	r2, #0
   82e14:	e72e      	b.n	82c74 <_malloc_r+0x2f4>
   82e16:	1092      	asrs	r2, r2, #2
   82e18:	2001      	movs	r0, #1
   82e1a:	4090      	lsls	r0, r2
   82e1c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   82e20:	4619      	mov	r1, r3
   82e22:	4302      	orrs	r2, r0
   82e24:	f8c8 2004 	str.w	r2, [r8, #4]
   82e28:	e775      	b.n	82d16 <_malloc_r+0x396>
   82e2a:	f240 5354 	movw	r3, #1364	; 0x554
   82e2e:	459c      	cmp	ip, r3
   82e30:	d81b      	bhi.n	82e6a <_malloc_r+0x4ea>
   82e32:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   82e36:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   82e3a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82e3e:	e5e7      	b.n	82a10 <_malloc_r+0x90>
   82e40:	f10a 0a10 	add.w	sl, sl, #16
   82e44:	e6a3      	b.n	82b8e <_malloc_r+0x20e>
   82e46:	2b54      	cmp	r3, #84	; 0x54
   82e48:	d81f      	bhi.n	82e8a <_malloc_r+0x50a>
   82e4a:	0b0a      	lsrs	r2, r1, #12
   82e4c:	326e      	adds	r2, #110	; 0x6e
   82e4e:	0050      	lsls	r0, r2, #1
   82e50:	e74f      	b.n	82cf2 <_malloc_r+0x372>
   82e52:	f3cb 010b 	ubfx	r1, fp, #0, #12
   82e56:	2900      	cmp	r1, #0
   82e58:	f47f aeb1 	bne.w	82bbe <_malloc_r+0x23e>
   82e5c:	eb0a 0109 	add.w	r1, sl, r9
   82e60:	68ba      	ldr	r2, [r7, #8]
   82e62:	f041 0101 	orr.w	r1, r1, #1
   82e66:	6051      	str	r1, [r2, #4]
   82e68:	e6f6      	b.n	82c58 <_malloc_r+0x2d8>
   82e6a:	21fc      	movs	r1, #252	; 0xfc
   82e6c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   82e70:	e5ce      	b.n	82a10 <_malloc_r+0x90>
   82e72:	2201      	movs	r2, #1
   82e74:	f04f 0a00 	mov.w	sl, #0
   82e78:	e6cb      	b.n	82c12 <_malloc_r+0x292>
   82e7a:	f104 0108 	add.w	r1, r4, #8
   82e7e:	4630      	mov	r0, r6
   82e80:	f7ff fa80 	bl	82384 <_free_r>
   82e84:	f8da 3000 	ldr.w	r3, [sl]
   82e88:	e6e6      	b.n	82c58 <_malloc_r+0x2d8>
   82e8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82e8e:	d803      	bhi.n	82e98 <_malloc_r+0x518>
   82e90:	0bca      	lsrs	r2, r1, #15
   82e92:	3277      	adds	r2, #119	; 0x77
   82e94:	0050      	lsls	r0, r2, #1
   82e96:	e72c      	b.n	82cf2 <_malloc_r+0x372>
   82e98:	f240 5254 	movw	r2, #1364	; 0x554
   82e9c:	4293      	cmp	r3, r2
   82e9e:	d803      	bhi.n	82ea8 <_malloc_r+0x528>
   82ea0:	0c8a      	lsrs	r2, r1, #18
   82ea2:	327c      	adds	r2, #124	; 0x7c
   82ea4:	0050      	lsls	r0, r2, #1
   82ea6:	e724      	b.n	82cf2 <_malloc_r+0x372>
   82ea8:	20fc      	movs	r0, #252	; 0xfc
   82eaa:	227e      	movs	r2, #126	; 0x7e
   82eac:	e721      	b.n	82cf2 <_malloc_r+0x372>
   82eae:	687b      	ldr	r3, [r7, #4]
   82eb0:	e78d      	b.n	82dce <_malloc_r+0x44e>
   82eb2:	bf00      	nop
   82eb4:	20070588 	.word	0x20070588

00082eb8 <memchr>:
   82eb8:	0783      	lsls	r3, r0, #30
   82eba:	b470      	push	{r4, r5, r6}
   82ebc:	b2c9      	uxtb	r1, r1
   82ebe:	d040      	beq.n	82f42 <memchr+0x8a>
   82ec0:	1e54      	subs	r4, r2, #1
   82ec2:	b32a      	cbz	r2, 82f10 <memchr+0x58>
   82ec4:	7803      	ldrb	r3, [r0, #0]
   82ec6:	428b      	cmp	r3, r1
   82ec8:	d023      	beq.n	82f12 <memchr+0x5a>
   82eca:	1c43      	adds	r3, r0, #1
   82ecc:	e004      	b.n	82ed8 <memchr+0x20>
   82ece:	b1fc      	cbz	r4, 82f10 <memchr+0x58>
   82ed0:	7805      	ldrb	r5, [r0, #0]
   82ed2:	4614      	mov	r4, r2
   82ed4:	428d      	cmp	r5, r1
   82ed6:	d01c      	beq.n	82f12 <memchr+0x5a>
   82ed8:	f013 0f03 	tst.w	r3, #3
   82edc:	4618      	mov	r0, r3
   82ede:	f104 32ff 	add.w	r2, r4, #4294967295
   82ee2:	f103 0301 	add.w	r3, r3, #1
   82ee6:	d1f2      	bne.n	82ece <memchr+0x16>
   82ee8:	2c03      	cmp	r4, #3
   82eea:	d814      	bhi.n	82f16 <memchr+0x5e>
   82eec:	1e65      	subs	r5, r4, #1
   82eee:	b354      	cbz	r4, 82f46 <memchr+0x8e>
   82ef0:	7803      	ldrb	r3, [r0, #0]
   82ef2:	428b      	cmp	r3, r1
   82ef4:	d00d      	beq.n	82f12 <memchr+0x5a>
   82ef6:	1c42      	adds	r2, r0, #1
   82ef8:	2300      	movs	r3, #0
   82efa:	e002      	b.n	82f02 <memchr+0x4a>
   82efc:	7804      	ldrb	r4, [r0, #0]
   82efe:	428c      	cmp	r4, r1
   82f00:	d007      	beq.n	82f12 <memchr+0x5a>
   82f02:	42ab      	cmp	r3, r5
   82f04:	4610      	mov	r0, r2
   82f06:	f103 0301 	add.w	r3, r3, #1
   82f0a:	f102 0201 	add.w	r2, r2, #1
   82f0e:	d1f5      	bne.n	82efc <memchr+0x44>
   82f10:	2000      	movs	r0, #0
   82f12:	bc70      	pop	{r4, r5, r6}
   82f14:	4770      	bx	lr
   82f16:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   82f1a:	4603      	mov	r3, r0
   82f1c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   82f20:	681a      	ldr	r2, [r3, #0]
   82f22:	4618      	mov	r0, r3
   82f24:	4072      	eors	r2, r6
   82f26:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   82f2a:	ea25 0202 	bic.w	r2, r5, r2
   82f2e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   82f32:	f103 0304 	add.w	r3, r3, #4
   82f36:	d1d9      	bne.n	82eec <memchr+0x34>
   82f38:	3c04      	subs	r4, #4
   82f3a:	2c03      	cmp	r4, #3
   82f3c:	4618      	mov	r0, r3
   82f3e:	d8ef      	bhi.n	82f20 <memchr+0x68>
   82f40:	e7d4      	b.n	82eec <memchr+0x34>
   82f42:	4614      	mov	r4, r2
   82f44:	e7d0      	b.n	82ee8 <memchr+0x30>
   82f46:	4620      	mov	r0, r4
   82f48:	e7e3      	b.n	82f12 <memchr+0x5a>
   82f4a:	bf00      	nop

00082f4c <memmove>:
   82f4c:	4288      	cmp	r0, r1
   82f4e:	b4f0      	push	{r4, r5, r6, r7}
   82f50:	d910      	bls.n	82f74 <memmove+0x28>
   82f52:	188c      	adds	r4, r1, r2
   82f54:	42a0      	cmp	r0, r4
   82f56:	d20d      	bcs.n	82f74 <memmove+0x28>
   82f58:	1885      	adds	r5, r0, r2
   82f5a:	1e53      	subs	r3, r2, #1
   82f5c:	b142      	cbz	r2, 82f70 <memmove+0x24>
   82f5e:	4621      	mov	r1, r4
   82f60:	462a      	mov	r2, r5
   82f62:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   82f66:	3b01      	subs	r3, #1
   82f68:	f802 4d01 	strb.w	r4, [r2, #-1]!
   82f6c:	1c5c      	adds	r4, r3, #1
   82f6e:	d1f8      	bne.n	82f62 <memmove+0x16>
   82f70:	bcf0      	pop	{r4, r5, r6, r7}
   82f72:	4770      	bx	lr
   82f74:	2a0f      	cmp	r2, #15
   82f76:	d944      	bls.n	83002 <memmove+0xb6>
   82f78:	ea40 0301 	orr.w	r3, r0, r1
   82f7c:	079b      	lsls	r3, r3, #30
   82f7e:	d144      	bne.n	8300a <memmove+0xbe>
   82f80:	f1a2 0710 	sub.w	r7, r2, #16
   82f84:	093f      	lsrs	r7, r7, #4
   82f86:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   82f8a:	3610      	adds	r6, #16
   82f8c:	460c      	mov	r4, r1
   82f8e:	4603      	mov	r3, r0
   82f90:	6825      	ldr	r5, [r4, #0]
   82f92:	3310      	adds	r3, #16
   82f94:	f843 5c10 	str.w	r5, [r3, #-16]
   82f98:	6865      	ldr	r5, [r4, #4]
   82f9a:	3410      	adds	r4, #16
   82f9c:	f843 5c0c 	str.w	r5, [r3, #-12]
   82fa0:	f854 5c08 	ldr.w	r5, [r4, #-8]
   82fa4:	f843 5c08 	str.w	r5, [r3, #-8]
   82fa8:	f854 5c04 	ldr.w	r5, [r4, #-4]
   82fac:	f843 5c04 	str.w	r5, [r3, #-4]
   82fb0:	42b3      	cmp	r3, r6
   82fb2:	d1ed      	bne.n	82f90 <memmove+0x44>
   82fb4:	1c7b      	adds	r3, r7, #1
   82fb6:	f002 0c0f 	and.w	ip, r2, #15
   82fba:	011b      	lsls	r3, r3, #4
   82fbc:	f1bc 0f03 	cmp.w	ip, #3
   82fc0:	4419      	add	r1, r3
   82fc2:	4403      	add	r3, r0
   82fc4:	d923      	bls.n	8300e <memmove+0xc2>
   82fc6:	460e      	mov	r6, r1
   82fc8:	461d      	mov	r5, r3
   82fca:	4664      	mov	r4, ip
   82fcc:	f856 7b04 	ldr.w	r7, [r6], #4
   82fd0:	3c04      	subs	r4, #4
   82fd2:	2c03      	cmp	r4, #3
   82fd4:	f845 7b04 	str.w	r7, [r5], #4
   82fd8:	d8f8      	bhi.n	82fcc <memmove+0x80>
   82fda:	f1ac 0404 	sub.w	r4, ip, #4
   82fde:	f024 0403 	bic.w	r4, r4, #3
   82fe2:	3404      	adds	r4, #4
   82fe4:	f002 0203 	and.w	r2, r2, #3
   82fe8:	4423      	add	r3, r4
   82fea:	4421      	add	r1, r4
   82fec:	2a00      	cmp	r2, #0
   82fee:	d0bf      	beq.n	82f70 <memmove+0x24>
   82ff0:	441a      	add	r2, r3
   82ff2:	f811 4b01 	ldrb.w	r4, [r1], #1
   82ff6:	f803 4b01 	strb.w	r4, [r3], #1
   82ffa:	4293      	cmp	r3, r2
   82ffc:	d1f9      	bne.n	82ff2 <memmove+0xa6>
   82ffe:	bcf0      	pop	{r4, r5, r6, r7}
   83000:	4770      	bx	lr
   83002:	4603      	mov	r3, r0
   83004:	2a00      	cmp	r2, #0
   83006:	d1f3      	bne.n	82ff0 <memmove+0xa4>
   83008:	e7b2      	b.n	82f70 <memmove+0x24>
   8300a:	4603      	mov	r3, r0
   8300c:	e7f0      	b.n	82ff0 <memmove+0xa4>
   8300e:	4662      	mov	r2, ip
   83010:	2a00      	cmp	r2, #0
   83012:	d1ed      	bne.n	82ff0 <memmove+0xa4>
   83014:	e7ac      	b.n	82f70 <memmove+0x24>
   83016:	bf00      	nop

00083018 <__malloc_lock>:
   83018:	4770      	bx	lr
   8301a:	bf00      	nop

0008301c <__malloc_unlock>:
   8301c:	4770      	bx	lr
   8301e:	bf00      	nop

00083020 <_realloc_r>:
   83020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83024:	460c      	mov	r4, r1
   83026:	b083      	sub	sp, #12
   83028:	4690      	mov	r8, r2
   8302a:	4681      	mov	r9, r0
   8302c:	2900      	cmp	r1, #0
   8302e:	f000 80ba 	beq.w	831a6 <_realloc_r+0x186>
   83032:	f7ff fff1 	bl	83018 <__malloc_lock>
   83036:	f108 060b 	add.w	r6, r8, #11
   8303a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8303e:	2e16      	cmp	r6, #22
   83040:	f023 0503 	bic.w	r5, r3, #3
   83044:	f1a4 0708 	sub.w	r7, r4, #8
   83048:	d84b      	bhi.n	830e2 <_realloc_r+0xc2>
   8304a:	2110      	movs	r1, #16
   8304c:	460e      	mov	r6, r1
   8304e:	45b0      	cmp	r8, r6
   83050:	d84c      	bhi.n	830ec <_realloc_r+0xcc>
   83052:	428d      	cmp	r5, r1
   83054:	da51      	bge.n	830fa <_realloc_r+0xda>
   83056:	f8df b384 	ldr.w	fp, [pc, #900]	; 833dc <_realloc_r+0x3bc>
   8305a:	1978      	adds	r0, r7, r5
   8305c:	f8db e008 	ldr.w	lr, [fp, #8]
   83060:	4586      	cmp	lr, r0
   83062:	f000 80a6 	beq.w	831b2 <_realloc_r+0x192>
   83066:	6842      	ldr	r2, [r0, #4]
   83068:	f022 0c01 	bic.w	ip, r2, #1
   8306c:	4484      	add	ip, r0
   8306e:	f8dc c004 	ldr.w	ip, [ip, #4]
   83072:	f01c 0f01 	tst.w	ip, #1
   83076:	d054      	beq.n	83122 <_realloc_r+0x102>
   83078:	2200      	movs	r2, #0
   8307a:	4610      	mov	r0, r2
   8307c:	07db      	lsls	r3, r3, #31
   8307e:	d46f      	bmi.n	83160 <_realloc_r+0x140>
   83080:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83084:	ebc3 0a07 	rsb	sl, r3, r7
   83088:	f8da 3004 	ldr.w	r3, [sl, #4]
   8308c:	f023 0303 	bic.w	r3, r3, #3
   83090:	442b      	add	r3, r5
   83092:	2800      	cmp	r0, #0
   83094:	d062      	beq.n	8315c <_realloc_r+0x13c>
   83096:	4570      	cmp	r0, lr
   83098:	f000 80e9 	beq.w	8326e <_realloc_r+0x24e>
   8309c:	eb02 0e03 	add.w	lr, r2, r3
   830a0:	458e      	cmp	lr, r1
   830a2:	db5b      	blt.n	8315c <_realloc_r+0x13c>
   830a4:	68c3      	ldr	r3, [r0, #12]
   830a6:	6882      	ldr	r2, [r0, #8]
   830a8:	46d0      	mov	r8, sl
   830aa:	60d3      	str	r3, [r2, #12]
   830ac:	609a      	str	r2, [r3, #8]
   830ae:	f858 1f08 	ldr.w	r1, [r8, #8]!
   830b2:	f8da 300c 	ldr.w	r3, [sl, #12]
   830b6:	1f2a      	subs	r2, r5, #4
   830b8:	2a24      	cmp	r2, #36	; 0x24
   830ba:	60cb      	str	r3, [r1, #12]
   830bc:	6099      	str	r1, [r3, #8]
   830be:	f200 8123 	bhi.w	83308 <_realloc_r+0x2e8>
   830c2:	2a13      	cmp	r2, #19
   830c4:	f240 80b0 	bls.w	83228 <_realloc_r+0x208>
   830c8:	6823      	ldr	r3, [r4, #0]
   830ca:	2a1b      	cmp	r2, #27
   830cc:	f8ca 3008 	str.w	r3, [sl, #8]
   830d0:	6863      	ldr	r3, [r4, #4]
   830d2:	f8ca 300c 	str.w	r3, [sl, #12]
   830d6:	f200 812b 	bhi.w	83330 <_realloc_r+0x310>
   830da:	3408      	adds	r4, #8
   830dc:	f10a 0310 	add.w	r3, sl, #16
   830e0:	e0a3      	b.n	8322a <_realloc_r+0x20a>
   830e2:	f026 0607 	bic.w	r6, r6, #7
   830e6:	2e00      	cmp	r6, #0
   830e8:	4631      	mov	r1, r6
   830ea:	dab0      	bge.n	8304e <_realloc_r+0x2e>
   830ec:	230c      	movs	r3, #12
   830ee:	2000      	movs	r0, #0
   830f0:	f8c9 3000 	str.w	r3, [r9]
   830f4:	b003      	add	sp, #12
   830f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   830fa:	46a0      	mov	r8, r4
   830fc:	1baa      	subs	r2, r5, r6
   830fe:	2a0f      	cmp	r2, #15
   83100:	f003 0301 	and.w	r3, r3, #1
   83104:	d81a      	bhi.n	8313c <_realloc_r+0x11c>
   83106:	432b      	orrs	r3, r5
   83108:	607b      	str	r3, [r7, #4]
   8310a:	443d      	add	r5, r7
   8310c:	686b      	ldr	r3, [r5, #4]
   8310e:	f043 0301 	orr.w	r3, r3, #1
   83112:	606b      	str	r3, [r5, #4]
   83114:	4648      	mov	r0, r9
   83116:	f7ff ff81 	bl	8301c <__malloc_unlock>
   8311a:	4640      	mov	r0, r8
   8311c:	b003      	add	sp, #12
   8311e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83122:	f022 0203 	bic.w	r2, r2, #3
   83126:	eb02 0c05 	add.w	ip, r2, r5
   8312a:	458c      	cmp	ip, r1
   8312c:	dba6      	blt.n	8307c <_realloc_r+0x5c>
   8312e:	68c2      	ldr	r2, [r0, #12]
   83130:	6881      	ldr	r1, [r0, #8]
   83132:	46a0      	mov	r8, r4
   83134:	60ca      	str	r2, [r1, #12]
   83136:	4665      	mov	r5, ip
   83138:	6091      	str	r1, [r2, #8]
   8313a:	e7df      	b.n	830fc <_realloc_r+0xdc>
   8313c:	19b9      	adds	r1, r7, r6
   8313e:	4333      	orrs	r3, r6
   83140:	f042 0001 	orr.w	r0, r2, #1
   83144:	607b      	str	r3, [r7, #4]
   83146:	440a      	add	r2, r1
   83148:	6048      	str	r0, [r1, #4]
   8314a:	6853      	ldr	r3, [r2, #4]
   8314c:	3108      	adds	r1, #8
   8314e:	f043 0301 	orr.w	r3, r3, #1
   83152:	6053      	str	r3, [r2, #4]
   83154:	4648      	mov	r0, r9
   83156:	f7ff f915 	bl	82384 <_free_r>
   8315a:	e7db      	b.n	83114 <_realloc_r+0xf4>
   8315c:	428b      	cmp	r3, r1
   8315e:	da33      	bge.n	831c8 <_realloc_r+0x1a8>
   83160:	4641      	mov	r1, r8
   83162:	4648      	mov	r0, r9
   83164:	f7ff fc0c 	bl	82980 <_malloc_r>
   83168:	4680      	mov	r8, r0
   8316a:	2800      	cmp	r0, #0
   8316c:	d0d2      	beq.n	83114 <_realloc_r+0xf4>
   8316e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83172:	f1a0 0108 	sub.w	r1, r0, #8
   83176:	f023 0201 	bic.w	r2, r3, #1
   8317a:	443a      	add	r2, r7
   8317c:	4291      	cmp	r1, r2
   8317e:	f000 80bc 	beq.w	832fa <_realloc_r+0x2da>
   83182:	1f2a      	subs	r2, r5, #4
   83184:	2a24      	cmp	r2, #36	; 0x24
   83186:	d86e      	bhi.n	83266 <_realloc_r+0x246>
   83188:	2a13      	cmp	r2, #19
   8318a:	d842      	bhi.n	83212 <_realloc_r+0x1f2>
   8318c:	4603      	mov	r3, r0
   8318e:	4622      	mov	r2, r4
   83190:	6811      	ldr	r1, [r2, #0]
   83192:	6019      	str	r1, [r3, #0]
   83194:	6851      	ldr	r1, [r2, #4]
   83196:	6059      	str	r1, [r3, #4]
   83198:	6892      	ldr	r2, [r2, #8]
   8319a:	609a      	str	r2, [r3, #8]
   8319c:	4621      	mov	r1, r4
   8319e:	4648      	mov	r0, r9
   831a0:	f7ff f8f0 	bl	82384 <_free_r>
   831a4:	e7b6      	b.n	83114 <_realloc_r+0xf4>
   831a6:	4611      	mov	r1, r2
   831a8:	b003      	add	sp, #12
   831aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   831ae:	f7ff bbe7 	b.w	82980 <_malloc_r>
   831b2:	f8de 2004 	ldr.w	r2, [lr, #4]
   831b6:	f106 0c10 	add.w	ip, r6, #16
   831ba:	f022 0203 	bic.w	r2, r2, #3
   831be:	1950      	adds	r0, r2, r5
   831c0:	4560      	cmp	r0, ip
   831c2:	da3d      	bge.n	83240 <_realloc_r+0x220>
   831c4:	4670      	mov	r0, lr
   831c6:	e759      	b.n	8307c <_realloc_r+0x5c>
   831c8:	46d0      	mov	r8, sl
   831ca:	f858 0f08 	ldr.w	r0, [r8, #8]!
   831ce:	f8da 100c 	ldr.w	r1, [sl, #12]
   831d2:	1f2a      	subs	r2, r5, #4
   831d4:	2a24      	cmp	r2, #36	; 0x24
   831d6:	60c1      	str	r1, [r0, #12]
   831d8:	6088      	str	r0, [r1, #8]
   831da:	f200 80a0 	bhi.w	8331e <_realloc_r+0x2fe>
   831de:	2a13      	cmp	r2, #19
   831e0:	f240 809b 	bls.w	8331a <_realloc_r+0x2fa>
   831e4:	6821      	ldr	r1, [r4, #0]
   831e6:	2a1b      	cmp	r2, #27
   831e8:	f8ca 1008 	str.w	r1, [sl, #8]
   831ec:	6861      	ldr	r1, [r4, #4]
   831ee:	f8ca 100c 	str.w	r1, [sl, #12]
   831f2:	f200 80b2 	bhi.w	8335a <_realloc_r+0x33a>
   831f6:	3408      	adds	r4, #8
   831f8:	f10a 0210 	add.w	r2, sl, #16
   831fc:	6821      	ldr	r1, [r4, #0]
   831fe:	461d      	mov	r5, r3
   83200:	6011      	str	r1, [r2, #0]
   83202:	6861      	ldr	r1, [r4, #4]
   83204:	4657      	mov	r7, sl
   83206:	6051      	str	r1, [r2, #4]
   83208:	68a3      	ldr	r3, [r4, #8]
   8320a:	6093      	str	r3, [r2, #8]
   8320c:	f8da 3004 	ldr.w	r3, [sl, #4]
   83210:	e774      	b.n	830fc <_realloc_r+0xdc>
   83212:	6823      	ldr	r3, [r4, #0]
   83214:	2a1b      	cmp	r2, #27
   83216:	6003      	str	r3, [r0, #0]
   83218:	6863      	ldr	r3, [r4, #4]
   8321a:	6043      	str	r3, [r0, #4]
   8321c:	d862      	bhi.n	832e4 <_realloc_r+0x2c4>
   8321e:	f100 0308 	add.w	r3, r0, #8
   83222:	f104 0208 	add.w	r2, r4, #8
   83226:	e7b3      	b.n	83190 <_realloc_r+0x170>
   83228:	4643      	mov	r3, r8
   8322a:	6822      	ldr	r2, [r4, #0]
   8322c:	4675      	mov	r5, lr
   8322e:	601a      	str	r2, [r3, #0]
   83230:	6862      	ldr	r2, [r4, #4]
   83232:	4657      	mov	r7, sl
   83234:	605a      	str	r2, [r3, #4]
   83236:	68a2      	ldr	r2, [r4, #8]
   83238:	609a      	str	r2, [r3, #8]
   8323a:	f8da 3004 	ldr.w	r3, [sl, #4]
   8323e:	e75d      	b.n	830fc <_realloc_r+0xdc>
   83240:	1b83      	subs	r3, r0, r6
   83242:	4437      	add	r7, r6
   83244:	f043 0301 	orr.w	r3, r3, #1
   83248:	f8cb 7008 	str.w	r7, [fp, #8]
   8324c:	607b      	str	r3, [r7, #4]
   8324e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83252:	4648      	mov	r0, r9
   83254:	f003 0301 	and.w	r3, r3, #1
   83258:	431e      	orrs	r6, r3
   8325a:	f844 6c04 	str.w	r6, [r4, #-4]
   8325e:	f7ff fedd 	bl	8301c <__malloc_unlock>
   83262:	4620      	mov	r0, r4
   83264:	e75a      	b.n	8311c <_realloc_r+0xfc>
   83266:	4621      	mov	r1, r4
   83268:	f7ff fe70 	bl	82f4c <memmove>
   8326c:	e796      	b.n	8319c <_realloc_r+0x17c>
   8326e:	eb02 0c03 	add.w	ip, r2, r3
   83272:	f106 0210 	add.w	r2, r6, #16
   83276:	4594      	cmp	ip, r2
   83278:	f6ff af70 	blt.w	8315c <_realloc_r+0x13c>
   8327c:	4657      	mov	r7, sl
   8327e:	f857 1f08 	ldr.w	r1, [r7, #8]!
   83282:	f8da 300c 	ldr.w	r3, [sl, #12]
   83286:	1f2a      	subs	r2, r5, #4
   83288:	2a24      	cmp	r2, #36	; 0x24
   8328a:	60cb      	str	r3, [r1, #12]
   8328c:	6099      	str	r1, [r3, #8]
   8328e:	f200 8086 	bhi.w	8339e <_realloc_r+0x37e>
   83292:	2a13      	cmp	r2, #19
   83294:	d977      	bls.n	83386 <_realloc_r+0x366>
   83296:	6823      	ldr	r3, [r4, #0]
   83298:	2a1b      	cmp	r2, #27
   8329a:	f8ca 3008 	str.w	r3, [sl, #8]
   8329e:	6863      	ldr	r3, [r4, #4]
   832a0:	f8ca 300c 	str.w	r3, [sl, #12]
   832a4:	f200 8084 	bhi.w	833b0 <_realloc_r+0x390>
   832a8:	3408      	adds	r4, #8
   832aa:	f10a 0310 	add.w	r3, sl, #16
   832ae:	6822      	ldr	r2, [r4, #0]
   832b0:	601a      	str	r2, [r3, #0]
   832b2:	6862      	ldr	r2, [r4, #4]
   832b4:	605a      	str	r2, [r3, #4]
   832b6:	68a2      	ldr	r2, [r4, #8]
   832b8:	609a      	str	r2, [r3, #8]
   832ba:	ebc6 020c 	rsb	r2, r6, ip
   832be:	eb0a 0306 	add.w	r3, sl, r6
   832c2:	f042 0201 	orr.w	r2, r2, #1
   832c6:	f8cb 3008 	str.w	r3, [fp, #8]
   832ca:	605a      	str	r2, [r3, #4]
   832cc:	f8da 3004 	ldr.w	r3, [sl, #4]
   832d0:	4648      	mov	r0, r9
   832d2:	f003 0301 	and.w	r3, r3, #1
   832d6:	431e      	orrs	r6, r3
   832d8:	f8ca 6004 	str.w	r6, [sl, #4]
   832dc:	f7ff fe9e 	bl	8301c <__malloc_unlock>
   832e0:	4638      	mov	r0, r7
   832e2:	e71b      	b.n	8311c <_realloc_r+0xfc>
   832e4:	68a3      	ldr	r3, [r4, #8]
   832e6:	2a24      	cmp	r2, #36	; 0x24
   832e8:	6083      	str	r3, [r0, #8]
   832ea:	68e3      	ldr	r3, [r4, #12]
   832ec:	60c3      	str	r3, [r0, #12]
   832ee:	d02b      	beq.n	83348 <_realloc_r+0x328>
   832f0:	f100 0310 	add.w	r3, r0, #16
   832f4:	f104 0210 	add.w	r2, r4, #16
   832f8:	e74a      	b.n	83190 <_realloc_r+0x170>
   832fa:	f850 2c04 	ldr.w	r2, [r0, #-4]
   832fe:	46a0      	mov	r8, r4
   83300:	f022 0203 	bic.w	r2, r2, #3
   83304:	4415      	add	r5, r2
   83306:	e6f9      	b.n	830fc <_realloc_r+0xdc>
   83308:	4621      	mov	r1, r4
   8330a:	4640      	mov	r0, r8
   8330c:	4675      	mov	r5, lr
   8330e:	4657      	mov	r7, sl
   83310:	f7ff fe1c 	bl	82f4c <memmove>
   83314:	f8da 3004 	ldr.w	r3, [sl, #4]
   83318:	e6f0      	b.n	830fc <_realloc_r+0xdc>
   8331a:	4642      	mov	r2, r8
   8331c:	e76e      	b.n	831fc <_realloc_r+0x1dc>
   8331e:	4621      	mov	r1, r4
   83320:	4640      	mov	r0, r8
   83322:	461d      	mov	r5, r3
   83324:	4657      	mov	r7, sl
   83326:	f7ff fe11 	bl	82f4c <memmove>
   8332a:	f8da 3004 	ldr.w	r3, [sl, #4]
   8332e:	e6e5      	b.n	830fc <_realloc_r+0xdc>
   83330:	68a3      	ldr	r3, [r4, #8]
   83332:	2a24      	cmp	r2, #36	; 0x24
   83334:	f8ca 3010 	str.w	r3, [sl, #16]
   83338:	68e3      	ldr	r3, [r4, #12]
   8333a:	f8ca 3014 	str.w	r3, [sl, #20]
   8333e:	d018      	beq.n	83372 <_realloc_r+0x352>
   83340:	3410      	adds	r4, #16
   83342:	f10a 0318 	add.w	r3, sl, #24
   83346:	e770      	b.n	8322a <_realloc_r+0x20a>
   83348:	6922      	ldr	r2, [r4, #16]
   8334a:	f100 0318 	add.w	r3, r0, #24
   8334e:	6102      	str	r2, [r0, #16]
   83350:	6961      	ldr	r1, [r4, #20]
   83352:	f104 0218 	add.w	r2, r4, #24
   83356:	6141      	str	r1, [r0, #20]
   83358:	e71a      	b.n	83190 <_realloc_r+0x170>
   8335a:	68a1      	ldr	r1, [r4, #8]
   8335c:	2a24      	cmp	r2, #36	; 0x24
   8335e:	f8ca 1010 	str.w	r1, [sl, #16]
   83362:	68e1      	ldr	r1, [r4, #12]
   83364:	f8ca 1014 	str.w	r1, [sl, #20]
   83368:	d00f      	beq.n	8338a <_realloc_r+0x36a>
   8336a:	3410      	adds	r4, #16
   8336c:	f10a 0218 	add.w	r2, sl, #24
   83370:	e744      	b.n	831fc <_realloc_r+0x1dc>
   83372:	6922      	ldr	r2, [r4, #16]
   83374:	f10a 0320 	add.w	r3, sl, #32
   83378:	f8ca 2018 	str.w	r2, [sl, #24]
   8337c:	6962      	ldr	r2, [r4, #20]
   8337e:	3418      	adds	r4, #24
   83380:	f8ca 201c 	str.w	r2, [sl, #28]
   83384:	e751      	b.n	8322a <_realloc_r+0x20a>
   83386:	463b      	mov	r3, r7
   83388:	e791      	b.n	832ae <_realloc_r+0x28e>
   8338a:	6921      	ldr	r1, [r4, #16]
   8338c:	f10a 0220 	add.w	r2, sl, #32
   83390:	f8ca 1018 	str.w	r1, [sl, #24]
   83394:	6961      	ldr	r1, [r4, #20]
   83396:	3418      	adds	r4, #24
   83398:	f8ca 101c 	str.w	r1, [sl, #28]
   8339c:	e72e      	b.n	831fc <_realloc_r+0x1dc>
   8339e:	4621      	mov	r1, r4
   833a0:	4638      	mov	r0, r7
   833a2:	f8cd c004 	str.w	ip, [sp, #4]
   833a6:	f7ff fdd1 	bl	82f4c <memmove>
   833aa:	f8dd c004 	ldr.w	ip, [sp, #4]
   833ae:	e784      	b.n	832ba <_realloc_r+0x29a>
   833b0:	68a3      	ldr	r3, [r4, #8]
   833b2:	2a24      	cmp	r2, #36	; 0x24
   833b4:	f8ca 3010 	str.w	r3, [sl, #16]
   833b8:	68e3      	ldr	r3, [r4, #12]
   833ba:	f8ca 3014 	str.w	r3, [sl, #20]
   833be:	d003      	beq.n	833c8 <_realloc_r+0x3a8>
   833c0:	3410      	adds	r4, #16
   833c2:	f10a 0318 	add.w	r3, sl, #24
   833c6:	e772      	b.n	832ae <_realloc_r+0x28e>
   833c8:	6922      	ldr	r2, [r4, #16]
   833ca:	f10a 0320 	add.w	r3, sl, #32
   833ce:	f8ca 2018 	str.w	r2, [sl, #24]
   833d2:	6962      	ldr	r2, [r4, #20]
   833d4:	3418      	adds	r4, #24
   833d6:	f8ca 201c 	str.w	r2, [sl, #28]
   833da:	e768      	b.n	832ae <_realloc_r+0x28e>
   833dc:	20070588 	.word	0x20070588

000833e0 <_sbrk_r>:
   833e0:	b538      	push	{r3, r4, r5, lr}
   833e2:	4c07      	ldr	r4, [pc, #28]	; (83400 <_sbrk_r+0x20>)
   833e4:	2300      	movs	r3, #0
   833e6:	4605      	mov	r5, r0
   833e8:	4608      	mov	r0, r1
   833ea:	6023      	str	r3, [r4, #0]
   833ec:	f7fd fbde 	bl	80bac <_sbrk>
   833f0:	1c43      	adds	r3, r0, #1
   833f2:	d000      	beq.n	833f6 <_sbrk_r+0x16>
   833f4:	bd38      	pop	{r3, r4, r5, pc}
   833f6:	6823      	ldr	r3, [r4, #0]
   833f8:	2b00      	cmp	r3, #0
   833fa:	d0fb      	beq.n	833f4 <_sbrk_r+0x14>
   833fc:	602b      	str	r3, [r5, #0]
   833fe:	bd38      	pop	{r3, r4, r5, pc}
   83400:	20070af4 	.word	0x20070af4

00083404 <__sread>:
   83404:	b510      	push	{r4, lr}
   83406:	460c      	mov	r4, r1
   83408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8340c:	f000 f9c2 	bl	83794 <_read_r>
   83410:	2800      	cmp	r0, #0
   83412:	db03      	blt.n	8341c <__sread+0x18>
   83414:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83416:	4403      	add	r3, r0
   83418:	6523      	str	r3, [r4, #80]	; 0x50
   8341a:	bd10      	pop	{r4, pc}
   8341c:	89a3      	ldrh	r3, [r4, #12]
   8341e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83422:	81a3      	strh	r3, [r4, #12]
   83424:	bd10      	pop	{r4, pc}
   83426:	bf00      	nop

00083428 <__swrite>:
   83428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8342c:	460c      	mov	r4, r1
   8342e:	8989      	ldrh	r1, [r1, #12]
   83430:	461d      	mov	r5, r3
   83432:	05cb      	lsls	r3, r1, #23
   83434:	4616      	mov	r6, r2
   83436:	4607      	mov	r7, r0
   83438:	d506      	bpl.n	83448 <__swrite+0x20>
   8343a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8343e:	2200      	movs	r2, #0
   83440:	2302      	movs	r3, #2
   83442:	f000 f993 	bl	8376c <_lseek_r>
   83446:	89a1      	ldrh	r1, [r4, #12]
   83448:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8344c:	81a1      	strh	r1, [r4, #12]
   8344e:	4638      	mov	r0, r7
   83450:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83454:	4632      	mov	r2, r6
   83456:	462b      	mov	r3, r5
   83458:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8345c:	f000 b89e 	b.w	8359c <_write_r>

00083460 <__sseek>:
   83460:	b510      	push	{r4, lr}
   83462:	460c      	mov	r4, r1
   83464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83468:	f000 f980 	bl	8376c <_lseek_r>
   8346c:	89a3      	ldrh	r3, [r4, #12]
   8346e:	1c42      	adds	r2, r0, #1
   83470:	bf0e      	itee	eq
   83472:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83476:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8347a:	6520      	strne	r0, [r4, #80]	; 0x50
   8347c:	81a3      	strh	r3, [r4, #12]
   8347e:	bd10      	pop	{r4, pc}

00083480 <__sclose>:
   83480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83484:	f000 b8f2 	b.w	8366c <_close_r>

00083488 <__swbuf_r>:
   83488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8348a:	460d      	mov	r5, r1
   8348c:	4614      	mov	r4, r2
   8348e:	4607      	mov	r7, r0
   83490:	b110      	cbz	r0, 83498 <__swbuf_r+0x10>
   83492:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83494:	2b00      	cmp	r3, #0
   83496:	d048      	beq.n	8352a <__swbuf_r+0xa2>
   83498:	89a2      	ldrh	r2, [r4, #12]
   8349a:	69a0      	ldr	r0, [r4, #24]
   8349c:	b293      	uxth	r3, r2
   8349e:	60a0      	str	r0, [r4, #8]
   834a0:	0718      	lsls	r0, r3, #28
   834a2:	d538      	bpl.n	83516 <__swbuf_r+0x8e>
   834a4:	6926      	ldr	r6, [r4, #16]
   834a6:	2e00      	cmp	r6, #0
   834a8:	d035      	beq.n	83516 <__swbuf_r+0x8e>
   834aa:	0499      	lsls	r1, r3, #18
   834ac:	b2ed      	uxtb	r5, r5
   834ae:	d515      	bpl.n	834dc <__swbuf_r+0x54>
   834b0:	6823      	ldr	r3, [r4, #0]
   834b2:	6962      	ldr	r2, [r4, #20]
   834b4:	1b9e      	subs	r6, r3, r6
   834b6:	4296      	cmp	r6, r2
   834b8:	da1c      	bge.n	834f4 <__swbuf_r+0x6c>
   834ba:	3601      	adds	r6, #1
   834bc:	68a2      	ldr	r2, [r4, #8]
   834be:	1c59      	adds	r1, r3, #1
   834c0:	3a01      	subs	r2, #1
   834c2:	60a2      	str	r2, [r4, #8]
   834c4:	6021      	str	r1, [r4, #0]
   834c6:	701d      	strb	r5, [r3, #0]
   834c8:	6963      	ldr	r3, [r4, #20]
   834ca:	42b3      	cmp	r3, r6
   834cc:	d01a      	beq.n	83504 <__swbuf_r+0x7c>
   834ce:	89a3      	ldrh	r3, [r4, #12]
   834d0:	07db      	lsls	r3, r3, #31
   834d2:	d501      	bpl.n	834d8 <__swbuf_r+0x50>
   834d4:	2d0a      	cmp	r5, #10
   834d6:	d015      	beq.n	83504 <__swbuf_r+0x7c>
   834d8:	4628      	mov	r0, r5
   834da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   834dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   834de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   834e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   834e6:	6663      	str	r3, [r4, #100]	; 0x64
   834e8:	6823      	ldr	r3, [r4, #0]
   834ea:	81a2      	strh	r2, [r4, #12]
   834ec:	6962      	ldr	r2, [r4, #20]
   834ee:	1b9e      	subs	r6, r3, r6
   834f0:	4296      	cmp	r6, r2
   834f2:	dbe2      	blt.n	834ba <__swbuf_r+0x32>
   834f4:	4638      	mov	r0, r7
   834f6:	4621      	mov	r1, r4
   834f8:	f7fe fde4 	bl	820c4 <_fflush_r>
   834fc:	b940      	cbnz	r0, 83510 <__swbuf_r+0x88>
   834fe:	6823      	ldr	r3, [r4, #0]
   83500:	2601      	movs	r6, #1
   83502:	e7db      	b.n	834bc <__swbuf_r+0x34>
   83504:	4638      	mov	r0, r7
   83506:	4621      	mov	r1, r4
   83508:	f7fe fddc 	bl	820c4 <_fflush_r>
   8350c:	2800      	cmp	r0, #0
   8350e:	d0e3      	beq.n	834d8 <__swbuf_r+0x50>
   83510:	f04f 30ff 	mov.w	r0, #4294967295
   83514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83516:	4638      	mov	r0, r7
   83518:	4621      	mov	r1, r4
   8351a:	f7fe fcbd 	bl	81e98 <__swsetup_r>
   8351e:	2800      	cmp	r0, #0
   83520:	d1f6      	bne.n	83510 <__swbuf_r+0x88>
   83522:	89a2      	ldrh	r2, [r4, #12]
   83524:	6926      	ldr	r6, [r4, #16]
   83526:	b293      	uxth	r3, r2
   83528:	e7bf      	b.n	834aa <__swbuf_r+0x22>
   8352a:	f7fe fde7 	bl	820fc <__sinit>
   8352e:	e7b3      	b.n	83498 <__swbuf_r+0x10>

00083530 <_wcrtomb_r>:
   83530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83534:	461e      	mov	r6, r3
   83536:	b086      	sub	sp, #24
   83538:	460c      	mov	r4, r1
   8353a:	4605      	mov	r5, r0
   8353c:	4617      	mov	r7, r2
   8353e:	4b0f      	ldr	r3, [pc, #60]	; (8357c <_wcrtomb_r+0x4c>)
   83540:	b191      	cbz	r1, 83568 <_wcrtomb_r+0x38>
   83542:	f8d3 8000 	ldr.w	r8, [r3]
   83546:	f7ff f999 	bl	8287c <__locale_charset>
   8354a:	9600      	str	r6, [sp, #0]
   8354c:	4603      	mov	r3, r0
   8354e:	4621      	mov	r1, r4
   83550:	463a      	mov	r2, r7
   83552:	4628      	mov	r0, r5
   83554:	47c0      	blx	r8
   83556:	1c43      	adds	r3, r0, #1
   83558:	d103      	bne.n	83562 <_wcrtomb_r+0x32>
   8355a:	2200      	movs	r2, #0
   8355c:	238a      	movs	r3, #138	; 0x8a
   8355e:	6032      	str	r2, [r6, #0]
   83560:	602b      	str	r3, [r5, #0]
   83562:	b006      	add	sp, #24
   83564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83568:	681f      	ldr	r7, [r3, #0]
   8356a:	f7ff f987 	bl	8287c <__locale_charset>
   8356e:	9600      	str	r6, [sp, #0]
   83570:	4603      	mov	r3, r0
   83572:	4622      	mov	r2, r4
   83574:	4628      	mov	r0, r5
   83576:	a903      	add	r1, sp, #12
   83578:	47b8      	blx	r7
   8357a:	e7ec      	b.n	83556 <_wcrtomb_r+0x26>
   8357c:	20070998 	.word	0x20070998

00083580 <__ascii_wctomb>:
   83580:	b121      	cbz	r1, 8358c <__ascii_wctomb+0xc>
   83582:	2aff      	cmp	r2, #255	; 0xff
   83584:	d804      	bhi.n	83590 <__ascii_wctomb+0x10>
   83586:	700a      	strb	r2, [r1, #0]
   83588:	2001      	movs	r0, #1
   8358a:	4770      	bx	lr
   8358c:	4608      	mov	r0, r1
   8358e:	4770      	bx	lr
   83590:	238a      	movs	r3, #138	; 0x8a
   83592:	6003      	str	r3, [r0, #0]
   83594:	f04f 30ff 	mov.w	r0, #4294967295
   83598:	4770      	bx	lr
   8359a:	bf00      	nop

0008359c <_write_r>:
   8359c:	b570      	push	{r4, r5, r6, lr}
   8359e:	4c08      	ldr	r4, [pc, #32]	; (835c0 <_write_r+0x24>)
   835a0:	4606      	mov	r6, r0
   835a2:	2500      	movs	r5, #0
   835a4:	4608      	mov	r0, r1
   835a6:	4611      	mov	r1, r2
   835a8:	461a      	mov	r2, r3
   835aa:	6025      	str	r5, [r4, #0]
   835ac:	f7fc fe02 	bl	801b4 <_write>
   835b0:	1c43      	adds	r3, r0, #1
   835b2:	d000      	beq.n	835b6 <_write_r+0x1a>
   835b4:	bd70      	pop	{r4, r5, r6, pc}
   835b6:	6823      	ldr	r3, [r4, #0]
   835b8:	2b00      	cmp	r3, #0
   835ba:	d0fb      	beq.n	835b4 <_write_r+0x18>
   835bc:	6033      	str	r3, [r6, #0]
   835be:	bd70      	pop	{r4, r5, r6, pc}
   835c0:	20070af4 	.word	0x20070af4

000835c4 <__register_exitproc>:
   835c4:	b5f0      	push	{r4, r5, r6, r7, lr}
   835c6:	4c27      	ldr	r4, [pc, #156]	; (83664 <__register_exitproc+0xa0>)
   835c8:	b085      	sub	sp, #20
   835ca:	6826      	ldr	r6, [r4, #0]
   835cc:	4607      	mov	r7, r0
   835ce:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   835d2:	2c00      	cmp	r4, #0
   835d4:	d040      	beq.n	83658 <__register_exitproc+0x94>
   835d6:	6865      	ldr	r5, [r4, #4]
   835d8:	2d1f      	cmp	r5, #31
   835da:	dd1e      	ble.n	8361a <__register_exitproc+0x56>
   835dc:	4822      	ldr	r0, [pc, #136]	; (83668 <__register_exitproc+0xa4>)
   835de:	b918      	cbnz	r0, 835e8 <__register_exitproc+0x24>
   835e0:	f04f 30ff 	mov.w	r0, #4294967295
   835e4:	b005      	add	sp, #20
   835e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   835e8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   835ec:	9103      	str	r1, [sp, #12]
   835ee:	9202      	str	r2, [sp, #8]
   835f0:	9301      	str	r3, [sp, #4]
   835f2:	f7ff f9bd 	bl	82970 <malloc>
   835f6:	9903      	ldr	r1, [sp, #12]
   835f8:	4604      	mov	r4, r0
   835fa:	9a02      	ldr	r2, [sp, #8]
   835fc:	9b01      	ldr	r3, [sp, #4]
   835fe:	2800      	cmp	r0, #0
   83600:	d0ee      	beq.n	835e0 <__register_exitproc+0x1c>
   83602:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83606:	2000      	movs	r0, #0
   83608:	6025      	str	r5, [r4, #0]
   8360a:	6060      	str	r0, [r4, #4]
   8360c:	4605      	mov	r5, r0
   8360e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83612:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83616:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8361a:	b93f      	cbnz	r7, 8362c <__register_exitproc+0x68>
   8361c:	1c6b      	adds	r3, r5, #1
   8361e:	2000      	movs	r0, #0
   83620:	3502      	adds	r5, #2
   83622:	6063      	str	r3, [r4, #4]
   83624:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83628:	b005      	add	sp, #20
   8362a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8362c:	2601      	movs	r6, #1
   8362e:	40ae      	lsls	r6, r5
   83630:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   83634:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83638:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8363c:	2f02      	cmp	r7, #2
   8363e:	ea42 0206 	orr.w	r2, r2, r6
   83642:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   83646:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8364a:	d1e7      	bne.n	8361c <__register_exitproc+0x58>
   8364c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83650:	431e      	orrs	r6, r3
   83652:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   83656:	e7e1      	b.n	8361c <__register_exitproc+0x58>
   83658:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8365c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83660:	e7b9      	b.n	835d6 <__register_exitproc+0x12>
   83662:	bf00      	nop
   83664:	00083d90 	.word	0x00083d90
   83668:	00082971 	.word	0x00082971

0008366c <_close_r>:
   8366c:	b538      	push	{r3, r4, r5, lr}
   8366e:	4c07      	ldr	r4, [pc, #28]	; (8368c <_close_r+0x20>)
   83670:	2300      	movs	r3, #0
   83672:	4605      	mov	r5, r0
   83674:	4608      	mov	r0, r1
   83676:	6023      	str	r3, [r4, #0]
   83678:	f7fd fab2 	bl	80be0 <_close>
   8367c:	1c43      	adds	r3, r0, #1
   8367e:	d000      	beq.n	83682 <_close_r+0x16>
   83680:	bd38      	pop	{r3, r4, r5, pc}
   83682:	6823      	ldr	r3, [r4, #0]
   83684:	2b00      	cmp	r3, #0
   83686:	d0fb      	beq.n	83680 <_close_r+0x14>
   83688:	602b      	str	r3, [r5, #0]
   8368a:	bd38      	pop	{r3, r4, r5, pc}
   8368c:	20070af4 	.word	0x20070af4

00083690 <_fclose_r>:
   83690:	b570      	push	{r4, r5, r6, lr}
   83692:	460c      	mov	r4, r1
   83694:	4605      	mov	r5, r0
   83696:	b131      	cbz	r1, 836a6 <_fclose_r+0x16>
   83698:	b110      	cbz	r0, 836a0 <_fclose_r+0x10>
   8369a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8369c:	2b00      	cmp	r3, #0
   8369e:	d02f      	beq.n	83700 <_fclose_r+0x70>
   836a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   836a4:	b90b      	cbnz	r3, 836aa <_fclose_r+0x1a>
   836a6:	2000      	movs	r0, #0
   836a8:	bd70      	pop	{r4, r5, r6, pc}
   836aa:	4628      	mov	r0, r5
   836ac:	4621      	mov	r1, r4
   836ae:	f7fe fd09 	bl	820c4 <_fflush_r>
   836b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   836b4:	4606      	mov	r6, r0
   836b6:	b133      	cbz	r3, 836c6 <_fclose_r+0x36>
   836b8:	4628      	mov	r0, r5
   836ba:	69e1      	ldr	r1, [r4, #28]
   836bc:	4798      	blx	r3
   836be:	2800      	cmp	r0, #0
   836c0:	bfb8      	it	lt
   836c2:	f04f 36ff 	movlt.w	r6, #4294967295
   836c6:	89a3      	ldrh	r3, [r4, #12]
   836c8:	061b      	lsls	r3, r3, #24
   836ca:	d41c      	bmi.n	83706 <_fclose_r+0x76>
   836cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
   836ce:	b141      	cbz	r1, 836e2 <_fclose_r+0x52>
   836d0:	f104 0340 	add.w	r3, r4, #64	; 0x40
   836d4:	4299      	cmp	r1, r3
   836d6:	d002      	beq.n	836de <_fclose_r+0x4e>
   836d8:	4628      	mov	r0, r5
   836da:	f7fe fe53 	bl	82384 <_free_r>
   836de:	2300      	movs	r3, #0
   836e0:	6323      	str	r3, [r4, #48]	; 0x30
   836e2:	6c61      	ldr	r1, [r4, #68]	; 0x44
   836e4:	b121      	cbz	r1, 836f0 <_fclose_r+0x60>
   836e6:	4628      	mov	r0, r5
   836e8:	f7fe fe4c 	bl	82384 <_free_r>
   836ec:	2300      	movs	r3, #0
   836ee:	6463      	str	r3, [r4, #68]	; 0x44
   836f0:	f7fe fd7e 	bl	821f0 <__sfp_lock_acquire>
   836f4:	2300      	movs	r3, #0
   836f6:	81a3      	strh	r3, [r4, #12]
   836f8:	f7fe fd7c 	bl	821f4 <__sfp_lock_release>
   836fc:	4630      	mov	r0, r6
   836fe:	bd70      	pop	{r4, r5, r6, pc}
   83700:	f7fe fcfc 	bl	820fc <__sinit>
   83704:	e7cc      	b.n	836a0 <_fclose_r+0x10>
   83706:	4628      	mov	r0, r5
   83708:	6921      	ldr	r1, [r4, #16]
   8370a:	f7fe fe3b 	bl	82384 <_free_r>
   8370e:	e7dd      	b.n	836cc <_fclose_r+0x3c>

00083710 <fclose>:
   83710:	4b02      	ldr	r3, [pc, #8]	; (8371c <fclose+0xc>)
   83712:	4601      	mov	r1, r0
   83714:	6818      	ldr	r0, [r3, #0]
   83716:	f7ff bfbb 	b.w	83690 <_fclose_r>
   8371a:	bf00      	nop
   8371c:	20070560 	.word	0x20070560

00083720 <_fstat_r>:
   83720:	b538      	push	{r3, r4, r5, lr}
   83722:	4c08      	ldr	r4, [pc, #32]	; (83744 <_fstat_r+0x24>)
   83724:	2300      	movs	r3, #0
   83726:	4605      	mov	r5, r0
   83728:	4608      	mov	r0, r1
   8372a:	4611      	mov	r1, r2
   8372c:	6023      	str	r3, [r4, #0]
   8372e:	f7fd fa5b 	bl	80be8 <_fstat>
   83732:	1c43      	adds	r3, r0, #1
   83734:	d000      	beq.n	83738 <_fstat_r+0x18>
   83736:	bd38      	pop	{r3, r4, r5, pc}
   83738:	6823      	ldr	r3, [r4, #0]
   8373a:	2b00      	cmp	r3, #0
   8373c:	d0fb      	beq.n	83736 <_fstat_r+0x16>
   8373e:	602b      	str	r3, [r5, #0]
   83740:	bd38      	pop	{r3, r4, r5, pc}
   83742:	bf00      	nop
   83744:	20070af4 	.word	0x20070af4

00083748 <_isatty_r>:
   83748:	b538      	push	{r3, r4, r5, lr}
   8374a:	4c07      	ldr	r4, [pc, #28]	; (83768 <_isatty_r+0x20>)
   8374c:	2300      	movs	r3, #0
   8374e:	4605      	mov	r5, r0
   83750:	4608      	mov	r0, r1
   83752:	6023      	str	r3, [r4, #0]
   83754:	f7fd fa4e 	bl	80bf4 <_isatty>
   83758:	1c43      	adds	r3, r0, #1
   8375a:	d000      	beq.n	8375e <_isatty_r+0x16>
   8375c:	bd38      	pop	{r3, r4, r5, pc}
   8375e:	6823      	ldr	r3, [r4, #0]
   83760:	2b00      	cmp	r3, #0
   83762:	d0fb      	beq.n	8375c <_isatty_r+0x14>
   83764:	602b      	str	r3, [r5, #0]
   83766:	bd38      	pop	{r3, r4, r5, pc}
   83768:	20070af4 	.word	0x20070af4

0008376c <_lseek_r>:
   8376c:	b570      	push	{r4, r5, r6, lr}
   8376e:	4c08      	ldr	r4, [pc, #32]	; (83790 <_lseek_r+0x24>)
   83770:	4606      	mov	r6, r0
   83772:	2500      	movs	r5, #0
   83774:	4608      	mov	r0, r1
   83776:	4611      	mov	r1, r2
   83778:	461a      	mov	r2, r3
   8377a:	6025      	str	r5, [r4, #0]
   8377c:	f7fd fa3c 	bl	80bf8 <_lseek>
   83780:	1c43      	adds	r3, r0, #1
   83782:	d000      	beq.n	83786 <_lseek_r+0x1a>
   83784:	bd70      	pop	{r4, r5, r6, pc}
   83786:	6823      	ldr	r3, [r4, #0]
   83788:	2b00      	cmp	r3, #0
   8378a:	d0fb      	beq.n	83784 <_lseek_r+0x18>
   8378c:	6033      	str	r3, [r6, #0]
   8378e:	bd70      	pop	{r4, r5, r6, pc}
   83790:	20070af4 	.word	0x20070af4

00083794 <_read_r>:
   83794:	b570      	push	{r4, r5, r6, lr}
   83796:	4c08      	ldr	r4, [pc, #32]	; (837b8 <_read_r+0x24>)
   83798:	4606      	mov	r6, r0
   8379a:	2500      	movs	r5, #0
   8379c:	4608      	mov	r0, r1
   8379e:	4611      	mov	r1, r2
   837a0:	461a      	mov	r2, r3
   837a2:	6025      	str	r5, [r4, #0]
   837a4:	f7fc fcd0 	bl	80148 <_read>
   837a8:	1c43      	adds	r3, r0, #1
   837aa:	d000      	beq.n	837ae <_read_r+0x1a>
   837ac:	bd70      	pop	{r4, r5, r6, pc}
   837ae:	6823      	ldr	r3, [r4, #0]
   837b0:	2b00      	cmp	r3, #0
   837b2:	d0fb      	beq.n	837ac <_read_r+0x18>
   837b4:	6033      	str	r3, [r6, #0]
   837b6:	bd70      	pop	{r4, r5, r6, pc}
   837b8:	20070af4 	.word	0x20070af4

000837bc <__aeabi_uldivmod>:
   837bc:	b94b      	cbnz	r3, 837d2 <__aeabi_uldivmod+0x16>
   837be:	b942      	cbnz	r2, 837d2 <__aeabi_uldivmod+0x16>
   837c0:	2900      	cmp	r1, #0
   837c2:	bf08      	it	eq
   837c4:	2800      	cmpeq	r0, #0
   837c6:	d002      	beq.n	837ce <__aeabi_uldivmod+0x12>
   837c8:	f04f 31ff 	mov.w	r1, #4294967295
   837cc:	4608      	mov	r0, r1
   837ce:	f000 b83b 	b.w	83848 <__aeabi_idiv0>
   837d2:	b082      	sub	sp, #8
   837d4:	46ec      	mov	ip, sp
   837d6:	e92d 5000 	stmdb	sp!, {ip, lr}
   837da:	f000 f81d 	bl	83818 <__gnu_uldivmod_helper>
   837de:	f8dd e004 	ldr.w	lr, [sp, #4]
   837e2:	b002      	add	sp, #8
   837e4:	bc0c      	pop	{r2, r3}
   837e6:	4770      	bx	lr

000837e8 <__gnu_ldivmod_helper>:
   837e8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   837ec:	9e08      	ldr	r6, [sp, #32]
   837ee:	4614      	mov	r4, r2
   837f0:	461d      	mov	r5, r3
   837f2:	4680      	mov	r8, r0
   837f4:	4689      	mov	r9, r1
   837f6:	f000 f829 	bl	8384c <__divdi3>
   837fa:	fb04 f301 	mul.w	r3, r4, r1
   837fe:	fba4 ab00 	umull	sl, fp, r4, r0
   83802:	fb00 3205 	mla	r2, r0, r5, r3
   83806:	4493      	add	fp, r2
   83808:	ebb8 080a 	subs.w	r8, r8, sl
   8380c:	eb69 090b 	sbc.w	r9, r9, fp
   83810:	e9c6 8900 	strd	r8, r9, [r6]
   83814:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083818 <__gnu_uldivmod_helper>:
   83818:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8381c:	9e08      	ldr	r6, [sp, #32]
   8381e:	4614      	mov	r4, r2
   83820:	461d      	mov	r5, r3
   83822:	4680      	mov	r8, r0
   83824:	4689      	mov	r9, r1
   83826:	f000 f961 	bl	83aec <__udivdi3>
   8382a:	fb00 f505 	mul.w	r5, r0, r5
   8382e:	fba0 ab04 	umull	sl, fp, r0, r4
   83832:	fb04 5401 	mla	r4, r4, r1, r5
   83836:	44a3      	add	fp, r4
   83838:	ebb8 080a 	subs.w	r8, r8, sl
   8383c:	eb69 090b 	sbc.w	r9, r9, fp
   83840:	e9c6 8900 	strd	r8, r9, [r6]
   83844:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083848 <__aeabi_idiv0>:
   83848:	4770      	bx	lr
   8384a:	bf00      	nop

0008384c <__divdi3>:
   8384c:	2900      	cmp	r1, #0
   8384e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83852:	f2c0 80a1 	blt.w	83998 <__divdi3+0x14c>
   83856:	2400      	movs	r4, #0
   83858:	2b00      	cmp	r3, #0
   8385a:	f2c0 8098 	blt.w	8398e <__divdi3+0x142>
   8385e:	4615      	mov	r5, r2
   83860:	4606      	mov	r6, r0
   83862:	460f      	mov	r7, r1
   83864:	2b00      	cmp	r3, #0
   83866:	d13f      	bne.n	838e8 <__divdi3+0x9c>
   83868:	428a      	cmp	r2, r1
   8386a:	d958      	bls.n	8391e <__divdi3+0xd2>
   8386c:	fab2 f382 	clz	r3, r2
   83870:	b14b      	cbz	r3, 83886 <__divdi3+0x3a>
   83872:	f1c3 0220 	rsb	r2, r3, #32
   83876:	fa01 f703 	lsl.w	r7, r1, r3
   8387a:	fa20 f202 	lsr.w	r2, r0, r2
   8387e:	409d      	lsls	r5, r3
   83880:	fa00 f603 	lsl.w	r6, r0, r3
   83884:	4317      	orrs	r7, r2
   83886:	0c29      	lsrs	r1, r5, #16
   83888:	fbb7 f2f1 	udiv	r2, r7, r1
   8388c:	fb01 7712 	mls	r7, r1, r2, r7
   83890:	b2a8      	uxth	r0, r5
   83892:	fb00 f302 	mul.w	r3, r0, r2
   83896:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8389a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   8389e:	42bb      	cmp	r3, r7
   838a0:	d909      	bls.n	838b6 <__divdi3+0x6a>
   838a2:	197f      	adds	r7, r7, r5
   838a4:	f102 3cff 	add.w	ip, r2, #4294967295
   838a8:	f080 8105 	bcs.w	83ab6 <__divdi3+0x26a>
   838ac:	42bb      	cmp	r3, r7
   838ae:	f240 8102 	bls.w	83ab6 <__divdi3+0x26a>
   838b2:	3a02      	subs	r2, #2
   838b4:	442f      	add	r7, r5
   838b6:	1aff      	subs	r7, r7, r3
   838b8:	fbb7 f3f1 	udiv	r3, r7, r1
   838bc:	fb01 7113 	mls	r1, r1, r3, r7
   838c0:	fb00 f003 	mul.w	r0, r0, r3
   838c4:	b2b6      	uxth	r6, r6
   838c6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   838ca:	4288      	cmp	r0, r1
   838cc:	d908      	bls.n	838e0 <__divdi3+0x94>
   838ce:	1949      	adds	r1, r1, r5
   838d0:	f103 37ff 	add.w	r7, r3, #4294967295
   838d4:	f080 80f1 	bcs.w	83aba <__divdi3+0x26e>
   838d8:	4288      	cmp	r0, r1
   838da:	f240 80ee 	bls.w	83aba <__divdi3+0x26e>
   838de:	3b02      	subs	r3, #2
   838e0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   838e4:	2300      	movs	r3, #0
   838e6:	e003      	b.n	838f0 <__divdi3+0xa4>
   838e8:	428b      	cmp	r3, r1
   838ea:	d90a      	bls.n	83902 <__divdi3+0xb6>
   838ec:	2300      	movs	r3, #0
   838ee:	461a      	mov	r2, r3
   838f0:	4610      	mov	r0, r2
   838f2:	4619      	mov	r1, r3
   838f4:	b114      	cbz	r4, 838fc <__divdi3+0xb0>
   838f6:	4240      	negs	r0, r0
   838f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   838fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83900:	4770      	bx	lr
   83902:	fab3 f883 	clz	r8, r3
   83906:	f1b8 0f00 	cmp.w	r8, #0
   8390a:	f040 8088 	bne.w	83a1e <__divdi3+0x1d2>
   8390e:	428b      	cmp	r3, r1
   83910:	d302      	bcc.n	83918 <__divdi3+0xcc>
   83912:	4282      	cmp	r2, r0
   83914:	f200 80e2 	bhi.w	83adc <__divdi3+0x290>
   83918:	2300      	movs	r3, #0
   8391a:	2201      	movs	r2, #1
   8391c:	e7e8      	b.n	838f0 <__divdi3+0xa4>
   8391e:	b912      	cbnz	r2, 83926 <__divdi3+0xda>
   83920:	2301      	movs	r3, #1
   83922:	fbb3 f5f2 	udiv	r5, r3, r2
   83926:	fab5 f285 	clz	r2, r5
   8392a:	2a00      	cmp	r2, #0
   8392c:	d13a      	bne.n	839a4 <__divdi3+0x158>
   8392e:	1b7f      	subs	r7, r7, r5
   83930:	0c28      	lsrs	r0, r5, #16
   83932:	fa1f fc85 	uxth.w	ip, r5
   83936:	2301      	movs	r3, #1
   83938:	fbb7 f1f0 	udiv	r1, r7, r0
   8393c:	fb00 7711 	mls	r7, r0, r1, r7
   83940:	fb0c f201 	mul.w	r2, ip, r1
   83944:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83948:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   8394c:	42ba      	cmp	r2, r7
   8394e:	d907      	bls.n	83960 <__divdi3+0x114>
   83950:	197f      	adds	r7, r7, r5
   83952:	f101 38ff 	add.w	r8, r1, #4294967295
   83956:	d202      	bcs.n	8395e <__divdi3+0x112>
   83958:	42ba      	cmp	r2, r7
   8395a:	f200 80c4 	bhi.w	83ae6 <__divdi3+0x29a>
   8395e:	4641      	mov	r1, r8
   83960:	1abf      	subs	r7, r7, r2
   83962:	fbb7 f2f0 	udiv	r2, r7, r0
   83966:	fb00 7012 	mls	r0, r0, r2, r7
   8396a:	fb0c fc02 	mul.w	ip, ip, r2
   8396e:	b2b6      	uxth	r6, r6
   83970:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   83974:	4584      	cmp	ip, r0
   83976:	d907      	bls.n	83988 <__divdi3+0x13c>
   83978:	1940      	adds	r0, r0, r5
   8397a:	f102 37ff 	add.w	r7, r2, #4294967295
   8397e:	d202      	bcs.n	83986 <__divdi3+0x13a>
   83980:	4584      	cmp	ip, r0
   83982:	f200 80ae 	bhi.w	83ae2 <__divdi3+0x296>
   83986:	463a      	mov	r2, r7
   83988:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   8398c:	e7b0      	b.n	838f0 <__divdi3+0xa4>
   8398e:	43e4      	mvns	r4, r4
   83990:	4252      	negs	r2, r2
   83992:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83996:	e762      	b.n	8385e <__divdi3+0x12>
   83998:	4240      	negs	r0, r0
   8399a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8399e:	f04f 34ff 	mov.w	r4, #4294967295
   839a2:	e759      	b.n	83858 <__divdi3+0xc>
   839a4:	4095      	lsls	r5, r2
   839a6:	f1c2 0920 	rsb	r9, r2, #32
   839aa:	fa27 f109 	lsr.w	r1, r7, r9
   839ae:	fa26 f909 	lsr.w	r9, r6, r9
   839b2:	4097      	lsls	r7, r2
   839b4:	0c28      	lsrs	r0, r5, #16
   839b6:	fbb1 f8f0 	udiv	r8, r1, r0
   839ba:	fb00 1118 	mls	r1, r0, r8, r1
   839be:	fa1f fc85 	uxth.w	ip, r5
   839c2:	fb0c f308 	mul.w	r3, ip, r8
   839c6:	ea49 0907 	orr.w	r9, r9, r7
   839ca:	ea4f 4719 	mov.w	r7, r9, lsr #16
   839ce:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   839d2:	428b      	cmp	r3, r1
   839d4:	fa06 f602 	lsl.w	r6, r6, r2
   839d8:	d908      	bls.n	839ec <__divdi3+0x1a0>
   839da:	1949      	adds	r1, r1, r5
   839dc:	f108 32ff 	add.w	r2, r8, #4294967295
   839e0:	d27a      	bcs.n	83ad8 <__divdi3+0x28c>
   839e2:	428b      	cmp	r3, r1
   839e4:	d978      	bls.n	83ad8 <__divdi3+0x28c>
   839e6:	f1a8 0802 	sub.w	r8, r8, #2
   839ea:	4429      	add	r1, r5
   839ec:	1ac9      	subs	r1, r1, r3
   839ee:	fbb1 f3f0 	udiv	r3, r1, r0
   839f2:	fb00 1713 	mls	r7, r0, r3, r1
   839f6:	fb0c f203 	mul.w	r2, ip, r3
   839fa:	fa1f f989 	uxth.w	r9, r9
   839fe:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   83a02:	42ba      	cmp	r2, r7
   83a04:	d907      	bls.n	83a16 <__divdi3+0x1ca>
   83a06:	197f      	adds	r7, r7, r5
   83a08:	f103 31ff 	add.w	r1, r3, #4294967295
   83a0c:	d260      	bcs.n	83ad0 <__divdi3+0x284>
   83a0e:	42ba      	cmp	r2, r7
   83a10:	d95e      	bls.n	83ad0 <__divdi3+0x284>
   83a12:	3b02      	subs	r3, #2
   83a14:	442f      	add	r7, r5
   83a16:	1abf      	subs	r7, r7, r2
   83a18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83a1c:	e78c      	b.n	83938 <__divdi3+0xec>
   83a1e:	f1c8 0220 	rsb	r2, r8, #32
   83a22:	fa25 f102 	lsr.w	r1, r5, r2
   83a26:	fa03 fc08 	lsl.w	ip, r3, r8
   83a2a:	fa27 f302 	lsr.w	r3, r7, r2
   83a2e:	fa20 f202 	lsr.w	r2, r0, r2
   83a32:	fa07 f708 	lsl.w	r7, r7, r8
   83a36:	ea41 0c0c 	orr.w	ip, r1, ip
   83a3a:	ea4f 491c 	mov.w	r9, ip, lsr #16
   83a3e:	fbb3 f1f9 	udiv	r1, r3, r9
   83a42:	fb09 3311 	mls	r3, r9, r1, r3
   83a46:	fa1f fa8c 	uxth.w	sl, ip
   83a4a:	fb0a fb01 	mul.w	fp, sl, r1
   83a4e:	4317      	orrs	r7, r2
   83a50:	0c3a      	lsrs	r2, r7, #16
   83a52:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83a56:	459b      	cmp	fp, r3
   83a58:	fa05 f008 	lsl.w	r0, r5, r8
   83a5c:	d908      	bls.n	83a70 <__divdi3+0x224>
   83a5e:	eb13 030c 	adds.w	r3, r3, ip
   83a62:	f101 32ff 	add.w	r2, r1, #4294967295
   83a66:	d235      	bcs.n	83ad4 <__divdi3+0x288>
   83a68:	459b      	cmp	fp, r3
   83a6a:	d933      	bls.n	83ad4 <__divdi3+0x288>
   83a6c:	3902      	subs	r1, #2
   83a6e:	4463      	add	r3, ip
   83a70:	ebcb 0303 	rsb	r3, fp, r3
   83a74:	fbb3 f2f9 	udiv	r2, r3, r9
   83a78:	fb09 3312 	mls	r3, r9, r2, r3
   83a7c:	fb0a fa02 	mul.w	sl, sl, r2
   83a80:	b2bf      	uxth	r7, r7
   83a82:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   83a86:	45ba      	cmp	sl, r7
   83a88:	d908      	bls.n	83a9c <__divdi3+0x250>
   83a8a:	eb17 070c 	adds.w	r7, r7, ip
   83a8e:	f102 33ff 	add.w	r3, r2, #4294967295
   83a92:	d21b      	bcs.n	83acc <__divdi3+0x280>
   83a94:	45ba      	cmp	sl, r7
   83a96:	d919      	bls.n	83acc <__divdi3+0x280>
   83a98:	3a02      	subs	r2, #2
   83a9a:	4467      	add	r7, ip
   83a9c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   83aa0:	fba5 0100 	umull	r0, r1, r5, r0
   83aa4:	ebca 0707 	rsb	r7, sl, r7
   83aa8:	428f      	cmp	r7, r1
   83aaa:	f04f 0300 	mov.w	r3, #0
   83aae:	d30a      	bcc.n	83ac6 <__divdi3+0x27a>
   83ab0:	d005      	beq.n	83abe <__divdi3+0x272>
   83ab2:	462a      	mov	r2, r5
   83ab4:	e71c      	b.n	838f0 <__divdi3+0xa4>
   83ab6:	4662      	mov	r2, ip
   83ab8:	e6fd      	b.n	838b6 <__divdi3+0x6a>
   83aba:	463b      	mov	r3, r7
   83abc:	e710      	b.n	838e0 <__divdi3+0x94>
   83abe:	fa06 f608 	lsl.w	r6, r6, r8
   83ac2:	4286      	cmp	r6, r0
   83ac4:	d2f5      	bcs.n	83ab2 <__divdi3+0x266>
   83ac6:	1e6a      	subs	r2, r5, #1
   83ac8:	2300      	movs	r3, #0
   83aca:	e711      	b.n	838f0 <__divdi3+0xa4>
   83acc:	461a      	mov	r2, r3
   83ace:	e7e5      	b.n	83a9c <__divdi3+0x250>
   83ad0:	460b      	mov	r3, r1
   83ad2:	e7a0      	b.n	83a16 <__divdi3+0x1ca>
   83ad4:	4611      	mov	r1, r2
   83ad6:	e7cb      	b.n	83a70 <__divdi3+0x224>
   83ad8:	4690      	mov	r8, r2
   83ada:	e787      	b.n	839ec <__divdi3+0x1a0>
   83adc:	4643      	mov	r3, r8
   83ade:	4642      	mov	r2, r8
   83ae0:	e706      	b.n	838f0 <__divdi3+0xa4>
   83ae2:	3a02      	subs	r2, #2
   83ae4:	e750      	b.n	83988 <__divdi3+0x13c>
   83ae6:	3902      	subs	r1, #2
   83ae8:	442f      	add	r7, r5
   83aea:	e739      	b.n	83960 <__divdi3+0x114>

00083aec <__udivdi3>:
   83aec:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83af0:	4614      	mov	r4, r2
   83af2:	4605      	mov	r5, r0
   83af4:	460e      	mov	r6, r1
   83af6:	2b00      	cmp	r3, #0
   83af8:	d143      	bne.n	83b82 <__udivdi3+0x96>
   83afa:	428a      	cmp	r2, r1
   83afc:	d953      	bls.n	83ba6 <__udivdi3+0xba>
   83afe:	fab2 f782 	clz	r7, r2
   83b02:	b157      	cbz	r7, 83b1a <__udivdi3+0x2e>
   83b04:	f1c7 0620 	rsb	r6, r7, #32
   83b08:	fa20 f606 	lsr.w	r6, r0, r6
   83b0c:	fa01 f307 	lsl.w	r3, r1, r7
   83b10:	fa02 f407 	lsl.w	r4, r2, r7
   83b14:	fa00 f507 	lsl.w	r5, r0, r7
   83b18:	431e      	orrs	r6, r3
   83b1a:	0c21      	lsrs	r1, r4, #16
   83b1c:	fbb6 f2f1 	udiv	r2, r6, r1
   83b20:	fb01 6612 	mls	r6, r1, r2, r6
   83b24:	b2a0      	uxth	r0, r4
   83b26:	fb00 f302 	mul.w	r3, r0, r2
   83b2a:	0c2f      	lsrs	r7, r5, #16
   83b2c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   83b30:	42b3      	cmp	r3, r6
   83b32:	d909      	bls.n	83b48 <__udivdi3+0x5c>
   83b34:	1936      	adds	r6, r6, r4
   83b36:	f102 37ff 	add.w	r7, r2, #4294967295
   83b3a:	f080 80fd 	bcs.w	83d38 <__udivdi3+0x24c>
   83b3e:	42b3      	cmp	r3, r6
   83b40:	f240 80fa 	bls.w	83d38 <__udivdi3+0x24c>
   83b44:	3a02      	subs	r2, #2
   83b46:	4426      	add	r6, r4
   83b48:	1af6      	subs	r6, r6, r3
   83b4a:	fbb6 f3f1 	udiv	r3, r6, r1
   83b4e:	fb01 6113 	mls	r1, r1, r3, r6
   83b52:	fb00 f003 	mul.w	r0, r0, r3
   83b56:	b2ad      	uxth	r5, r5
   83b58:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83b5c:	4288      	cmp	r0, r1
   83b5e:	d908      	bls.n	83b72 <__udivdi3+0x86>
   83b60:	1909      	adds	r1, r1, r4
   83b62:	f103 36ff 	add.w	r6, r3, #4294967295
   83b66:	f080 80e9 	bcs.w	83d3c <__udivdi3+0x250>
   83b6a:	4288      	cmp	r0, r1
   83b6c:	f240 80e6 	bls.w	83d3c <__udivdi3+0x250>
   83b70:	3b02      	subs	r3, #2
   83b72:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83b76:	2300      	movs	r3, #0
   83b78:	4610      	mov	r0, r2
   83b7a:	4619      	mov	r1, r3
   83b7c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83b80:	4770      	bx	lr
   83b82:	428b      	cmp	r3, r1
   83b84:	d84c      	bhi.n	83c20 <__udivdi3+0x134>
   83b86:	fab3 f683 	clz	r6, r3
   83b8a:	2e00      	cmp	r6, #0
   83b8c:	d14f      	bne.n	83c2e <__udivdi3+0x142>
   83b8e:	428b      	cmp	r3, r1
   83b90:	d302      	bcc.n	83b98 <__udivdi3+0xac>
   83b92:	4282      	cmp	r2, r0
   83b94:	f200 80dd 	bhi.w	83d52 <__udivdi3+0x266>
   83b98:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83b9c:	2300      	movs	r3, #0
   83b9e:	2201      	movs	r2, #1
   83ba0:	4610      	mov	r0, r2
   83ba2:	4619      	mov	r1, r3
   83ba4:	4770      	bx	lr
   83ba6:	b912      	cbnz	r2, 83bae <__udivdi3+0xc2>
   83ba8:	2401      	movs	r4, #1
   83baa:	fbb4 f4f2 	udiv	r4, r4, r2
   83bae:	fab4 f284 	clz	r2, r4
   83bb2:	2a00      	cmp	r2, #0
   83bb4:	f040 8082 	bne.w	83cbc <__udivdi3+0x1d0>
   83bb8:	1b09      	subs	r1, r1, r4
   83bba:	0c26      	lsrs	r6, r4, #16
   83bbc:	b2a7      	uxth	r7, r4
   83bbe:	2301      	movs	r3, #1
   83bc0:	fbb1 f0f6 	udiv	r0, r1, r6
   83bc4:	fb06 1110 	mls	r1, r6, r0, r1
   83bc8:	fb07 f200 	mul.w	r2, r7, r0
   83bcc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   83bd0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   83bd4:	428a      	cmp	r2, r1
   83bd6:	d907      	bls.n	83be8 <__udivdi3+0xfc>
   83bd8:	1909      	adds	r1, r1, r4
   83bda:	f100 3cff 	add.w	ip, r0, #4294967295
   83bde:	d202      	bcs.n	83be6 <__udivdi3+0xfa>
   83be0:	428a      	cmp	r2, r1
   83be2:	f200 80c8 	bhi.w	83d76 <__udivdi3+0x28a>
   83be6:	4660      	mov	r0, ip
   83be8:	1a89      	subs	r1, r1, r2
   83bea:	fbb1 f2f6 	udiv	r2, r1, r6
   83bee:	fb06 1112 	mls	r1, r6, r2, r1
   83bf2:	fb07 f702 	mul.w	r7, r7, r2
   83bf6:	b2ad      	uxth	r5, r5
   83bf8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83bfc:	42af      	cmp	r7, r5
   83bfe:	d908      	bls.n	83c12 <__udivdi3+0x126>
   83c00:	192c      	adds	r4, r5, r4
   83c02:	f102 31ff 	add.w	r1, r2, #4294967295
   83c06:	f080 809b 	bcs.w	83d40 <__udivdi3+0x254>
   83c0a:	42a7      	cmp	r7, r4
   83c0c:	f240 8098 	bls.w	83d40 <__udivdi3+0x254>
   83c10:	3a02      	subs	r2, #2
   83c12:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83c16:	4610      	mov	r0, r2
   83c18:	4619      	mov	r1, r3
   83c1a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83c1e:	4770      	bx	lr
   83c20:	2300      	movs	r3, #0
   83c22:	461a      	mov	r2, r3
   83c24:	4610      	mov	r0, r2
   83c26:	4619      	mov	r1, r3
   83c28:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83c2c:	4770      	bx	lr
   83c2e:	f1c6 0520 	rsb	r5, r6, #32
   83c32:	fa22 f705 	lsr.w	r7, r2, r5
   83c36:	fa03 f406 	lsl.w	r4, r3, r6
   83c3a:	fa21 f305 	lsr.w	r3, r1, r5
   83c3e:	fa01 fb06 	lsl.w	fp, r1, r6
   83c42:	fa20 f505 	lsr.w	r5, r0, r5
   83c46:	433c      	orrs	r4, r7
   83c48:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83c4c:	fbb3 fcf8 	udiv	ip, r3, r8
   83c50:	fb08 331c 	mls	r3, r8, ip, r3
   83c54:	fa1f f984 	uxth.w	r9, r4
   83c58:	fb09 fa0c 	mul.w	sl, r9, ip
   83c5c:	ea45 0b0b 	orr.w	fp, r5, fp
   83c60:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83c64:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83c68:	459a      	cmp	sl, r3
   83c6a:	fa02 f206 	lsl.w	r2, r2, r6
   83c6e:	d904      	bls.n	83c7a <__udivdi3+0x18e>
   83c70:	191b      	adds	r3, r3, r4
   83c72:	f10c 35ff 	add.w	r5, ip, #4294967295
   83c76:	d36f      	bcc.n	83d58 <__udivdi3+0x26c>
   83c78:	46ac      	mov	ip, r5
   83c7a:	ebca 0303 	rsb	r3, sl, r3
   83c7e:	fbb3 f5f8 	udiv	r5, r3, r8
   83c82:	fb08 3315 	mls	r3, r8, r5, r3
   83c86:	fb09 f905 	mul.w	r9, r9, r5
   83c8a:	fa1f fb8b 	uxth.w	fp, fp
   83c8e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   83c92:	45b9      	cmp	r9, r7
   83c94:	d904      	bls.n	83ca0 <__udivdi3+0x1b4>
   83c96:	193f      	adds	r7, r7, r4
   83c98:	f105 33ff 	add.w	r3, r5, #4294967295
   83c9c:	d362      	bcc.n	83d64 <__udivdi3+0x278>
   83c9e:	461d      	mov	r5, r3
   83ca0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   83ca4:	fbac 2302 	umull	r2, r3, ip, r2
   83ca8:	ebc9 0707 	rsb	r7, r9, r7
   83cac:	429f      	cmp	r7, r3
   83cae:	f04f 0500 	mov.w	r5, #0
   83cb2:	d34a      	bcc.n	83d4a <__udivdi3+0x25e>
   83cb4:	d046      	beq.n	83d44 <__udivdi3+0x258>
   83cb6:	4662      	mov	r2, ip
   83cb8:	462b      	mov	r3, r5
   83cba:	e75d      	b.n	83b78 <__udivdi3+0x8c>
   83cbc:	4094      	lsls	r4, r2
   83cbe:	f1c2 0920 	rsb	r9, r2, #32
   83cc2:	fa21 fc09 	lsr.w	ip, r1, r9
   83cc6:	4091      	lsls	r1, r2
   83cc8:	fa20 f909 	lsr.w	r9, r0, r9
   83ccc:	0c26      	lsrs	r6, r4, #16
   83cce:	fbbc f8f6 	udiv	r8, ip, r6
   83cd2:	fb06 cc18 	mls	ip, r6, r8, ip
   83cd6:	b2a7      	uxth	r7, r4
   83cd8:	fb07 f308 	mul.w	r3, r7, r8
   83cdc:	ea49 0901 	orr.w	r9, r9, r1
   83ce0:	ea4f 4119 	mov.w	r1, r9, lsr #16
   83ce4:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   83ce8:	4563      	cmp	r3, ip
   83cea:	fa00 f502 	lsl.w	r5, r0, r2
   83cee:	d909      	bls.n	83d04 <__udivdi3+0x218>
   83cf0:	eb1c 0c04 	adds.w	ip, ip, r4
   83cf4:	f108 32ff 	add.w	r2, r8, #4294967295
   83cf8:	d23b      	bcs.n	83d72 <__udivdi3+0x286>
   83cfa:	4563      	cmp	r3, ip
   83cfc:	d939      	bls.n	83d72 <__udivdi3+0x286>
   83cfe:	f1a8 0802 	sub.w	r8, r8, #2
   83d02:	44a4      	add	ip, r4
   83d04:	ebc3 0c0c 	rsb	ip, r3, ip
   83d08:	fbbc f3f6 	udiv	r3, ip, r6
   83d0c:	fb06 c113 	mls	r1, r6, r3, ip
   83d10:	fb07 f203 	mul.w	r2, r7, r3
   83d14:	fa1f f989 	uxth.w	r9, r9
   83d18:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   83d1c:	428a      	cmp	r2, r1
   83d1e:	d907      	bls.n	83d30 <__udivdi3+0x244>
   83d20:	1909      	adds	r1, r1, r4
   83d22:	f103 30ff 	add.w	r0, r3, #4294967295
   83d26:	d222      	bcs.n	83d6e <__udivdi3+0x282>
   83d28:	428a      	cmp	r2, r1
   83d2a:	d920      	bls.n	83d6e <__udivdi3+0x282>
   83d2c:	3b02      	subs	r3, #2
   83d2e:	4421      	add	r1, r4
   83d30:	1a89      	subs	r1, r1, r2
   83d32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83d36:	e743      	b.n	83bc0 <__udivdi3+0xd4>
   83d38:	463a      	mov	r2, r7
   83d3a:	e705      	b.n	83b48 <__udivdi3+0x5c>
   83d3c:	4633      	mov	r3, r6
   83d3e:	e718      	b.n	83b72 <__udivdi3+0x86>
   83d40:	460a      	mov	r2, r1
   83d42:	e766      	b.n	83c12 <__udivdi3+0x126>
   83d44:	40b0      	lsls	r0, r6
   83d46:	4290      	cmp	r0, r2
   83d48:	d2b5      	bcs.n	83cb6 <__udivdi3+0x1ca>
   83d4a:	f10c 32ff 	add.w	r2, ip, #4294967295
   83d4e:	2300      	movs	r3, #0
   83d50:	e712      	b.n	83b78 <__udivdi3+0x8c>
   83d52:	4633      	mov	r3, r6
   83d54:	4632      	mov	r2, r6
   83d56:	e70f      	b.n	83b78 <__udivdi3+0x8c>
   83d58:	459a      	cmp	sl, r3
   83d5a:	d98d      	bls.n	83c78 <__udivdi3+0x18c>
   83d5c:	f1ac 0c02 	sub.w	ip, ip, #2
   83d60:	4423      	add	r3, r4
   83d62:	e78a      	b.n	83c7a <__udivdi3+0x18e>
   83d64:	45b9      	cmp	r9, r7
   83d66:	d99a      	bls.n	83c9e <__udivdi3+0x1b2>
   83d68:	3d02      	subs	r5, #2
   83d6a:	4427      	add	r7, r4
   83d6c:	e798      	b.n	83ca0 <__udivdi3+0x1b4>
   83d6e:	4603      	mov	r3, r0
   83d70:	e7de      	b.n	83d30 <__udivdi3+0x244>
   83d72:	4690      	mov	r8, r2
   83d74:	e7c6      	b.n	83d04 <__udivdi3+0x218>
   83d76:	3802      	subs	r0, #2
   83d78:	4421      	add	r1, r4
   83d7a:	e735      	b.n	83be8 <__udivdi3+0xfc>
   83d7c:	6c6c6548 	.word	0x6c6c6548
   83d80:	57202c6f 	.word	0x57202c6f
   83d84:	646c726f 	.word	0x646c726f
   83d88:	00000a21 	.word	0x00000a21
   83d8c:	00000043 	.word	0x00000043

00083d90 <_global_impure_ptr>:
   83d90:	20070138 33323130 37363534 42413938     8.. 0123456789AB
   83da0:	46454443 00000000 33323130 37363534     CDEF....01234567
   83db0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   83dc0:	0000296c                                l)..

00083dc4 <zeroes.6721>:
   83dc4:	30303030 30303030 30303030 30303030     0000000000000000

00083dd4 <blanks.6720>:
   83dd4:	20202020 20202020 20202020 20202020                     

00083de4 <_init>:
   83de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83de6:	bf00      	nop
   83de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83dea:	bc08      	pop	{r3}
   83dec:	469e      	mov	lr, r3
   83dee:	4770      	bx	lr

00083df0 <__init_array_start>:
   83df0:	00081f5d 	.word	0x00081f5d

00083df4 <__frame_dummy_init_array_entry>:
   83df4:	00080119                                ....

00083df8 <_fini>:
   83df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83dfa:	bf00      	nop
   83dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83dfe:	bc08      	pop	{r3}
   83e00:	469e      	mov	lr, r3
   83e02:	4770      	bx	lr

00083e04 <__fini_array_start>:
   83e04:	000800f5 	.word	0x000800f5
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070140 	.word	0x20070140

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <xNextTaskUnblockTime>:
20070138:	ffffffff                                ....

2007013c <g_interrupt_enabled>:
2007013c:	00000001                                ....

20070140 <SystemCoreClock>:
20070140:	003d0900 00000000                       ..=.....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	0008156c 00000000 00000000 00000000     l...............
	...
<<<<<<< HEAD
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
=======
2007016c:	00083d8c 00000000 00000000 00000000     .=..............
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <__malloc_av_>:
	...
<<<<<<< HEAD
2007057c:	20070574 20070574 2007057c 2007057c     t.. t.. |.. |.. 
2007058c:	20070584 20070584 2007058c 2007058c     ... ... ... ... 
2007059c:	20070594 20070594 2007059c 2007059c     ... ... ... ... 
200705ac:	200705a4 200705a4 200705ac 200705ac     ... ... ... ... 
200705bc:	200705b4 200705b4 200705bc 200705bc     ... ... ... ... 
200705cc:	200705c4 200705c4 200705cc 200705cc     ... ... ... ... 
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 

2007097c <__malloc_trim_threshold>:
2007097c:	00020000                                ....

20070980 <__malloc_sbrk_base>:
20070980:	ffffffff                                ....
=======

20070560 <_impure_ptr>:
20070560:	20070138                                8.. 

20070564 <lc_ctype_charset>:
20070564:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070584 <__mb_cur_max>:
20070584:	00000001                                ....

20070588 <__malloc_av_>:
	...
20070590:	20070588 20070588 20070590 20070590     ... ... ... ... 
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 

20070990 <__malloc_trim_threshold>:
20070990:	00020000                                ....

20070994 <__malloc_sbrk_base>:
20070994:	ffffffff                                ....

20070998 <__wctomb>:
20070998:	00083581                                .5..
>>>>>>> f65643023557366cd132fcfbf92f1ae60d8a7347
