Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Aug 26 20:35:51 2025
| Host         : c011-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_toplevel_timing_summary_routed.rpt -pb snake_toplevel_timing_summary_routed.pb -rpx snake_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.055        0.000                      0                 4602        0.111        0.000                      0                 4602        4.500        0.000                       0                  1602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.055        0.000                      0                 4602        0.111        0.000                      0                 4602        4.500        0.000                       0                  1602  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 2.324ns (24.083%)  route 7.326ns (75.917%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.459    12.976    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.332    13.308 r  datapath/grid_2d[12][3][7]_i_4/O
                         net (fo=1, routed)           0.773    14.081    datapath/grid_2d[12][3][7]_i_4_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124    14.205 r  datapath/grid_2d[12][3][7]_i_1/O
                         net (fo=8, routed)           0.532    14.737    datapath/grid_2d[12][3][7]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.431    14.772    datapath/clk_ext_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][0]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.792    datapath/grid_2d_reg[12][3][0]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][3][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 2.324ns (24.083%)  route 7.326ns (75.917%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.459    12.976    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.332    13.308 r  datapath/grid_2d[12][3][7]_i_4/O
                         net (fo=1, routed)           0.773    14.081    datapath/grid_2d[12][3][7]_i_4_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124    14.205 r  datapath/grid_2d[12][3][7]_i_1/O
                         net (fo=8, routed)           0.532    14.737    datapath/grid_2d[12][3][7]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.431    14.772    datapath/clk_ext_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][1]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.792    datapath/grid_2d_reg[12][3][1]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 2.324ns (24.083%)  route 7.326ns (75.917%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.459    12.976    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.332    13.308 r  datapath/grid_2d[12][3][7]_i_4/O
                         net (fo=1, routed)           0.773    14.081    datapath/grid_2d[12][3][7]_i_4_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124    14.205 r  datapath/grid_2d[12][3][7]_i_1/O
                         net (fo=8, routed)           0.532    14.737    datapath/grid_2d[12][3][7]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.431    14.772    datapath/clk_ext_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][2]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.792    datapath/grid_2d_reg[12][3][2]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][3][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 2.324ns (24.083%)  route 7.326ns (75.917%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.459    12.976    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.332    13.308 r  datapath/grid_2d[12][3][7]_i_4/O
                         net (fo=1, routed)           0.773    14.081    datapath/grid_2d[12][3][7]_i_4_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124    14.205 r  datapath/grid_2d[12][3][7]_i_1/O
                         net (fo=8, routed)           0.532    14.737    datapath/grid_2d[12][3][7]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.431    14.772    datapath/clk_ext_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][3]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.792    datapath/grid_2d_reg[12][3][3]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][3][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 2.324ns (24.083%)  route 7.326ns (75.917%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.459    12.976    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.332    13.308 r  datapath/grid_2d[12][3][7]_i_4/O
                         net (fo=1, routed)           0.773    14.081    datapath/grid_2d[12][3][7]_i_4_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124    14.205 r  datapath/grid_2d[12][3][7]_i_1/O
                         net (fo=8, routed)           0.532    14.737    datapath/grid_2d[12][3][7]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.431    14.772    datapath/clk_ext_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  datapath/grid_2d_reg[12][3][5]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.792    datapath/grid_2d_reg[12][3][5]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 2.324ns (24.272%)  route 7.251ns (75.728%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.703    13.221    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.332    13.553 r  datapath/grid_2d[2][0][7]_i_4/O
                         net (fo=1, routed)           0.433    13.986    datapath/grid_2d[2][0][7]_i_4_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.110 r  datapath/grid_2d[2][0][7]_i_1/O
                         net (fo=8, routed)           0.552    14.662    datapath/grid_2d[2][0][7]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  datapath/grid_2d_reg[2][0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  datapath/grid_2d_reg[2][0][2]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.726    datapath/grid_2d_reg[2][0][2]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[9][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.324ns (24.320%)  route 7.232ns (75.680%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.593    13.110    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    13.442 r  datapath/grid_2d[9][0][7]_i_4/O
                         net (fo=1, routed)           0.433    13.876    datapath/grid_2d[9][0][7]_i_4_n_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.000 r  datapath/grid_2d[9][0][7]_i_1/O
                         net (fo=8, routed)           0.644    14.643    datapath/grid_2d[9][0][7]_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  datapath/grid_2d_reg[9][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  datapath/grid_2d_reg[9][0][0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X51Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.726    datapath/grid_2d_reg[9][0][0]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[9][0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.324ns (24.320%)  route 7.232ns (75.680%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.593    13.110    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    13.442 r  datapath/grid_2d[9][0][7]_i_4/O
                         net (fo=1, routed)           0.433    13.876    datapath/grid_2d[9][0][7]_i_4_n_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.000 r  datapath/grid_2d[9][0][7]_i_1/O
                         net (fo=8, routed)           0.644    14.643    datapath/grid_2d[9][0][7]_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  datapath/grid_2d_reg[9][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  datapath/grid_2d_reg[9][0][1]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X51Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.726    datapath/grid_2d_reg[9][0][1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[9][0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.324ns (24.320%)  route 7.232ns (75.680%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.593    13.110    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    13.442 r  datapath/grid_2d[9][0][7]_i_4/O
                         net (fo=1, routed)           0.433    13.876    datapath/grid_2d[9][0][7]_i_4_n_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.000 r  datapath/grid_2d[9][0][7]_i_1/O
                         net (fo=8, routed)           0.644    14.643    datapath/grid_2d[9][0][7]_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  datapath/grid_2d_reg[9][0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  datapath/grid_2d_reg[9][0][2]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X51Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.726    datapath/grid_2d_reg[9][0][2]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 datapath/grid_2d_reg[2][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[9][0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.324ns (24.320%)  route 7.232ns (75.680%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  datapath/grid_2d_reg[2][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  datapath/grid_2d_reg[2][6][2]/Q
                         net (fo=8, routed)           1.842     7.386    datapath/grid_2d_reg[2][6]_77[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.510 f  datapath/self_collision_i_529/O
                         net (fo=1, routed)           0.000     7.510    datapath/self_collision_i_529_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.748 f  datapath/self_collision_reg_i_363/O
                         net (fo=1, routed)           0.000     7.748    datapath/self_collision_reg_i_363_n_0
    SLICE_X45Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.852 f  datapath/self_collision_reg_i_176/O
                         net (fo=1, routed)           1.334     9.186    datapath/self_collision_reg_i_176_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.316     9.502 f  datapath/self_collision_i_61/O
                         net (fo=1, routed)           0.000     9.502    datapath/self_collision_i_61_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.714 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.788    10.502    datapath/self_collision_reg_i_21_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.299    10.801 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.598    11.399    datapath/self_collision_i_7_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.119    11.518 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.593    13.110    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    13.442 r  datapath/grid_2d[9][0][7]_i_4/O
                         net (fo=1, routed)           0.433    13.876    datapath/grid_2d[9][0][7]_i_4_n_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.000 r  datapath/grid_2d[9][0][7]_i_1/O
                         net (fo=8, routed)           0.644    14.643    datapath/grid_2d[9][0][7]_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  datapath/grid_2d_reg[9][0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  datapath/grid_2d_reg[9][0][3]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X51Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.726    datapath/grid_2d_reg[9][0][3]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  0.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[13][5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[13][5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.488%)  route 0.285ns (60.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.595     1.478    datapath/clk_ext_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  datapath/grid_2d_reg[13][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  datapath/grid_2d_reg[13][5][0]/Q
                         net (fo=10, routed)          0.285     1.904    datapath/grid_2d_reg[13][5]_82[0]
    SLICE_X58Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.949 r  datapath/grid_2d[13][5][2]_i_1/O
                         net (fo=1, routed)           0.000     1.949    datapath/p_0_in__81[2]
    SLICE_X58Y50         FDRE                                         r  datapath/grid_2d_reg[13][5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.863     1.990    datapath/clk_ext_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  datapath/grid_2d_reg[13][5][2]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.092     1.838    datapath/grid_2d_reg[13][5][2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[12][10][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][10][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.246ns (51.415%)  route 0.232ns (48.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.560     1.443    datapath/clk_ext_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  datapath/grid_2d_reg[12][10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  datapath/grid_2d_reg[12][10][1]/Q
                         net (fo=9, routed)           0.232     1.824    datapath/grid_2d_reg[12][10]_3[1]
    SLICE_X36Y55         LUT5 (Prop_lut5_I1_O)        0.098     1.922 r  datapath/grid_2d[12][10][2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    datapath/p_0_in__2[2]
    SLICE_X36Y55         FDRE                                         r  datapath/grid_2d_reg[12][10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.829     1.957    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  datapath/grid_2d_reg[12][10][2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.091     1.799    datapath/grid_2d_reg[12][10][2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[1][6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][6][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.428%)  route 0.090ns (32.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    datapath/clk_ext_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  datapath/grid_2d_reg[1][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  datapath/grid_2d_reg[1][6][2]/Q
                         net (fo=8, routed)           0.090     1.677    datapath/grid_2d_reg[1][6]_78[2]
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.722 r  datapath/grid_2d[1][6][3]_i_1/O
                         net (fo=1, routed)           0.000     1.722    datapath/p_0_in__77[3]
    SLICE_X30Y46         FDRE                                         r  datapath/grid_2d_reg[1][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.832     1.959    datapath/clk_ext_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  datapath/grid_2d_reg[1][6][3]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     1.580    datapath/grid_2d_reg[1][6][3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.679%)  route 0.102ns (35.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.554     1.437    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  datapath/grid_2d_reg[2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  datapath/grid_2d_reg[2][0][2]/Q
                         net (fo=8, routed)           0.102     1.680    datapath/grid_2d_reg[2][0]_173[2]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.725 r  datapath/grid_2d[2][0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.725    datapath/p_0_in__172[3]
    SLICE_X54Y26         FDRE                                         r  datapath/grid_2d_reg[2][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.822     1.949    datapath/clk_ext_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  datapath/grid_2d_reg[2][0][3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    datapath/grid_2d_reg[2][0][3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[11][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[11][9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.642%)  route 0.102ns (35.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.564     1.447    datapath/clk_ext_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  datapath/grid_2d_reg[11][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  datapath/grid_2d_reg[11][9][2]/Q
                         net (fo=8, routed)           0.102     1.690    datapath/grid_2d_reg[11][9]_20[2]
    SLICE_X56Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.735 r  datapath/grid_2d[11][9][3]_i_1/O
                         net (fo=1, routed)           0.000     1.735    datapath/p_0_in__19[3]
    SLICE_X56Y61         FDRE                                         r  datapath/grid_2d_reg[11][9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.832     1.960    datapath/clk_ext_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  datapath/grid_2d_reg[11][9][3]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.121     1.581    datapath/grid_2d_reg[11][9][3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[1][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.456%)  route 0.112ns (37.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.557     1.440    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  datapath/grid_2d_reg[1][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  datapath/grid_2d_reg[1][0][2]/Q
                         net (fo=8, routed)           0.112     1.693    datapath/grid_2d_reg[1][0]_174[2]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.738 r  datapath/grid_2d[1][0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.738    datapath/p_0_in__173[3]
    SLICE_X54Y29         FDRE                                         r  datapath/grid_2d_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.826     1.953    datapath/clk_ext_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  datapath/grid_2d_reg[1][0][3]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.121     1.574    datapath/grid_2d_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[7][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.626%)  route 0.137ns (42.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  datapath/grid_2d_reg[7][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  datapath/grid_2d_reg[7][9][2]/Q
                         net (fo=8, routed)           0.137     1.724    datapath/grid_2d_reg[7][9]_24[2]
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  datapath/grid_2d[7][9][3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    datapath/p_0_in__23[3]
    SLICE_X56Y58         FDRE                                         r  datapath/grid_2d_reg[7][9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.833     1.961    datapath/clk_ext_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  datapath/grid_2d_reg[7][9][3]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X56Y58         FDRE (Hold_fdre_C_D)         0.121     1.604    datapath/grid_2d_reg[7][9][3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.561     1.444    sync/clk_ext_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  sync/y_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sync/y_sig_reg[7]/Q
                         net (fo=9, routed)           0.114     1.699    sync/pixel_y[7]
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.744 r  sync/y_sig[9]_i_2/O
                         net (fo=1, routed)           0.000     1.744    sync/y_sig[9]_i_2_n_0
    SLICE_X42Y38         FDRE                                         r  sync/y_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.831     1.958    sync/clk_ext_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  sync/y_sig_reg[9]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121     1.578    sync/y_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.562     1.445    sync/clk_ext_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  sync/x_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sync/x_sig_reg[1]/Q
                         net (fo=7, routed)           0.087     1.673    sync/pixel_x[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.718 r  sync/x_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.718    sync/x_sig[5]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  sync/x_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.831     1.958    sync/clk_ext_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  sync/x_sig_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.091     1.549    sync/x_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[1][7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][7][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.317%)  route 0.372ns (66.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.562     1.445    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  datapath/grid_2d_reg[1][7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  datapath/grid_2d_reg[1][7][6]/Q
                         net (fo=6, routed)           0.372     1.958    datapath/grid_2d_reg[1][7]_62[6]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.045     2.003 r  datapath/grid_2d[1][7][7]_i_2/O
                         net (fo=1, routed)           0.000     2.003    datapath/p_0_in__61[7]
    SLICE_X34Y42         FDRE                                         r  datapath/grid_2d_reg[1][7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.830     1.957    datapath/clk_ext_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  datapath/grid_2d_reg[1][7][7]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.121     1.829    datapath/grid_2d_reg[1][7][7]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y40   blue_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y41   green_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y41   green_reg_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y40   green_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y40   green_reg_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y41   green_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y41   green_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y18   input_sig_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X28Y19   input_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   blue_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   blue_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   green_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   green_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   green_reg_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   green_reg_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   green_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   green_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   green_reg_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   green_reg_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   blue_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   blue_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   green_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   green_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   green_reg_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   green_reg_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   green_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   green_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   green_reg_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   green_reg_reg[2]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.829ns  (logic 4.495ns (50.914%)  route 4.334ns (49.086%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.562     5.083    sync/clk_ext_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  sync/y_sig_reg[5]/Q
                         net (fo=12, routed)          1.078     6.680    sync/pixel_y[5]
    SLICE_X42Y38         LUT4 (Prop_lut4_I1_O)        0.146     6.826 r  sync/vga_vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.322     7.148    sync/vga_vsync_OBUF_inst_i_2_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.328     7.476 r  sync/vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.933    10.409    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    13.912 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.912    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 4.139ns (49.092%)  route 4.292ns (50.908%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.564     5.085    sync/clk_ext_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sync/x_sig_reg[6]/Q
                         net (fo=117, routed)         1.499     7.102    sync/x_sig_reg[7]_0[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.793    10.019    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    13.515 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.515    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 4.020ns (56.227%)  route 3.130ns (43.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    clk_ext_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  red_reg_reg[3]/Q
                         net (fo=1, routed)           3.130     8.735    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.238 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.238    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.118ns (58.396%)  route 2.934ns (41.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    clk_ext_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  red_reg_reg[2]/Q
                         net (fo=1, routed)           2.934     8.440    vga_blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.699    12.139 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.139    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 3.975ns (57.026%)  route 2.995ns (42.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.565     5.086    clk_ext_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  blue_reg_reg[2]/Q
                         net (fo=1, routed)           2.995     8.538    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.056 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.056    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.956ns  (logic 3.986ns (57.312%)  route 2.969ns (42.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    clk_ext_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  green_reg_reg[3]/Q
                         net (fo=1, routed)           2.969     8.513    vga_blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.043 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.043    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 3.981ns (57.319%)  route 2.964ns (42.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    clk_ext_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  green_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  green_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.964     8.507    green_reg_reg[1]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.032 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.032    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 3.951ns (57.079%)  route 2.971ns (42.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    clk_ext_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.971     8.514    green_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.010 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.010    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 3.977ns (57.576%)  route 2.930ns (42.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.565     5.086    clk_ext_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  green_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  green_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.930     8.473    green_reg_reg[2]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.993 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.993    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 3.980ns (57.900%)  route 2.894ns (42.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.566     5.087    clk_ext_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  red_reg_reg[0]/Q
                         net (fo=1, routed)           2.894     8.437    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.961 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.961    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 red_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.346ns (61.824%)  route 0.831ns (38.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  red_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  red_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.831     2.418    red_reg_reg[2]_lopt_replica_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.622 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.622    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.361ns (60.426%)  route 0.892ns (39.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  red_reg_reg[1]/Q
                         net (fo=1, routed)           0.892     2.479    vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.699 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.699    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.371ns (60.765%)  route 0.885ns (39.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  green_reg_reg[2]/Q
                         net (fo=1, routed)           0.885     2.472    vga_green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.702 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.702    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.388ns (60.922%)  route 0.890ns (39.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  green_reg_reg[1]/Q
                         net (fo=1, routed)           0.890     2.464    vga_blue_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.260     3.724 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.724    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.366ns (59.653%)  route 0.924ns (40.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  red_reg_reg[0]/Q
                         net (fo=1, routed)           0.924     2.511    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.736 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.736    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.338ns (58.035%)  route 0.967ns (41.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.967     2.554    green_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.751 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.751    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.363ns (58.640%)  route 0.961ns (41.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  green_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  green_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.961     2.548    green_reg_reg[2]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.770 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.770    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.367ns (58.459%)  route 0.971ns (41.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  green_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  green_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.971     2.558    green_reg_reg[1]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.784 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.784    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.361ns (58.076%)  route 0.982ns (41.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  blue_reg_reg[2]/Q
                         net (fo=1, routed)           0.982     2.569    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.789 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.789    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.372ns (58.557%)  route 0.971ns (41.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    clk_ext_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  green_reg_reg[3]/Q
                         net (fo=1, routed)           0.971     2.558    vga_blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.790 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.790    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.373ns  (logic 1.461ns (43.324%)  route 1.912ns (56.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           1.912     3.373    reset_sw/D[0]
    SLICE_X32Y15         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.439     4.780    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 1.453ns (47.885%)  route 1.581ns (52.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           1.581     3.034    pause_sw/D[0]
    SLICE_X12Y21         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.438     4.779    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.984ns  (logic 1.454ns (48.721%)  route 1.530ns (51.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           1.530     2.984    up_btn/D[0]
    SLICE_X12Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.438     4.779    up_btn/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.935ns  (logic 1.452ns (49.487%)  route 1.483ns (50.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           1.483     2.935    down_btn/D[0]
    SLICE_X14Y15         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.444     4.785    down_btn/clk_ext_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.731ns  (logic 1.451ns (53.135%)  route 1.280ns (46.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           1.280     2.731    left_btn/D[0]
    SLICE_X9Y18          FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.440     4.781    left_btn/clk_ext_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.515ns  (logic 1.451ns (57.695%)  route 1.064ns (42.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           1.064     2.515    right_btn/D[0]
    SLICE_X7Y16          FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.510     4.851    right_btn/clk_ext_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  right_btn/synchronizer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.219ns (34.842%)  route 0.410ns (65.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           0.410     0.629    right_btn/D[0]
    SLICE_X7Y16          FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.857     1.984    right_btn/clk_ext_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.219ns (29.431%)  route 0.526ns (70.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           0.526     0.745    left_btn/D[0]
    SLICE_X9Y18          FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.827     1.954    left_btn/clk_ext_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.221ns (26.285%)  route 0.619ns (73.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           0.619     0.839    down_btn/D[0]
    SLICE_X14Y15         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.830     1.957    down_btn/clk_ext_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.222ns (25.830%)  route 0.637ns (74.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           0.637     0.859    up_btn/D[0]
    SLICE_X12Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.824     1.951    up_btn/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.221ns (24.521%)  route 0.680ns (75.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           0.680     0.901    pause_sw/D[0]
    SLICE_X12Y21         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.824     1.951    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.229ns (21.100%)  route 0.858ns (78.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.087    reset_sw/D[0]
    SLICE_X32Y15         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.826     1.953    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  reset_sw/synchronizer_reg[1]/C





