---
title: "EE240A : Analog Integrated Circuits"
layout: single
collection: projects
type: "Graduate Design Project"
permalink: /projects/EE240A
venue: "University of California, Berkeley"
date: 2025-12-12
location: "Berkeley, California, USA"
---

This report presents the design of an Operational Amplifier (OpAmp) used as a display driver in a smartwatch application. The subsequent sections encompass the entire design flow - starting from deciding high level design specifications to choice of topology and its reasoning to optimizing the parameters to achieve a high Figure of Merit (FoM) while meeting all specifications.

Figure 1 shows the block level specifications of (a) the display driver and (b) the load model. 
<div style="display: flex; gap: 10px; text-align: center;">
  <figure style="width: 50%; margin: 0;">
    <img src="/images/240A-3.png" style="width: 100%;">
    <figcaption>Figure 1(a) : Display Driver Schematic</figcaption>
  </figure>
  
  <figure style="width: 50%; margin: 0;">
    <img src="/images/240A-1.png" style="width: 100%;">
    <figcaption>Figure 1(b) : Load Model</figcaption>
  </figure>
</div>

Figure 2 shows the designed two stage operational amplifier. Its highlights are as follows :
<ol>
<li> Two Stage Operational Amplifier with Ahuja Compensation </li>
<li> Telescopic First Stage with 50 dB gain</li>
<li> Class AB output stage with a high slew rate</li>
</ol>

<div style="display: flex; gap: 10px; text-align: center;">
  <figure style="width: 100%; margin: 0;">
    <img src="/images/240A-2.png" style="width: 100%;">
    <figcaption>Figure 2 : Schematic of the implemented 2-Stage OpAmp</figcaption>
  </figure>
</div>