#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Dec 08 17:43:06 2016
# Process ID: 7576
# Current directory: C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1
# Command line: vivado.exe -log led_test_system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_test_system_wrapper.tcl
# Log file: C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/led_test_system_wrapper.vds
# Journal file: C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source led_test_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/embedded/2015_2_zynq_labs/ip_repo/led_controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2016.3/data/ip'.
Command: synth_design -top led_test_system_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 362.672 ; gain = 153.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_test_system_wrapper' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system_wrapper.vhd:20]
INFO: [Synth 8-3491] module 'led_test_system' declared at 'C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:591' bound to instance 'led_test_system_i' of component 'led_test_system' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system_wrapper.vhd:27]
INFO: [Synth 8-638] synthesizing module 'led_test_system' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:601]
INFO: [Synth 8-3491] module 'led_test_system_led_controller_0_0' declared at 'C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/realtime/led_test_system_led_controller_0_0_stub.vhdl:5' bound to instance 'led_controller_0' of component 'led_test_system_led_controller_0_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:796]
INFO: [Synth 8-638] synthesizing module 'led_test_system_led_controller_0_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/realtime/led_test_system_led_controller_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'led_test_system_processing_system7_0_0' declared at 'C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/realtime/led_test_system_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'led_test_system_processing_system7_0_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:821]
INFO: [Synth 8-638] synthesizing module 'led_test_system_processing_system7_0_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/realtime/led_test_system_processing_system7_0_0_stub.vhdl:73]
INFO: [Synth 8-638] synthesizing module 'led_test_system_ps7_0_axi_periph_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1QS9P9U' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:80]
INFO: [Synth 8-3491] module 'led_test_system_auto_pc_0' declared at 'C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/realtime/led_test_system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'led_test_system_auto_pc_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:263]
INFO: [Synth 8-638] synthesizing module 'led_test_system_auto_pc_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/realtime/led_test_system_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1QS9P9U' (1#1) [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'led_test_system_ps7_0_axi_periph_0' (2#1) [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:398]
INFO: [Synth 8-3491] module 'led_test_system_rst_ps7_0_50M_0' declared at 'C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/realtime/led_test_system_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'led_test_system_rst_ps7_0_50M_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:952]
INFO: [Synth 8-638] synthesizing module 'led_test_system_rst_ps7_0_50M_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/realtime/led_test_system_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'led_test_system' (3#1) [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'led_test_system_wrapper' (4#1) [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system_wrapper.vhd:20]
WARNING: [Synth 8-3331] design s00_couplers_imp_1QS9P9U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1QS9P9U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design led_test_system_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design led_test_system_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 400.219 ; gain = 190.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 400.219 ; gain = 190.988
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'led_test_system_auto_pc_0' instantiated as 'led_test_system_i/ps7_0_axi_periph/s00_couplers/auto_pc' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:263]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'led_test_system_led_controller_0_0' instantiated as 'led_test_system_i/led_controller_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:796]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'led_test_system_processing_system7_0_0' instantiated as 'led_test_system_i/processing_system7_0' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:821]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'led_test_system_rst_ps7_0_50M_0' instantiated as 'led_test_system_i/rst_ps7_0_50M' [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/sources_1/bd/led_test_system/hdl/led_test_system.vhd:952]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/dcp/led_test_system_led_controller_0_0_in_context.xdc] for cell 'led_test_system_i/led_controller_0'
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/dcp/led_test_system_led_controller_0_0_in_context.xdc] for cell 'led_test_system_i/led_controller_0'
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/dcp_2/led_test_system_processing_system7_0_0_in_context.xdc] for cell 'led_test_system_i/processing_system7_0'
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/dcp_2/led_test_system_processing_system7_0_0_in_context.xdc] for cell 'led_test_system_i/processing_system7_0'
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/dcp_3/led_test_system_rst_ps7_0_50M_0_in_context.xdc] for cell 'led_test_system_i/rst_ps7_0_50M'
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/dcp_3/led_test_system_rst_ps7_0_50M_0_in_context.xdc] for cell 'led_test_system_i/rst_ps7_0_50M'
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/dcp_4/led_test_system_auto_pc_0_in_context.xdc] for cell 'led_test_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/.Xil/Vivado-7576-AndrewPC/dcp_4/led_test_system_auto_pc_0_in_context.xdc] for cell 'led_test_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/constrs_1/new/led_constraints.xdc]
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/constrs_1/new/led_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.srcs/constrs_1/new/led_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_test_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_test_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 644.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 644.773 ; gain = 435.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 644.773 ; gain = 435.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for led_test_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_test_system_i/led_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_test_system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_test_system_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_test_system_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_test_system_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 644.773 ; gain = 435.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 644.773 ; gain = 435.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design led_test_system_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design led_test_system_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design led_test_system_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design led_test_system_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 644.773 ; gain = 435.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'led_test_system_i/processing_system7_0/FCLK_CLK0' to pin 'led_test_system_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 657.676 ; gain = 448.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 657.676 ; gain = 448.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |led_test_system_led_controller_0_0     |         1|
|2     |led_test_system_processing_system7_0_0 |         1|
|3     |led_test_system_auto_pc_0              |         1|
|4     |led_test_system_rst_ps7_0_50M_0        |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |led_test_system_auto_pc_0_bbox              |     1|
|2     |led_test_system_led_controller_0_0_bbox     |     1|
|3     |led_test_system_processing_system7_0_0_bbox |     1|
|4     |led_test_system_rst_ps7_0_50M_0_bbox        |     1|
|5     |OBUF                                        |     8|
+------+--------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------+------+
|      |Instance             |Module                             |Cells |
+------+---------------------+-----------------------------------+------+
|1     |top                  |                                   |   427|
|2     |  led_test_system_i  |led_test_system                    |   419|
|3     |    ps7_0_axi_periph |led_test_system_ps7_0_axi_periph_0 |   177|
|4     |      s00_couplers   |s00_couplers_imp_1QS9P9U           |   177|
+------+---------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 667.359 ; gain = 132.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 667.359 ; gain = 458.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 682.293 ; gain = 401.859
INFO: [Common 17-1381] The checkpoint 'C:/xup/embedded/2015_2_zynq_labs/led_controller/led_controller.runs/synth_1/led_test_system_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 682.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 08 17:43:30 2016...
