

================================================================
== Vitis HLS Report for 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s'
================================================================
* Date:           Mon Jul 15 19:05:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      170|    20426|  1.700 us|  0.204 ms|  170|  20426|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_xfUDivResize_fu_186                                                 |xfUDivResize                                                 |       68|       68|   0.680 us|   0.680 us|   68|   68|       no|
        |grp_scaleCompute_17_42_20_48_16_1_s_fu_203                              |scaleCompute_17_42_20_48_16_1_s                              |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218  |resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2  |        4|      258|  40.000 ns|   2.580 us|    4|  258|       no|
        |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228                   |resizeNNBilinear_Pipeline_VITIS_LOOP_411_5                   |       18|      145|   0.180 us|   1.450 us|   18|  145|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_404_4  |       30|    20096|  30 ~ 157|          -|          -|  1 ~ 128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1251|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|    2901|   2859|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    358|    -|
|Register         |        -|    -|     976|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|   10|    3877|   4468|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218  |resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2  |        0|   0|    56|   230|    0|
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228                   |resizeNNBilinear_Pipeline_VITIS_LOOP_411_5                   |        0|   4|  1409|  1619|    0|
    |grp_scaleCompute_17_42_20_48_16_1_s_fu_203                              |scaleCompute_17_42_20_48_16_1_s                              |        0|   6|   525|   219|    0|
    |grp_xfUDivResize_fu_186                                                 |xfUDivResize                                                 |        0|   0|   911|   791|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |        0|  10|  2901|  2859|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buffer_U    |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb  |        1|  0|   0|    0|   128|    8|     1|         1024|
    |line_buffer_1_U  |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb  |        1|  0|   0|    0|   128|    8|     1|         1024|
    |line_buffer_2_U  |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        3|  0|   0|    0|   384|   24|     3|         3072|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_i534_i_fu_475_p2             |         +|   0|  0|  50|          43|          43|
    |add_i_i_i_i_i349_i_fu_583_p2     |         +|   0|  0|  24|          17|           1|
    |add_i_i_i_i_i475_i_fu_539_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln404_fu_447_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln533_fu_637_p2              |         +|   0|  0|  39|          32|           1|
    |first_row_index_fu_601_p2        |         +|   0|  0|  39|          32|           1|
    |read_rows_count_1_fu_676_p2      |         +|   0|  0|  39|          32|           1|
    |sub302_fu_356_p2                 |         +|   0|  0|  39|          32|           2|
    |sub309_fu_526_p2                 |         +|   0|  0|  39|          32|           3|
    |sub97_fu_361_p2                  |         +|   0|  0|  39|          32|           2|
    |sub_fu_515_p2                    |         +|   0|  0|  39|          32|           2|
    |sub_i_fu_390_p2                  |         +|   0|  0|  39|          32|           2|
    |and_ln531_fu_621_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln536_1_fu_705_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln536_fu_687_p2              |       and|   0|  0|   2|           1|           1|
    |cmp308_fu_521_p2                 |      icmp|   0|  0|  39|          32|          32|
    |cmp71_fu_510_p2                  |      icmp|   0|  0|  39|          32|          32|
    |cmp_i_i398_i_fu_502_p2           |      icmp|   0|  0|  61|          54|          54|
    |icmp_ln376_fu_336_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln378_fu_346_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln404_fu_442_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln531_fu_616_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln532_fu_626_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln536_fu_659_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln544_fu_664_p2             |      icmp|   0|  0|  39|          32|           2|
    |slt_fu_462_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln531_fu_631_p2               |        or|   0|  0|   2|           1|           1|
    |first_row_index_2_fu_669_p3      |    select|   0|  0|  32|           1|           1|
    |first_row_index_3_fu_710_p3      |    select|   0|  0|  32|           1|          32|
    |indexy_pre_1_fu_549_p3           |    select|   0|  0|  42|           1|           1|
    |loop_col_count_fu_350_p3         |    select|   0|  0|  32|           1|          32|
    |loop_row_count_fu_340_p3         |    select|   0|  0|  32|           1|          32|
    |output_rows_count_1_fu_649_p3    |    select|   0|  0|  32|           1|          32|
    |read_rows_count_2_fu_692_p3      |    select|   0|  0|  32|           1|          32|
    |sel_tmp1_fu_681_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln531_fu_642_p3           |    select|   0|  0|  32|           1|          32|
    |spec_select110_fu_544_p3         |    select|   0|  0|  42|           1|          42|
    |xor_ln536_fu_699_p2              |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|1251|         754|         679|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                             |  81|         17|    1|         17|
    |first_row_index_1_fu_126                              |   9|          2|   32|         64|
    |grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_ce      |  14|          3|    1|          3|
    |grp_scaleCompute_17_42_20_48_16_1_s_fu_203_currindex  |  14|          3|   32|         96|
    |grp_scaleCompute_17_42_20_48_16_1_s_fu_203_inscale    |  14|          3|   48|        144|
    |grp_xfUDivResize_fu_186_in_d                          |  14|          3|   16|         48|
    |grp_xfUDivResize_fu_186_in_n                          |  14|          3|   64|        192|
    |i_3_fu_130                                            |   9|          2|   31|         62|
    |in_mat_data_read                                      |  14|          3|    1|          3|
    |indexy_fu_138                                         |   9|          2|   17|         34|
    |line_buffer_1_address0                                |  14|          3|    7|         21|
    |line_buffer_1_ce0                                     |  14|          3|    1|          3|
    |line_buffer_1_ce1                                     |   9|          2|    1|          2|
    |line_buffer_1_d0                                      |  14|          3|    8|         24|
    |line_buffer_1_we0                                     |  14|          3|    1|          3|
    |line_buffer_address0                                  |  14|          3|    7|         21|
    |line_buffer_ce0                                       |  14|          3|    1|          3|
    |line_buffer_ce1                                       |   9|          2|    1|          2|
    |line_buffer_d0                                        |  14|          3|    8|         24|
    |line_buffer_we0                                       |  14|          3|    1|          3|
    |nextYScale_fu_134                                     |   9|          2|   17|         34|
    |out_resize_mat_data_write                             |   9|          2|    1|          2|
    |output_rows_count_fu_122                              |   9|          2|   32|         64|
    |read_rows_count_fu_118                                |   9|          2|   32|         64|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 358|         77|  361|        933|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_i_i_i349_i_reg_1011                                                          |  17|   0|   17|          0|
    |add_i_i_i_i_i475_i_reg_986                                                           |  17|   0|   17|          0|
    |ap_CS_fsm                                                                            |  16|   0|   16|          0|
    |cmp308_reg_974                                                                       |   1|   0|    1|          0|
    |cmp71_reg_959                                                                        |   1|   0|    1|          0|
    |cmp_i_i398_i_reg_951                                                                 |   1|   0|    1|          0|
    |conv_i_i12_i530_i1_reg_892                                                           |  38|   0|   43|          5|
    |empty_72_reg_991                                                                     |  22|   0|   22|          0|
    |empty_74_reg_1006                                                                    |  24|   0|   24|          0|
    |first_row_index_1_fu_126                                                             |  32|   0|   32|          0|
    |first_row_index_reg_1025                                                             |  32|   0|   32|          0|
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start_reg  |   1|   0|    1|          0|
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start_reg                   |   1|   0|    1|          0|
    |grp_xfUDivResize_fu_186_ap_start_reg                                                 |   1|   0|    1|          0|
    |i_3_fu_130                                                                           |  31|   0|   31|          0|
    |indexx_pre_1_reg_907                                                                 |  20|   0|   42|         22|
    |indexy_fu_138                                                                        |  17|   0|   17|          0|
    |indexy_pre_comp_reg_929                                                              |  42|   0|   42|          0|
    |loop_col_count_reg_872                                                               |  32|   0|   32|          0|
    |loop_row_count_reg_867                                                               |  32|   0|   32|          0|
    |nextYScale_fu_134                                                                    |  17|   0|   17|          0|
    |output_rows_count_fu_122                                                             |  32|   0|   32|          0|
    |read_rows_count_fu_118                                                               |  32|   0|   32|          0|
    |shl_i_i_i373_i_reg_912                                                               |  20|   0|   42|         22|
    |shl_i_i_i_i396_i_reg_897                                                             |  32|   0|   54|         22|
    |shl_i_i_i_i_i_reg_902                                                                |  32|   0|   54|         22|
    |shr_i_i_i_i102_cast_reg_887                                                          |  22|   0|   22|          0|
    |slt_reg_923                                                                          |   1|   0|    1|          0|
    |sub302_reg_877                                                                       |  32|   0|   32|          0|
    |sub309_reg_980                                                                       |  32|   0|   32|          0|
    |sub97_reg_882                                                                        |  32|   0|   32|          0|
    |sub_reg_967                                                                          |  32|   0|   32|          0|
    |tmp_10_reg_946                                                                       |   1|   0|    1|          0|
    |tmp_12_reg_1001                                                                      |   1|   0|    1|          0|
    |tmp_cast_73_reg_996                                                                  |  17|   0|   17|          0|
    |tmp_cast_reg_940                                                                     |  17|   0|   17|          0|
    |tmp_reg_842                                                                          |  32|   0|   33|          1|
    |trunc_ln310_reg_832                                                                  |  16|   0|   16|          0|
    |trunc_ln311_reg_837                                                                  |  16|   0|   16|          0|
    |trunc_ln320_reg_852                                                                  |  48|   0|   48|          0|
    |trunc_ln323_reg_862                                                                  |  48|   0|   48|          0|
    |trunc_ln409_reg_935                                                                  |  22|   0|   22|          0|
    |xnew_reg_847                                                                         |  32|   0|   64|         32|
    |ynew_reg_857                                                                         |  32|   0|   64|         32|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 976|   0| 1134|        158|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|imgInput_rows_val                   |   in|   32|     ap_none|                                            imgInput_rows_val|        scalar|
|imgInput_cols_val                   |   in|   32|     ap_none|                                            imgInput_cols_val|        scalar|
|in_mat_data_dout                    |   in|    8|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_num_data_valid          |   in|    3|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_fifo_cap                |   in|    3|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_empty_n                 |   in|    1|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_read                    |  out|    1|     ap_fifo|                                                  in_mat_data|       pointer|
|imgOutput_rows_val                  |   in|   32|     ap_none|                                           imgOutput_rows_val|        scalar|
|imgOutput_cols_val                  |   in|   32|     ap_none|                                           imgOutput_cols_val|        scalar|
|out_resize_mat_data_din             |  out|    8|     ap_fifo|                                          out_resize_mat_data|       pointer|
|out_resize_mat_data_num_data_valid  |   in|    3|     ap_fifo|                                          out_resize_mat_data|       pointer|
|out_resize_mat_data_fifo_cap        |   in|    3|     ap_fifo|                                          out_resize_mat_data|       pointer|
|out_resize_mat_data_full_n          |   in|    1|     ap_fifo|                                          out_resize_mat_data|       pointer|
|out_resize_mat_data_write           |  out|    1|     ap_fifo|                                          out_resize_mat_data|       pointer|
+------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%read_rows_count = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:352]   --->   Operation 17 'alloca' 'read_rows_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_rows_count = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372]   --->   Operation 18 'alloca' 'output_rows_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%first_row_index_1 = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:373]   --->   Operation 19 'alloca' 'first_row_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 20 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%nextYScale = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:386]   --->   Operation 21 'alloca' 'nextYScale' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indexy = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385]   --->   Operation 22 'alloca' 'indexy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%imgOutput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_cols_val"   --->   Operation 23 'read' 'imgOutput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%imgOutput_rows_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_rows_val"   --->   Operation 24 'read' 'imgOutput_rows_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imgInput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_cols_val"   --->   Operation 25 'read' 'imgInput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%imgInput_rows_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_rows_val"   --->   Operation 26 'read' 'imgInput_rows_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nextYScale_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'nextYScale_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indexy_1_loc = alloca i64 1"   --->   Operation 28 'alloca' 'indexy_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%line_buffer = alloca i64 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334]   --->   Operation 29 'alloca' 'line_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%line_buffer_1 = alloca i64 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334]   --->   Operation 30 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%line_buffer_2 = alloca i64 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334]   --->   Operation 31 'alloca' 'line_buffer_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i32 %imgOutput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310]   --->   Operation 32 'trunc' 'trunc_ln310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i32 %imgOutput_rows_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 33 'trunc' 'trunc_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln385 = store i17 0, i17 %indexy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385]   --->   Operation 34 'store' 'store_ln385' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln386 = store i17 0, i17 %nextYScale" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:386]   --->   Operation 35 'store' 'store_ln386' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i_3"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln373 = store i32 0, i32 %first_row_index_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:373]   --->   Operation 37 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln372 = store i32 0, i32 %output_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372]   --->   Operation 38 'store' 'store_ln372' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln352 = store i32 2, i32 %read_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:352]   --->   Operation 39 'store' 'store_ln352' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %imgInput_cols_val_read, i1 0"   --->   Operation 40 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2, i32 %imgInput_cols_val_read, i33 %tmp, i8 %line_buffer_1, i8 %line_buffer, i8 %in_mat_data"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%xnew = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %imgInput_cols_val_read, i32 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:306]   --->   Operation 43 'bitconcatenate' 'xnew' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (5.07ns)   --->   "%Xscale64 = call i64 @xfUDivResize, i64 %xnew, i16 %trunc_ln310" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310]   --->   Operation 44 'call' 'Xscale64' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2, i32 %imgInput_cols_val_read, i33 %tmp, i8 %line_buffer_1, i8 %line_buffer, i8 %in_mat_data"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/2] (5.07ns)   --->   "%Xscale64 = call i64 @xfUDivResize, i64 %xnew, i16 %trunc_ln310" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310]   --->   Operation 46 'call' 'Xscale64' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln320 = trunc i64 %Xscale64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:320]   --->   Operation 47 'trunc' 'trunc_ln320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ynew = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %imgInput_rows_val_read, i32 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:307]   --->   Operation 48 'bitconcatenate' 'ynew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (5.07ns)   --->   "%Yscale64 = call i64 @xfUDivResize, i64 %ynew, i16 %trunc_ln311" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 49 'call' 'Yscale64' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specresourcelimit_ln315 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_19, void @function, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:315]   --->   Operation 52 'specresourcelimit' 'specresourcelimit_ln315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specresourcelimit_ln316 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_19, void @function3, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:316]   --->   Operation 53 'specresourcelimit' 'specresourcelimit_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_2, i64 666, i64 30, i64 18446744073709551615" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:343]   --->   Operation 54 'specmemcore' 'specmemcore_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_1, i64 666, i64 30, i64 18446744073709551615" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:343]   --->   Operation 55 'specmemcore' 'specmemcore_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer, i64 666, i64 30, i64 18446744073709551615" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:343]   --->   Operation 56 'specmemcore' 'specmemcore_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_69 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (5.07ns)   --->   "%Yscale64 = call i64 @xfUDivResize, i64 %ynew, i16 %trunc_ln311" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 58 'call' 'Yscale64' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln323 = trunc i64 %Yscale64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:323]   --->   Operation 59 'trunc' 'trunc_ln323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln376 = icmp_sgt  i32 %imgOutput_rows_val_read, i32 %imgInput_rows_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:376]   --->   Operation 60 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.69ns)   --->   "%loop_row_count = select i1 %icmp_ln376, i32 %imgOutput_rows_val_read, i32 %imgInput_rows_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:376]   --->   Operation 61 'select' 'loop_row_count' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln378 = icmp_sgt  i32 %imgOutput_cols_val_read, i32 %imgInput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378]   --->   Operation 62 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.69ns)   --->   "%loop_col_count = select i1 %icmp_ln378, i32 %imgOutput_cols_val_read, i32 %imgInput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378]   --->   Operation 63 'select' 'loop_col_count' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (2.55ns)   --->   "%sub302 = add i32 %imgOutput_rows_val_read, i32 4294967295"   --->   Operation 64 'add' 'sub302' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.55ns)   --->   "%sub97 = add i32 %imgInput_cols_val_read, i32 4294967295"   --->   Operation 65 'add' 'sub97' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shr_i_i_i_i102_cast = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %Yscale64, i32 10, i32 31" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 66 'partselect' 'shr_i_i_i_i102_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %Yscale64, i32 10, i32 47" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 67 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%conv_i_i12_i530_i1 = zext i38 %tmp_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 68 'zext' 'conv_i_i12_i530_i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.55ns)   --->   "%sub_i = add i32 %imgInput_rows_val_read, i32 4294967295"   --->   Operation 69 'add' 'sub_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_i_i_i_i396_i = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %sub_i, i22 0"   --->   Operation 70 'bitconcatenate' 'shl_i_i_i_i396_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_i_i_i_i_i = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %sub97, i22 0"   --->   Operation 71 'bitconcatenate' 'shl_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_70 = trunc i32 %sub97"   --->   Operation 72 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%indexx_pre_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %empty_70, i22 0"   --->   Operation 73 'bitconcatenate' 'indexx_pre_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_71 = trunc i32 %sub_i"   --->   Operation 74 'trunc' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%shl_i_i_i373_i = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %empty_71, i22 0"   --->   Operation 75 'bitconcatenate' 'shl_i_i_i373_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln404 = br void %VITIS_LOOP_411_5" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 76 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%i_3_load = load i31 %i_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 77 'load' 'i_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i31 %i_3_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 78 'zext' 'zext_ln404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%icmp_ln404 = icmp_slt  i32 %zext_ln404, i32 %loop_row_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 79 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.52ns)   --->   "%add_ln404 = add i31 %i_3_load, i31 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 80 'add' 'add_ln404' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %icmp_ln404, void %for.end384.loopexit, void %VITIS_LOOP_411_5.split" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 81 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_75' <Predicate = (icmp_ln404)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln404 = store i31 %add_ln404, i31 %i_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 83 'store' 'store_ln404' <Predicate = (icmp_ln404)> <Delay = 1.58>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln554 = ret" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:554]   --->   Operation 84 'ret' 'ret_ln554' <Predicate = (!icmp_ln404)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%output_rows_count_load = load i32 %output_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533]   --->   Operation 85 'load' 'output_rows_count_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [7/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 86 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 87 [1/1] (2.55ns)   --->   "%slt = icmp_slt  i32 %sub302, i32 %output_rows_count_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533]   --->   Operation 87 'icmp' 'slt' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 88 [6/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 88 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.66>
ST_8 : Operation 89 [5/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 89 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.66>
ST_9 : Operation 90 [4/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 90 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.66>
ST_10 : Operation 91 [3/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 91 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.66>
ST_11 : Operation 92 [2/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 92 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.06>
ST_12 : Operation 93 [1/7] (3.80ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 93 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln409 = trunc i42 %indexy_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 94 'trunc' 'trunc_ln409' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%conv_i_i25_i515_i = sext i42 %indexy_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 95 'sext' 'conv_i_i25_i515_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (2.93ns)   --->   "%add_i534_i = add i43 %conv_i_i12_i530_i1, i43 %conv_i_i25_i515_i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 96 'add' 'add_i534_i' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_cast = partselect i17 @_ssdm_op_PartSelect.i17.i43.i32.i32, i43 %add_i534_i, i32 22, i32 38" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 97 'partselect' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_i534_i, i32 42" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 98 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%conv_i_i380_i = sext i42 %indexy_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 99 'sext' 'conv_i_i380_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (3.26ns)   --->   "%cmp_i_i398_i = icmp_slt  i54 %shl_i_i_i_i396_i, i54 %conv_i_i380_i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 100 'icmp' 'cmp_i_i398_i' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%read_rows_count_load = load i32 %read_rows_count"   --->   Operation 101 'load' 'read_rows_count_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (2.55ns)   --->   "%cmp71 = icmp_ne  i32 %read_rows_count_load, i32 %imgInput_rows_val_read"   --->   Operation 102 'icmp' 'cmp71' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (2.55ns)   --->   "%sub = add i32 %read_rows_count_load, i32 4294967295"   --->   Operation 103 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (2.55ns)   --->   "%cmp308 = icmp_eq  i32 %read_rows_count_load, i32 %imgInput_rows_val_read"   --->   Operation 104 'icmp' 'cmp308' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (2.55ns)   --->   "%sub309 = add i32 %read_rows_count_load, i32 4294967294"   --->   Operation 105 'add' 'sub309' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node indexy_pre_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexy_pre_comp, i32 41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 106 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (2.10ns)   --->   "%add_i_i_i_i_i475_i = add i17 %tmp_cast, i17 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 107 'add' 'add_i_i_i_i_i475_i' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node indexy_pre_1)   --->   "%spec_select110 = select i1 %cmp_i_i398_i, i42 %shl_i_i_i373_i, i42 %indexy_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 108 'select' 'spec_select110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (1.41ns) (out node of the LUT)   --->   "%indexy_pre_1 = select i1 %tmp_11, i42 0, i42 %spec_select110" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 109 'select' 'indexy_pre_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%empty_72 = trunc i42 %indexy_pre_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 110 'trunc' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_cast_73 = partselect i17 @_ssdm_op_PartSelect.i17.i42.i32.i32, i42 %indexy_pre_1, i32 22, i32 38" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 111 'partselect' 'tmp_cast_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexy_pre_1, i32 41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 112 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%empty_74 = trunc i42 %indexy_pre_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 113 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (2.10ns)   --->   "%add_i_i_i_i_i349_i = add i17 %tmp_cast_73, i17 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 114 'add' 'add_i_i_i_i_i349_i' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.56>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%first_row_index_1_load = load i32 %first_row_index_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:538]   --->   Operation 115 'load' 'first_row_index_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%nextYScale_load = load i17 %nextYScale"   --->   Operation 116 'load' 'nextYScale_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%indexy_load = load i17 %indexy"   --->   Operation 117 'load' 'indexy_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [2/2] (6.56ns)   --->   "%call_ln378 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_411_5, i17 %indexy_load, i17 %nextYScale_load, i32 %loop_col_count, i32 %sub309, i32 %sub, i1 %cmp308, i32 %imgOutput_cols_val_read, i1 %slt, i8 %line_buffer, i8 %line_buffer_1, i32 %sub97, i32 %first_row_index_1_load, i8 %line_buffer_2, i48 %trunc_ln320, i22 %shr_i_i_i_i102_cast, i22 %trunc_ln409, i17 %add_i_i_i_i_i475_i, i17 %tmp_cast, i1 %tmp_10, i22 %empty_72, i17 %add_i_i_i_i_i349_i, i17 %tmp_cast_73, i1 %tmp_12, i24 %empty_74, i54 %shl_i_i_i_i_i, i42 %indexx_pre_1, i1 %cmp71, i32 %imgInput_cols_val_read, i8 %in_mat_data, i8 %out_resize_mat_data, i17 %indexy_1_loc, i17 %nextYScale_1_loc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378]   --->   Operation 118 'call' 'call_ln378' <Predicate = true> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.55>
ST_15 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln378 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_411_5, i17 %indexy_load, i17 %nextYScale_load, i32 %loop_col_count, i32 %sub309, i32 %sub, i1 %cmp308, i32 %imgOutput_cols_val_read, i1 %slt, i8 %line_buffer, i8 %line_buffer_1, i32 %sub97, i32 %first_row_index_1_load, i8 %line_buffer_2, i48 %trunc_ln320, i22 %shr_i_i_i_i102_cast, i22 %trunc_ln409, i17 %add_i_i_i_i_i475_i, i17 %tmp_cast, i1 %tmp_10, i22 %empty_72, i17 %add_i_i_i_i_i349_i, i17 %tmp_cast_73, i1 %tmp_12, i24 %empty_74, i54 %shl_i_i_i_i_i, i42 %indexx_pre_1, i1 %cmp71, i32 %imgInput_cols_val_read, i8 %in_mat_data, i8 %out_resize_mat_data, i17 %indexy_1_loc, i17 %nextYScale_1_loc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378]   --->   Operation 119 'call' 'call_ln378' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 120 [1/1] (2.55ns)   --->   "%first_row_index = add i32 %first_row_index_1_load, i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:538]   --->   Operation 120 'add' 'first_row_index' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.81>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:406]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln406' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln404 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 122 'specloopname' 'specloopname_ln404' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%indexy_1_loc_load = load i17 %indexy_1_loc"   --->   Operation 123 'load' 'indexy_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%nextYScale_1_loc_load = load i17 %nextYScale_1_loc"   --->   Operation 124 'load' 'nextYScale_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln531 = zext i17 %indexy_1_loc_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 125 'zext' 'zext_ln531' <Predicate = (!slt)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (2.55ns)   --->   "%icmp_ln531 = icmp_eq  i32 %sub, i32 %zext_ln531" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 126 'icmp' 'icmp_ln531' <Predicate = (!slt)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln531)   --->   "%and_ln531 = and i1 %icmp_ln531, i1 %cmp308" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 127 'and' 'and_ln531' <Predicate = (!slt)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (2.55ns)   --->   "%icmp_ln532 = icmp_eq  i32 %sub309, i32 %zext_ln531" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:532]   --->   Operation 128 'icmp' 'icmp_ln532' <Predicate = (!slt)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln531)   --->   "%or_ln531 = or i1 %and_ln531, i1 %icmp_ln532" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 129 'or' 'or_ln531' <Predicate = (!slt)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (2.55ns)   --->   "%add_ln533 = add i32 %output_rows_count_load, i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533]   --->   Operation 130 'add' 'add_ln533' <Predicate = (!slt)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln531 = select i1 %or_ln531, i32 %add_ln533, i32 %output_rows_count_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 131 'select' 'select_ln531' <Predicate = (!slt)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.69ns) (out node of the LUT)   --->   "%output_rows_count_1 = select i1 %slt, i32 %output_rows_count_load, i32 %select_ln531" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533]   --->   Operation 132 'select' 'output_rows_count_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln536 = zext i17 %nextYScale_1_loc_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 133 'zext' 'zext_ln536' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (2.55ns)   --->   "%icmp_ln536 = icmp_sgt  i32 %sub, i32 %zext_ln536" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 134 'icmp' 'icmp_ln536' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (2.55ns)   --->   "%icmp_ln544 = icmp_eq  i32 %first_row_index, i32 3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:544]   --->   Operation 135 'icmp' 'icmp_ln544' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node first_row_index_3)   --->   "%first_row_index_2 = select i1 %icmp_ln544, i32 0, i32 %first_row_index" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:544]   --->   Operation 136 'select' 'first_row_index_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (2.55ns)   --->   "%read_rows_count_1 = add i32 %read_rows_count_load, i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:550]   --->   Operation 137 'add' 'read_rows_count_1' <Predicate = (cmp71)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node read_rows_count_2)   --->   "%sel_tmp1 = select i1 %cmp71, i32 %read_rows_count_1, i32 %imgInput_rows_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:550]   --->   Operation 138 'select' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node read_rows_count_2)   --->   "%and_ln536 = and i1 %cmp71, i1 %icmp_ln536" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 139 'and' 'and_ln536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%read_rows_count_2 = select i1 %and_ln536, i32 %read_rows_count_load, i32 %sel_tmp1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 140 'select' 'read_rows_count_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node first_row_index_3)   --->   "%xor_ln536 = xor i1 %icmp_ln536, i1 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 141 'xor' 'xor_ln536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node first_row_index_3)   --->   "%and_ln536_1 = and i1 %cmp71, i1 %xor_ln536" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 142 'and' 'and_ln536_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%first_row_index_3 = select i1 %and_ln536_1, i32 %first_row_index_2, i32 %first_row_index_1_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 143 'select' 'first_row_index_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln385 = store i17 %indexy_1_loc_load, i17 %indexy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385]   --->   Operation 144 'store' 'store_ln385' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln386 = store i17 %nextYScale_1_loc_load, i17 %nextYScale" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:386]   --->   Operation 145 'store' 'store_ln386' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln373 = store i32 %first_row_index_3, i32 %first_row_index_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:373]   --->   Operation 146 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln372 = store i32 %output_rows_count_1, i32 %output_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372]   --->   Operation 147 'store' 'store_ln372' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln352 = store i32 %read_rows_count_2, i32 %read_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:352]   --->   Operation 148 'store' 'store_ln352' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln404 = br void %VITIS_LOOP_411_5" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 149 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgInput_rows_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput_cols_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput_rows_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgOutput_cols_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_resize_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
read_rows_count         (alloca           ) [ 01111111111111111]
output_rows_count       (alloca           ) [ 01111111111111111]
first_row_index_1       (alloca           ) [ 01111111111111111]
i_3                     (alloca           ) [ 01111111111111111]
nextYScale              (alloca           ) [ 01111111111111111]
indexy                  (alloca           ) [ 01111111111111111]
imgOutput_cols_val_read (read             ) [ 00111111111111111]
imgOutput_rows_val_read (read             ) [ 00111000000000000]
imgInput_cols_val_read  (read             ) [ 00111111111111111]
imgInput_rows_val_read  (read             ) [ 00111111111111111]
nextYScale_1_loc        (alloca           ) [ 00111111111111111]
indexy_1_loc            (alloca           ) [ 00111111111111111]
line_buffer             (alloca           ) [ 00111111111111111]
line_buffer_1           (alloca           ) [ 00111111111111111]
line_buffer_2           (alloca           ) [ 00111111111111111]
trunc_ln310             (trunc            ) [ 00110000000000000]
trunc_ln311             (trunc            ) [ 00111000000000000]
store_ln385             (store            ) [ 00000000000000000]
store_ln386             (store            ) [ 00000000000000000]
store_ln0               (store            ) [ 00000000000000000]
store_ln373             (store            ) [ 00000000000000000]
store_ln372             (store            ) [ 00000000000000000]
store_ln352             (store            ) [ 00000000000000000]
tmp                     (bitconcatenate   ) [ 00010000000000000]
empty                   (wait             ) [ 00000000000000000]
xnew                    (bitconcatenate   ) [ 00010000000000000]
call_ln0                (call             ) [ 00000000000000000]
Xscale64                (call             ) [ 00000000000000000]
trunc_ln320             (trunc            ) [ 00001111111111111]
ynew                    (bitconcatenate   ) [ 00001000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specresourcelimit_ln315 (specresourcelimit) [ 00000000000000000]
specresourcelimit_ln316 (specresourcelimit) [ 00000000000000000]
specmemcore_ln343       (specmemcore      ) [ 00000000000000000]
specmemcore_ln343       (specmemcore      ) [ 00000000000000000]
specmemcore_ln343       (specmemcore      ) [ 00000000000000000]
empty_69                (wait             ) [ 00000000000000000]
Yscale64                (call             ) [ 00000000000000000]
trunc_ln323             (trunc            ) [ 00000111111111111]
icmp_ln376              (icmp             ) [ 00000000000000000]
loop_row_count          (select           ) [ 00000111111111111]
icmp_ln378              (icmp             ) [ 00000000000000000]
loop_col_count          (select           ) [ 00000111111111111]
sub302                  (add              ) [ 00000111111111111]
sub97                   (add              ) [ 00000111111111111]
shr_i_i_i_i102_cast     (partselect       ) [ 00000111111111111]
tmp_2                   (partselect       ) [ 00000000000000000]
conv_i_i12_i530_i1      (zext             ) [ 00000111111111111]
sub_i                   (add              ) [ 00000000000000000]
shl_i_i_i_i396_i        (bitconcatenate   ) [ 00000111111111111]
shl_i_i_i_i_i           (bitconcatenate   ) [ 00000111111111111]
empty_70                (trunc            ) [ 00000000000000000]
indexx_pre_1            (bitconcatenate   ) [ 00000111111111111]
empty_71                (trunc            ) [ 00000000000000000]
shl_i_i_i373_i          (bitconcatenate   ) [ 00000111111111111]
br_ln404                (br               ) [ 00000000000000000]
i_3_load                (load             ) [ 00000000000000000]
zext_ln404              (zext             ) [ 00000000000000000]
icmp_ln404              (icmp             ) [ 00000111111111111]
add_ln404               (add              ) [ 00000000000000000]
br_ln404                (br               ) [ 00000000000000000]
empty_75                (wait             ) [ 00000000000000000]
store_ln404             (store            ) [ 00000000000000000]
ret_ln554               (ret              ) [ 00000000000000000]
output_rows_count_load  (load             ) [ 00000001111111111]
slt                     (icmp             ) [ 00000001111111111]
indexy_pre_comp         (call             ) [ 00000000000001000]
trunc_ln409             (trunc            ) [ 00000000000001110]
conv_i_i25_i515_i       (sext             ) [ 00000000000000000]
add_i534_i              (add              ) [ 00000000000000000]
tmp_cast                (partselect       ) [ 00000000000001110]
tmp_10                  (bitselect        ) [ 00000000000001110]
conv_i_i380_i           (sext             ) [ 00000000000000000]
cmp_i_i398_i            (icmp             ) [ 00000000000001000]
read_rows_count_load    (load             ) [ 00000000000000111]
cmp71                   (icmp             ) [ 00000000000000111]
sub                     (add              ) [ 00000000000000111]
cmp308                  (icmp             ) [ 00000000000000111]
sub309                  (add              ) [ 00000000000000111]
tmp_11                  (bitselect        ) [ 00000000000000000]
add_i_i_i_i_i475_i      (add              ) [ 00000000000000110]
spec_select110          (select           ) [ 00000000000000000]
indexy_pre_1            (select           ) [ 00000000000000000]
empty_72                (trunc            ) [ 00000000000000110]
tmp_cast_73             (partselect       ) [ 00000000000000110]
tmp_12                  (bitselect        ) [ 00000000000000110]
empty_74                (trunc            ) [ 00000000000000110]
add_i_i_i_i_i349_i      (add              ) [ 00000000000000110]
first_row_index_1_load  (load             ) [ 00000000000000011]
nextYScale_load         (load             ) [ 00000000000000010]
indexy_load             (load             ) [ 00000000000000010]
call_ln378              (call             ) [ 00000000000000000]
first_row_index         (add              ) [ 00000000000000001]
speclooptripcount_ln406 (speclooptripcount) [ 00000000000000000]
specloopname_ln404      (specloopname     ) [ 00000000000000000]
indexy_1_loc_load       (load             ) [ 00000000000000000]
nextYScale_1_loc_load   (load             ) [ 00000000000000000]
zext_ln531              (zext             ) [ 00000000000000000]
icmp_ln531              (icmp             ) [ 00000000000000000]
and_ln531               (and              ) [ 00000000000000000]
icmp_ln532              (icmp             ) [ 00000000000000000]
or_ln531                (or               ) [ 00000000000000000]
add_ln533               (add              ) [ 00000000000000000]
select_ln531            (select           ) [ 00000000000000000]
output_rows_count_1     (select           ) [ 00000000000000000]
zext_ln536              (zext             ) [ 00000000000000000]
icmp_ln536              (icmp             ) [ 00000000000000000]
icmp_ln544              (icmp             ) [ 00000000000000000]
first_row_index_2       (select           ) [ 00000000000000000]
read_rows_count_1       (add              ) [ 00000000000000000]
sel_tmp1                (select           ) [ 00000000000000000]
and_ln536               (and              ) [ 00000000000000000]
read_rows_count_2       (select           ) [ 00000000000000000]
xor_ln536               (xor              ) [ 00000000000000000]
and_ln536_1             (and              ) [ 00000000000000000]
first_row_index_3       (select           ) [ 00000000000000000]
store_ln385             (store            ) [ 00000000000000000]
store_ln386             (store            ) [ 00000000000000000]
store_ln373             (store            ) [ 00000000000000000]
store_ln372             (store            ) [ 00000000000000000]
store_ln352             (store            ) [ 00000000000000000]
br_ln404                (br               ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgInput_rows_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_rows_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgInput_cols_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_cols_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_mat_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgOutput_rows_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_rows_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgOutput_cols_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_cols_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_resize_mat_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_resize_mat_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfUDivResize"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="function"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="function3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i32.i22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i20.i22"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleCompute_17_42_20_48_16_1_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i43.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i42.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resizeNNBilinear_Pipeline_VITIS_LOOP_411_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="read_rows_count_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_rows_count/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_rows_count_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_rows_count/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="first_row_index_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="first_row_index_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="nextYScale_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nextYScale/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indexy_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indexy/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="nextYScale_1_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="17" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nextYScale_1_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indexy_1_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="17" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indexy_1_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="line_buffer_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="line_buffer_1_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="line_buffer_2_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="imgOutput_cols_val_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgOutput_cols_val_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="imgOutput_rows_val_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgOutput_rows_val_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="imgInput_cols_val_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgInput_cols_val_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="imgInput_rows_val_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgInput_rows_val_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_xfUDivResize_fu_186">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="0" index="2" bw="16" slack="1"/>
<pin id="195" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="Xscale64/2 Yscale64/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_scaleCompute_17_42_20_48_16_1_s_fu_203">
<pin_list>
<pin id="209" dir="0" index="0" bw="42" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="48" slack="2"/>
<pin id="212" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="indexy_pre_comp/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="33" slack="0"/>
<pin id="222" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="8" slack="0"/>
<pin id="225" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="17" slack="0"/>
<pin id="231" dir="0" index="2" bw="17" slack="0"/>
<pin id="232" dir="0" index="3" bw="32" slack="10"/>
<pin id="233" dir="0" index="4" bw="32" slack="1"/>
<pin id="234" dir="0" index="5" bw="32" slack="1"/>
<pin id="235" dir="0" index="6" bw="1" slack="1"/>
<pin id="236" dir="0" index="7" bw="32" slack="13"/>
<pin id="237" dir="0" index="8" bw="1" slack="8"/>
<pin id="238" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="11" bw="32" slack="10"/>
<pin id="241" dir="0" index="12" bw="32" slack="0"/>
<pin id="242" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="14" bw="48" slack="11"/>
<pin id="244" dir="0" index="15" bw="22" slack="10"/>
<pin id="245" dir="0" index="16" bw="22" slack="2"/>
<pin id="246" dir="0" index="17" bw="17" slack="1"/>
<pin id="247" dir="0" index="18" bw="17" slack="2"/>
<pin id="248" dir="0" index="19" bw="1" slack="2"/>
<pin id="249" dir="0" index="20" bw="22" slack="1"/>
<pin id="250" dir="0" index="21" bw="17" slack="1"/>
<pin id="251" dir="0" index="22" bw="17" slack="1"/>
<pin id="252" dir="0" index="23" bw="1" slack="1"/>
<pin id="253" dir="0" index="24" bw="24" slack="1"/>
<pin id="254" dir="0" index="25" bw="54" slack="10"/>
<pin id="255" dir="0" index="26" bw="42" slack="10"/>
<pin id="256" dir="0" index="27" bw="1" slack="1"/>
<pin id="257" dir="0" index="28" bw="32" slack="13"/>
<pin id="258" dir="0" index="29" bw="8" slack="0"/>
<pin id="259" dir="0" index="30" bw="8" slack="0"/>
<pin id="260" dir="0" index="31" bw="17" slack="13"/>
<pin id="261" dir="0" index="32" bw="17" slack="13"/>
<pin id="262" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln378/14 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln310_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln310/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln311_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln311/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln385_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="17" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln385/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln386_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="17" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln386/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="31" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln373_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln372_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln352_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln352/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="33" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xnew_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xnew/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln320_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="48" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln320/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="ynew_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ynew/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln323_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln323/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln376_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="3"/>
<pin id="338" dir="0" index="1" bw="32" slack="3"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln376/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="loop_row_count_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="3"/>
<pin id="343" dir="0" index="2" bw="32" slack="3"/>
<pin id="344" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loop_row_count/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln378_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="3"/>
<pin id="348" dir="0" index="1" bw="32" slack="3"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln378/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="loop_col_count_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="3"/>
<pin id="353" dir="0" index="2" bw="32" slack="3"/>
<pin id="354" dir="1" index="3" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loop_col_count/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sub302_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="3"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub302/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sub97_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="3"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub97/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shr_i_i_i_i102_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="22" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="22" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shr_i_i_i_i102_cast/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="38" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="conv_i_i12_i530_i1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="38" slack="0"/>
<pin id="388" dir="1" index="1" bw="43" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i_i12_i530_i1/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="3"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_i_i_i_i396_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="54" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="54" slack="8"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i_i_i_i396_i/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="shl_i_i_i_i_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="54" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="54" slack="10"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="empty_70_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_70/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="indexx_pre_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="42" slack="0"/>
<pin id="417" dir="0" index="1" bw="20" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="42" slack="10"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="indexx_pre_1/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="empty_71_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_71/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="shl_i_i_i373_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="42" slack="0"/>
<pin id="429" dir="0" index="1" bw="20" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="42" slack="9"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i_i_i373_i/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="i_3_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="4"/>
<pin id="437" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3_load/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln404_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="31" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln404/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln404_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln404/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln404_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="31" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln404/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln404_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="0"/>
<pin id="455" dir="0" index="1" bw="31" slack="4"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln404/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="output_rows_count_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="5"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_rows_count_load/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="slt_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln409_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="42" slack="0"/>
<pin id="469" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln409/12 "/>
</bind>
</comp>

<comp id="471" class="1004" name="conv_i_i25_i515_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="42" slack="0"/>
<pin id="473" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i25_i515_i/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_i534_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="38" slack="8"/>
<pin id="477" dir="0" index="1" bw="42" slack="0"/>
<pin id="478" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i534_i/12 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="17" slack="0"/>
<pin id="482" dir="0" index="1" bw="43" slack="0"/>
<pin id="483" dir="0" index="2" bw="6" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_cast/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_10_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="43" slack="0"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="conv_i_i380_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="42" slack="0"/>
<pin id="500" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i380_i/12 "/>
</bind>
</comp>

<comp id="502" class="1004" name="cmp_i_i398_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="54" slack="8"/>
<pin id="504" dir="0" index="1" bw="54" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i398_i/12 "/>
</bind>
</comp>

<comp id="507" class="1004" name="read_rows_count_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="12"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_rows_count_load/13 "/>
</bind>
</comp>

<comp id="510" class="1004" name="cmp71_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="12"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp71/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="cmp308_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="12"/>
<pin id="524" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp308/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sub309_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub309/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_11_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="42" slack="1"/>
<pin id="535" dir="0" index="2" bw="7" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_i_i_i_i_i475_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="17" slack="1"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i_i_i_i475_i/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="spec_select110_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="42" slack="9"/>
<pin id="547" dir="0" index="2" bw="42" slack="1"/>
<pin id="548" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="spec_select110/13 "/>
</bind>
</comp>

<comp id="549" class="1004" name="indexy_pre_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="42" slack="0"/>
<pin id="552" dir="0" index="2" bw="42" slack="0"/>
<pin id="553" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexy_pre_1/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="empty_72_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="42" slack="0"/>
<pin id="559" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_72/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_cast_73_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="17" slack="0"/>
<pin id="563" dir="0" index="1" bw="42" slack="0"/>
<pin id="564" dir="0" index="2" bw="6" slack="0"/>
<pin id="565" dir="0" index="3" bw="7" slack="0"/>
<pin id="566" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_cast_73/13 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_12_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="42" slack="0"/>
<pin id="574" dir="0" index="2" bw="7" slack="0"/>
<pin id="575" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="579" class="1004" name="empty_74_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="42" slack="0"/>
<pin id="581" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_74/13 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_i_i_i_i_i349_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="17" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i_i_i_i349_i/13 "/>
</bind>
</comp>

<comp id="589" class="1004" name="first_row_index_1_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="13"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_row_index_1_load/14 "/>
</bind>
</comp>

<comp id="593" class="1004" name="nextYScale_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="17" slack="13"/>
<pin id="595" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextYScale_load/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="indexy_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="17" slack="13"/>
<pin id="599" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexy_load/14 "/>
</bind>
</comp>

<comp id="601" class="1004" name="first_row_index_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="first_row_index/15 "/>
</bind>
</comp>

<comp id="606" class="1004" name="indexy_1_loc_load_load_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="17" slack="15"/>
<pin id="608" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexy_1_loc_load/16 "/>
</bind>
</comp>

<comp id="609" class="1004" name="nextYScale_1_loc_load_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="17" slack="15"/>
<pin id="611" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextYScale_1_loc_load/16 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln531_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="17" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln531/16 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln531_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="3"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln531/16 "/>
</bind>
</comp>

<comp id="621" class="1004" name="and_ln531_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="3"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln531/16 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln532_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="3"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln532/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln531_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln531/16 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln533_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln533/16 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln531_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln531/16 "/>
</bind>
</comp>

<comp id="649" class="1004" name="output_rows_count_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="10"/>
<pin id="651" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="32" slack="0"/>
<pin id="653" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_rows_count_1/16 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln536_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="17" slack="0"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln536/16 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln536_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="3"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln536/16 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln544_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln544/16 "/>
</bind>
</comp>

<comp id="669" class="1004" name="first_row_index_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="32" slack="1"/>
<pin id="673" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_row_index_2/16 "/>
</bind>
</comp>

<comp id="676" class="1004" name="read_rows_count_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_rows_count_1/16 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sel_tmp1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="3"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="15"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/16 "/>
</bind>
</comp>

<comp id="687" class="1004" name="and_ln536_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="3"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln536/16 "/>
</bind>
</comp>

<comp id="692" class="1004" name="read_rows_count_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="2" bw="32" slack="0"/>
<pin id="696" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="read_rows_count_2/16 "/>
</bind>
</comp>

<comp id="699" class="1004" name="xor_ln536_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln536/16 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln536_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="3"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln536_1/16 "/>
</bind>
</comp>

<comp id="710" class="1004" name="first_row_index_3_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="714" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_row_index_3/16 "/>
</bind>
</comp>

<comp id="717" class="1004" name="store_ln385_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="17" slack="0"/>
<pin id="719" dir="0" index="1" bw="17" slack="15"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln385/16 "/>
</bind>
</comp>

<comp id="722" class="1004" name="store_ln386_store_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="17" slack="0"/>
<pin id="724" dir="0" index="1" bw="17" slack="15"/>
<pin id="725" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln386/16 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln373_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="15"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/16 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln372_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="15"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/16 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln352_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="15"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln352/16 "/>
</bind>
</comp>

<comp id="742" class="1005" name="read_rows_count_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_rows_count "/>
</bind>
</comp>

<comp id="749" class="1005" name="output_rows_count_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="output_rows_count "/>
</bind>
</comp>

<comp id="756" class="1005" name="first_row_index_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="first_row_index_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="i_3_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="31" slack="0"/>
<pin id="765" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="770" class="1005" name="nextYScale_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="17" slack="0"/>
<pin id="772" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="nextYScale "/>
</bind>
</comp>

<comp id="777" class="1005" name="indexy_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="0"/>
<pin id="779" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indexy "/>
</bind>
</comp>

<comp id="784" class="1005" name="imgOutput_cols_val_read_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="3"/>
<pin id="786" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="imgOutput_cols_val_read "/>
</bind>
</comp>

<comp id="791" class="1005" name="imgOutput_rows_val_read_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="3"/>
<pin id="793" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="imgOutput_rows_val_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="imgInput_cols_val_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput_cols_val_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="imgInput_rows_val_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="2"/>
<pin id="811" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imgInput_rows_val_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="nextYScale_1_loc_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="17" slack="13"/>
<pin id="822" dir="1" index="1" bw="17" slack="13"/>
</pin_list>
<bind>
<opset="nextYScale_1_loc "/>
</bind>
</comp>

<comp id="826" class="1005" name="indexy_1_loc_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="17" slack="13"/>
<pin id="828" dir="1" index="1" bw="17" slack="13"/>
</pin_list>
<bind>
<opset="indexy_1_loc "/>
</bind>
</comp>

<comp id="832" class="1005" name="trunc_ln310_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="1"/>
<pin id="834" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln310 "/>
</bind>
</comp>

<comp id="837" class="1005" name="trunc_ln311_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="2"/>
<pin id="839" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln311 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="33" slack="1"/>
<pin id="844" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="847" class="1005" name="xnew_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xnew "/>
</bind>
</comp>

<comp id="852" class="1005" name="trunc_ln320_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="48" slack="11"/>
<pin id="854" dir="1" index="1" bw="48" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln320 "/>
</bind>
</comp>

<comp id="857" class="1005" name="ynew_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ynew "/>
</bind>
</comp>

<comp id="862" class="1005" name="trunc_ln323_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="48" slack="2"/>
<pin id="864" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln323 "/>
</bind>
</comp>

<comp id="867" class="1005" name="loop_row_count_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="loop_row_count "/>
</bind>
</comp>

<comp id="872" class="1005" name="loop_col_count_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="10"/>
<pin id="874" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="loop_col_count "/>
</bind>
</comp>

<comp id="877" class="1005" name="sub302_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="2"/>
<pin id="879" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub302 "/>
</bind>
</comp>

<comp id="882" class="1005" name="sub97_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="10"/>
<pin id="884" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sub97 "/>
</bind>
</comp>

<comp id="887" class="1005" name="shr_i_i_i_i102_cast_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="22" slack="10"/>
<pin id="889" dir="1" index="1" bw="22" slack="10"/>
</pin_list>
<bind>
<opset="shr_i_i_i_i102_cast "/>
</bind>
</comp>

<comp id="892" class="1005" name="conv_i_i12_i530_i1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="43" slack="8"/>
<pin id="894" dir="1" index="1" bw="43" slack="8"/>
</pin_list>
<bind>
<opset="conv_i_i12_i530_i1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="shl_i_i_i_i396_i_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="54" slack="8"/>
<pin id="899" dir="1" index="1" bw="54" slack="8"/>
</pin_list>
<bind>
<opset="shl_i_i_i_i396_i "/>
</bind>
</comp>

<comp id="902" class="1005" name="shl_i_i_i_i_i_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="54" slack="10"/>
<pin id="904" dir="1" index="1" bw="54" slack="10"/>
</pin_list>
<bind>
<opset="shl_i_i_i_i_i "/>
</bind>
</comp>

<comp id="907" class="1005" name="indexx_pre_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="42" slack="10"/>
<pin id="909" dir="1" index="1" bw="42" slack="10"/>
</pin_list>
<bind>
<opset="indexx_pre_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="shl_i_i_i373_i_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="42" slack="9"/>
<pin id="914" dir="1" index="1" bw="42" slack="9"/>
</pin_list>
<bind>
<opset="shl_i_i_i373_i "/>
</bind>
</comp>

<comp id="923" class="1005" name="slt_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="8"/>
<pin id="925" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="slt "/>
</bind>
</comp>

<comp id="929" class="1005" name="indexy_pre_comp_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="42" slack="1"/>
<pin id="931" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="indexy_pre_comp "/>
</bind>
</comp>

<comp id="935" class="1005" name="trunc_ln409_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="22" slack="2"/>
<pin id="937" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln409 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_cast_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="17" slack="1"/>
<pin id="942" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_10_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="2"/>
<pin id="948" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="951" class="1005" name="cmp_i_i398_i_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i398_i "/>
</bind>
</comp>

<comp id="959" class="1005" name="cmp71_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp71 "/>
</bind>
</comp>

<comp id="967" class="1005" name="sub_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="974" class="1005" name="cmp308_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp308 "/>
</bind>
</comp>

<comp id="980" class="1005" name="sub309_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub309 "/>
</bind>
</comp>

<comp id="986" class="1005" name="add_i_i_i_i_i475_i_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="17" slack="1"/>
<pin id="988" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i_i_i_i475_i "/>
</bind>
</comp>

<comp id="991" class="1005" name="empty_72_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="22" slack="1"/>
<pin id="993" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="empty_72 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_cast_73_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="17" slack="1"/>
<pin id="998" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_73 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_12_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="empty_74_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="24" slack="1"/>
<pin id="1008" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="empty_74 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="add_i_i_i_i_i349_i_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="17" slack="1"/>
<pin id="1013" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i_i_i_i349_i "/>
</bind>
</comp>

<comp id="1025" class="1005" name="first_row_index_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_row_index "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="213"><net_src comp="78" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="218" pin=5"/></net>

<net id="263"><net_src comp="102" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="264"><net_src comp="4" pin="0"/><net_sink comp="228" pin=29"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="228" pin=30"/></net>

<net id="269"><net_src comp="162" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="168" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="323"><net_src comp="186" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="335"><net_src comp="186" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="186" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="186" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="68" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="376" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="361" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="361" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="390" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="74" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="435" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="76" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="203" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="203" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="475" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="84" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="495"><net_src comp="86" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="475" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="203" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="507" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="44" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="507" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="507" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="90" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="94" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="96" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="554"><net_src comp="532" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="100" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="549" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="82" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="84" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="576"><net_src comp="92" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="549" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="94" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="549" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="561" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="589" pin="1"/><net_sink comp="228" pin=12"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="605"><net_src comp="12" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="612" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="621" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="626" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="12" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="631" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="609" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="114" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="22" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="12" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="659" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="681" pin="3"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="659" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="116" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="669" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="606" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="609" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="710" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="649" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="692" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="118" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="752"><net_src comp="122" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="759"><net_src comp="126" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="766"><net_src comp="130" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="773"><net_src comp="134" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="780"><net_src comp="138" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="787"><net_src comp="162" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="228" pin=7"/></net>

<net id="794"><net_src comp="168" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="797"><net_src comp="791" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="801"><net_src comp="174" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="805"><net_src comp="798" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="808"><net_src comp="798" pin="1"/><net_sink comp="228" pin=28"/></net>

<net id="812"><net_src comp="180" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="819"><net_src comp="809" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="823"><net_src comp="142" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="228" pin=32"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="829"><net_src comp="146" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="228" pin=31"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="835"><net_src comp="266" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="840"><net_src comp="270" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="845"><net_src comp="304" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="850"><net_src comp="312" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="855"><net_src comp="320" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="228" pin=14"/></net>

<net id="860"><net_src comp="324" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="865"><net_src comp="332" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="870"><net_src comp="340" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="875"><net_src comp="350" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="228" pin=3"/></net>

<net id="880"><net_src comp="356" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="885"><net_src comp="361" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="228" pin=11"/></net>

<net id="890"><net_src comp="366" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="228" pin=15"/></net>

<net id="895"><net_src comp="386" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="900"><net_src comp="395" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="905"><net_src comp="403" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="228" pin=25"/></net>

<net id="910"><net_src comp="415" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="228" pin=26"/></net>

<net id="915"><net_src comp="427" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="926"><net_src comp="462" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="228" pin=8"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="932"><net_src comp="203" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="938"><net_src comp="467" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="228" pin=16"/></net>

<net id="943"><net_src comp="480" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="228" pin=18"/></net>

<net id="949"><net_src comp="490" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="228" pin=19"/></net>

<net id="954"><net_src comp="502" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="962"><net_src comp="510" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="228" pin=27"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="966"><net_src comp="959" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="970"><net_src comp="515" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="228" pin=5"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="973"><net_src comp="967" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="977"><net_src comp="521" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="228" pin=6"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="983"><net_src comp="526" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="989"><net_src comp="539" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="228" pin=17"/></net>

<net id="994"><net_src comp="557" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="228" pin=20"/></net>

<net id="999"><net_src comp="561" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="228" pin=22"/></net>

<net id="1004"><net_src comp="571" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="228" pin=23"/></net>

<net id="1009"><net_src comp="579" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="228" pin=24"/></net>

<net id="1014"><net_src comp="583" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="228" pin=21"/></net>

<net id="1028"><net_src comp="601" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="669" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_mat_data | {}
	Port: out_resize_mat_data | {14 15 }
 - Input state : 
	Port: resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> : imgInput_rows_val | {1 }
	Port: resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> : imgInput_cols_val | {1 }
	Port: resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> : in_mat_data | {2 3 14 15 }
	Port: resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> : imgOutput_rows_val | {1 }
	Port: resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> : imgOutput_cols_val | {1 }
	Port: resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> : out_resize_mat_data | {}
  - Chain level:
	State 1
		store_ln385 : 1
		store_ln386 : 1
		store_ln0 : 1
		store_ln373 : 1
		store_ln372 : 1
		store_ln352 : 1
	State 2
		call_ln0 : 1
		Xscale64 : 1
	State 3
		trunc_ln320 : 1
		Yscale64 : 1
	State 4
		trunc_ln323 : 1
		loop_row_count : 1
		loop_col_count : 1
		shr_i_i_i_i102_cast : 1
		tmp_2 : 1
		conv_i_i12_i530_i1 : 2
		shl_i_i_i_i396_i : 1
		shl_i_i_i_i_i : 1
		empty_70 : 1
		indexx_pre_1 : 2
		empty_71 : 1
		shl_i_i_i373_i : 2
	State 5
		zext_ln404 : 1
		icmp_ln404 : 2
		add_ln404 : 1
		br_ln404 : 3
		store_ln404 : 2
	State 6
		indexy_pre_comp : 1
		slt : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		trunc_ln409 : 1
		conv_i_i25_i515_i : 1
		add_i534_i : 2
		tmp_cast : 3
		tmp_10 : 3
		conv_i_i380_i : 1
		cmp_i_i398_i : 2
	State 13
		cmp71 : 1
		sub : 1
		cmp308 : 1
		sub309 : 1
		indexy_pre_1 : 1
		empty_72 : 2
		tmp_cast_73 : 2
		tmp_12 : 2
		empty_74 : 2
		add_i_i_i_i_i349_i : 3
	State 14
		call_ln378 : 1
	State 15
	State 16
		zext_ln531 : 1
		icmp_ln531 : 2
		and_ln531 : 3
		icmp_ln532 : 2
		or_ln531 : 3
		select_ln531 : 3
		output_rows_count_1 : 4
		zext_ln536 : 1
		icmp_ln536 : 2
		first_row_index_2 : 1
		sel_tmp1 : 1
		and_ln536 : 3
		read_rows_count_2 : 3
		xor_ln536 : 3
		and_ln536_1 : 3
		first_row_index_3 : 3
		store_ln385 : 1
		store_ln386 : 1
		store_ln373 : 4
		store_ln372 : 5
		store_ln352 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_xfUDivResize_fu_186                        |    0    |  3.176  |   907   |   487   |
|   call   |               grp_scaleCompute_17_42_20_48_16_1_s_fu_203               |    6    |  3.176  |   550   |   181   |
|          | grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218 |    0    |    0    |   117   |   154   |
|          |          grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228         |    10   | 24.2601 |   1423  |   1306  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            icmp_ln376_fu_336                           |    0    |    0    |    0    |    39   |
|          |                            icmp_ln378_fu_346                           |    0    |    0    |    0    |    39   |
|          |                            icmp_ln404_fu_442                           |    0    |    0    |    0    |    39   |
|          |                               slt_fu_462                               |    0    |    0    |    0    |    39   |
|          |                           cmp_i_i398_i_fu_502                          |    0    |    0    |    0    |    61   |
|   icmp   |                              cmp71_fu_510                              |    0    |    0    |    0    |    39   |
|          |                              cmp308_fu_521                             |    0    |    0    |    0    |    39   |
|          |                            icmp_ln531_fu_616                           |    0    |    0    |    0    |    39   |
|          |                            icmp_ln532_fu_626                           |    0    |    0    |    0    |    39   |
|          |                            icmp_ln536_fu_659                           |    0    |    0    |    0    |    39   |
|          |                            icmp_ln544_fu_664                           |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              sub302_fu_356                             |    0    |    0    |    0    |    39   |
|          |                              sub97_fu_361                              |    0    |    0    |    0    |    39   |
|          |                              sub_i_fu_390                              |    0    |    0    |    0    |    39   |
|          |                            add_ln404_fu_447                            |    0    |    0    |    0    |    38   |
|          |                            add_i534_i_fu_475                           |    0    |    0    |    0    |    49   |
|    add   |                               sub_fu_515                               |    0    |    0    |    0    |    39   |
|          |                              sub309_fu_526                             |    0    |    0    |    0    |    39   |
|          |                        add_i_i_i_i_i475_i_fu_539                       |    0    |    0    |    0    |    24   |
|          |                        add_i_i_i_i_i349_i_fu_583                       |    0    |    0    |    0    |    24   |
|          |                         first_row_index_fu_601                         |    0    |    0    |    0    |    39   |
|          |                            add_ln533_fu_637                            |    0    |    0    |    0    |    39   |
|          |                        read_rows_count_1_fu_676                        |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          loop_row_count_fu_340                         |    0    |    0    |    0    |    32   |
|          |                          loop_col_count_fu_350                         |    0    |    0    |    0    |    32   |
|          |                          spec_select110_fu_544                         |    0    |    0    |    0    |    42   |
|          |                           indexy_pre_1_fu_549                          |    0    |    0    |    0    |    42   |
|  select  |                           select_ln531_fu_642                          |    0    |    0    |    0    |    32   |
|          |                       output_rows_count_1_fu_649                       |    0    |    0    |    0    |    32   |
|          |                        first_row_index_2_fu_669                        |    0    |    0    |    0    |    32   |
|          |                             sel_tmp1_fu_681                            |    0    |    0    |    0    |    32   |
|          |                        read_rows_count_2_fu_692                        |    0    |    0    |    0    |    32   |
|          |                        first_row_index_3_fu_710                        |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            and_ln531_fu_621                            |    0    |    0    |    0    |    2    |
|    and   |                            and_ln536_fu_687                            |    0    |    0    |    0    |    2    |
|          |                           and_ln536_1_fu_705                           |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                             or_ln531_fu_631                            |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                            xor_ln536_fu_699                            |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                   imgOutput_cols_val_read_read_fu_162                  |    0    |    0    |    0    |    0    |
|   read   |                   imgOutput_rows_val_read_read_fu_168                  |    0    |    0    |    0    |    0    |
|          |                   imgInput_cols_val_read_read_fu_174                   |    0    |    0    |    0    |    0    |
|          |                   imgInput_rows_val_read_read_fu_180                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           trunc_ln310_fu_266                           |    0    |    0    |    0    |    0    |
|          |                           trunc_ln311_fu_270                           |    0    |    0    |    0    |    0    |
|          |                           trunc_ln320_fu_320                           |    0    |    0    |    0    |    0    |
|          |                           trunc_ln323_fu_332                           |    0    |    0    |    0    |    0    |
|   trunc  |                             empty_70_fu_411                            |    0    |    0    |    0    |    0    |
|          |                             empty_71_fu_423                            |    0    |    0    |    0    |    0    |
|          |                           trunc_ln409_fu_467                           |    0    |    0    |    0    |    0    |
|          |                             empty_72_fu_557                            |    0    |    0    |    0    |    0    |
|          |                             empty_74_fu_579                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               tmp_fu_304                               |    0    |    0    |    0    |    0    |
|          |                               xnew_fu_312                              |    0    |    0    |    0    |    0    |
|          |                               ynew_fu_324                              |    0    |    0    |    0    |    0    |
|bitconcatenate|                         shl_i_i_i_i396_i_fu_395                        |    0    |    0    |    0    |    0    |
|          |                          shl_i_i_i_i_i_fu_403                          |    0    |    0    |    0    |    0    |
|          |                           indexx_pre_1_fu_415                          |    0    |    0    |    0    |    0    |
|          |                          shl_i_i_i373_i_fu_427                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       shr_i_i_i_i102_cast_fu_366                       |    0    |    0    |    0    |    0    |
|partselect|                              tmp_2_fu_376                              |    0    |    0    |    0    |    0    |
|          |                             tmp_cast_fu_480                            |    0    |    0    |    0    |    0    |
|          |                           tmp_cast_73_fu_561                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        conv_i_i12_i530_i1_fu_386                       |    0    |    0    |    0    |    0    |
|   zext   |                            zext_ln404_fu_438                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln531_fu_612                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln536_fu_655                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                        conv_i_i25_i515_i_fu_471                        |    0    |    0    |    0    |    0    |
|          |                          conv_i_i380_i_fu_498                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              tmp_10_fu_490                             |    0    |    0    |    0    |    0    |
| bitselect|                              tmp_11_fu_532                             |    0    |    0    |    0    |    0    |
|          |                              tmp_12_fu_571                             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |    16   | 30.6121 |   2997  |   3376  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
| line_buffer |    1   |    0   |    0   |
|line_buffer_1|    1   |    0   |    0   |
|line_buffer_2|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  add_i_i_i_i_i349_i_reg_1011  |   17   |
|   add_i_i_i_i_i475_i_reg_986  |   17   |
|         cmp308_reg_974        |    1   |
|         cmp71_reg_959         |    1   |
|      cmp_i_i398_i_reg_951     |    1   |
|   conv_i_i12_i530_i1_reg_892  |   43   |
|        empty_72_reg_991       |   22   |
|       empty_74_reg_1006       |   24   |
|   first_row_index_1_reg_756   |   32   |
|    first_row_index_reg_1025   |   32   |
|          i_3_reg_763          |   31   |
| imgInput_cols_val_read_reg_798|   32   |
| imgInput_rows_val_read_reg_809|   32   |
|imgOutput_cols_val_read_reg_784|   32   |
|imgOutput_rows_val_read_reg_791|   32   |
|      indexx_pre_1_reg_907     |   42   |
|      indexy_1_loc_reg_826     |   17   |
|    indexy_pre_comp_reg_929    |   42   |
|         indexy_reg_777        |   17   |
|     loop_col_count_reg_872    |   32   |
|     loop_row_count_reg_867    |   32   |
|    nextYScale_1_loc_reg_820   |   17   |
|       nextYScale_reg_770      |   17   |
|   output_rows_count_reg_749   |   32   |
|    read_rows_count_reg_742    |   32   |
|     shl_i_i_i373_i_reg_912    |   42   |
|    shl_i_i_i_i396_i_reg_897   |   54   |
|     shl_i_i_i_i_i_reg_902     |   54   |
|  shr_i_i_i_i102_cast_reg_887  |   22   |
|          slt_reg_923          |    1   |
|         sub302_reg_877        |   32   |
|         sub309_reg_980        |   32   |
|         sub97_reg_882         |   32   |
|          sub_reg_967          |   32   |
|         tmp_10_reg_946        |    1   |
|        tmp_12_reg_1001        |    1   |
|      tmp_cast_73_reg_996      |   17   |
|        tmp_cast_reg_940       |   17   |
|          tmp_reg_842          |   33   |
|      trunc_ln310_reg_832      |   16   |
|      trunc_ln311_reg_837      |   16   |
|      trunc_ln320_reg_852      |   48   |
|      trunc_ln323_reg_862      |   48   |
|      trunc_ln409_reg_935      |   22   |
|          xnew_reg_847         |   64   |
|          ynew_reg_857         |   64   |
+-------------------------------+--------+
|             Total             |  1277  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         grp_xfUDivResize_fu_186                        |  p1  |   4  |  64  |   256  ||    20   |
|                         grp_xfUDivResize_fu_186                        |  p2  |   2  |  16  |   32   ||    9    |
| grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218 |  p2  |   2  |  33  |   66   ||    9    |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                 |      |      |      |   354  ||  5.0026 ||    38   |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   30   |  2997  |  3376  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   38   |
|  Register |    -   |    -   |    -   |  1277  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   16   |   35   |  4274  |  3414  |
+-----------+--------+--------+--------+--------+--------+
