#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5574bf21f860 .scope module, "cpu" "cpu" 2 7;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "PC"
    .port_info 1 /INPUT 32 "INS"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x5574bf24fbe0 .functor BUFZ 8, L_0x5574bf24eb90, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5574bf24d7b0_0 .net "ALOP1", 7 0, v0x5574bf24a620_0;  1 drivers
v0x5574bf24d8c0_0 .net "ALOP2", 7 0, L_0x5574bf24fbe0;  1 drivers
v0x5574bf24d980_0 .net "ALUOUT", 7 0, v0x5574bf24b2b0_0;  1 drivers
o0x7f9b3e118648 .functor BUFZ 1, C4<z>; HiZ drive
v0x5574bf24daa0_0 .net "CLK", 0 0, o0x7f9b3e118648;  0 drivers
v0x5574bf24db40_0 .net "DESTINATION", 7 0, L_0x5574bf24f440;  1 drivers
o0x7f9b3e118af8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5574bf24dc30_0 .net "INS", 31 0, o0x7f9b3e118af8;  0 drivers
v0x5574bf24dd10_0 .net "OP", 7 0, L_0x5574bf24fa50;  1 drivers
v0x5574bf24ddd0_0 .var "PC", 7 0;
v0x5574bf24de90_0 .net "REGOUT1", 7 0, L_0x5574bf24eb90;  1 drivers
v0x5574bf24df80_0 .net "REGOUT2", 7 0, L_0x5574bf24f060;  1 drivers
o0x7f9b3e118738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5574bf24e020_0 .net "RESET", 0 0, o0x7f9b3e118738;  0 drivers
v0x5574bf24e0f0_0 .net "SOURCE1", 7 0, L_0x5574bf24f6f0;  1 drivers
v0x5574bf24e1b0_0 .net "SOURCE2", 7 0, L_0x5574bf24f910;  1 drivers
v0x5574bf24e2a0_0 .net "TWOSCOMPOUT", 7 0, v0x5574bf24d6b0_0;  1 drivers
v0x5574bf24e340_0 .net "TWOSMUXOUT", 7 0, v0x5574bf24ac10_0;  1 drivers
v0x5574bf24e450_0 .net *"_s9", 8 0, L_0x5574bf24f600;  1 drivers
v0x5574bf24e530_0 .net "aluOP", 2 0, v0x5574bf24bc40_0;  1 drivers
v0x5574bf24e640_0 .net "immeMUXSEL", 0 0, v0x5574bf24bd30_0;  1 drivers
v0x5574bf24e730_0 .net "regWRITEEN", 0 0, v0x5574bf24be30_0;  1 drivers
v0x5574bf24e820_0 .net "twoscompMUXSEL", 0 0, v0x5574bf24bed0_0;  1 drivers
L_0x5574bf24f170 .part L_0x5574bf24f440, 0, 3;
L_0x5574bf24f210 .part L_0x5574bf24f6f0, 0, 3;
L_0x5574bf24f300 .part L_0x5574bf24f910, 0, 3;
L_0x5574bf24f440 .delay 8 (1,1,1) L_0x5574bf24f440/d;
L_0x5574bf24f440/d .part o0x7f9b3e118af8, 16, 8;
L_0x5574bf24f600 .part o0x7f9b3e118af8, 8, 9;
L_0x5574bf24f6f0 .delay 8 (1,1,1) L_0x5574bf24f6f0/d;
L_0x5574bf24f6f0/d .part L_0x5574bf24f600, 0, 8;
L_0x5574bf24f910 .delay 8 (1,1,1) L_0x5574bf24f910/d;
L_0x5574bf24f910/d .part o0x7f9b3e118af8, 0, 8;
L_0x5574bf24fa50 .delay 8 (1,1,1) L_0x5574bf24fa50/d;
L_0x5574bf24fa50/d .part o0x7f9b3e118af8, 24, 8;
S_0x5574bf21f9e0 .scope module, "muximme" "mux2to1" 2 37, 3 1 0, S_0x5574bf21f860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x5574bf217ac0_0 .net "INPUT1", 7 0, v0x5574bf24ac10_0;  alias, 1 drivers
v0x5574bf24a540_0 .net "INPUT2", 7 0, L_0x5574bf24f910;  alias, 1 drivers
v0x5574bf24a620_0 .var "RESULT", 7 0;
v0x5574bf24a6e0_0 .net "SELECT", 0 0, v0x5574bf24bd30_0;  alias, 1 drivers
E_0x5574bf1e4af0 .event edge, v0x5574bf24a6e0_0, v0x5574bf217ac0_0, v0x5574bf24a540_0;
S_0x5574bf24a820 .scope module, "muxtwos" "mux2to1" 2 36, 3 1 0, S_0x5574bf21f860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x5574bf24aa30_0 .net "INPUT1", 7 0, L_0x5574bf24f060;  alias, 1 drivers
v0x5574bf24ab30_0 .net "INPUT2", 7 0, v0x5574bf24d6b0_0;  alias, 1 drivers
v0x5574bf24ac10_0 .var "RESULT", 7 0;
v0x5574bf24ace0_0 .net "SELECT", 0 0, v0x5574bf24bed0_0;  alias, 1 drivers
E_0x5574bf1e4b60 .event edge, v0x5574bf24ace0_0, v0x5574bf24aa30_0, v0x5574bf24ab30_0;
S_0x5574bf24ae30 .scope module, "myalu" "alu" 2 38, 4 1 0, S_0x5574bf21f860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x5574bf24b0c0_0 .net "DATA1", 7 0, L_0x5574bf24fbe0;  alias, 1 drivers
v0x5574bf24b1c0_0 .net "DATA2", 7 0, v0x5574bf24a620_0;  alias, 1 drivers
v0x5574bf24b2b0_0 .var "RESULT", 7 0;
v0x5574bf24b380_0 .net "SELECT", 2 0, v0x5574bf24bc40_0;  alias, 1 drivers
v0x5574bf24b460_0 .var *"_s0", 7 0; Local signal
v0x5574bf24b590_0 .var *"_s1", 7 0; Local signal
v0x5574bf24b670_0 .var *"_s2", 7 0; Local signal
v0x5574bf24b750_0 .var *"_s3", 7 0; Local signal
E_0x5574bf2199a0 .event edge, v0x5574bf24b380_0, v0x5574bf24a620_0, v0x5574bf24b0c0_0;
S_0x5574bf24b8b0 .scope module, "mycu" "control_unit" 2 33, 5 1 0, S_0x5574bf21f860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OP"
    .port_info 1 /OUTPUT 1 "twoscompMUXSEL"
    .port_info 2 /OUTPUT 1 "immeMUXSEL"
    .port_info 3 /OUTPUT 1 "regWRITEEN"
    .port_info 4 /OUTPUT 3 "aluOP"
v0x5574bf24bb40_0 .net "OP", 7 0, L_0x5574bf24fa50;  alias, 1 drivers
v0x5574bf24bc40_0 .var "aluOP", 2 0;
v0x5574bf24bd30_0 .var "immeMUXSEL", 0 0;
v0x5574bf24be30_0 .var "regWRITEEN", 0 0;
v0x5574bf24bed0_0 .var "twoscompMUXSEL", 0 0;
E_0x5574bf219790 .event edge, v0x5574bf24bb40_0;
S_0x5574bf24c030 .scope module, "myreg" "reg_file" 2 34, 6 1 0, S_0x5574bf21f860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x5574bf24eb90/d .functor BUFZ 8, L_0x5574bf24e990, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5574bf24eb90 .delay 8 (2,2,2) L_0x5574bf24eb90/d;
L_0x5574bf24f060/d .functor BUFZ 8, L_0x5574bf24ee50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5574bf24f060 .delay 8 (2,2,2) L_0x5574bf24f060/d;
v0x5574bf24c3e0_0 .net "CLK", 0 0, o0x7f9b3e118648;  alias, 0 drivers
v0x5574bf24c4c0_0 .net "IN", 7 0, v0x5574bf24b2b0_0;  alias, 1 drivers
v0x5574bf24c580_0 .net "INADDRESS", 2 0, L_0x5574bf24f170;  1 drivers
v0x5574bf24c620_0 .net "OUT1", 7 0, L_0x5574bf24eb90;  alias, 1 drivers
v0x5574bf24c700_0 .net "OUT1ADDRESS", 2 0, L_0x5574bf24f210;  1 drivers
v0x5574bf24c830_0 .net "OUT2", 7 0, L_0x5574bf24f060;  alias, 1 drivers
v0x5574bf24c8f0_0 .net "OUT2ADDRESS", 2 0, L_0x5574bf24f300;  1 drivers
v0x5574bf24c9b0_0 .net "RESET", 0 0, o0x7f9b3e118738;  alias, 0 drivers
v0x5574bf24ca70_0 .net "WRITE", 0 0, v0x5574bf24be30_0;  alias, 1 drivers
v0x5574bf24cb40_0 .net *"_s0", 7 0, L_0x5574bf24e990;  1 drivers
v0x5574bf24cc00_0 .net *"_s10", 4 0, L_0x5574bf24eef0;  1 drivers
L_0x7f9b3e0cf060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574bf24cce0_0 .net *"_s13", 1 0, L_0x7f9b3e0cf060;  1 drivers
v0x5574bf24cdc0_0 .net *"_s2", 4 0, L_0x5574bf24ea50;  1 drivers
L_0x7f9b3e0cf018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574bf24cea0_0 .net *"_s5", 1 0, L_0x7f9b3e0cf018;  1 drivers
v0x5574bf24cf80_0 .net *"_s8", 7 0, L_0x5574bf24ee50;  1 drivers
v0x5574bf24d060_0 .var/i "i", 31 0;
v0x5574bf24d140 .array "registers", 0 7, 7 0;
E_0x5574bf2174e0 .event edge, v0x5574bf24c9b0_0, v0x5574bf24d060_0;
E_0x5574bf217a30 .event posedge, v0x5574bf24c3e0_0;
L_0x5574bf24e990 .array/port v0x5574bf24d140, L_0x5574bf24ea50;
L_0x5574bf24ea50 .concat [ 3 2 0 0], L_0x5574bf24f210, L_0x7f9b3e0cf018;
L_0x5574bf24ee50 .array/port v0x5574bf24d140, L_0x5574bf24eef0;
L_0x5574bf24eef0 .concat [ 3 2 0 0], L_0x5574bf24f300, L_0x7f9b3e0cf060;
S_0x5574bf24d320 .scope module, "twos" "twosComp" 2 35, 7 1 0, S_0x5574bf21f860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x5574bf24d580_0 .net "INPUT", 7 0, L_0x5574bf24f060;  alias, 1 drivers
v0x5574bf24d6b0_0 .var "RESULT", 7 0;
E_0x5574bf24d500 .event edge, v0x5574bf24aa30_0;
    .scope S_0x5574bf24b8b0;
T_0 ;
    %wait E_0x5574bf219790;
    %load/vec4 v0x5574bf24bb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574bf24be30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5574bf24bc40_0, 0, 3;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574bf24bed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574bf24be30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5574bf24bc40_0, 0, 3;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574bf24be30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5574bf24bc40_0, 0, 3;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574bf24be30_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5574bf24bc40_0, 0, 3;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574bf24be30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574bf24bc40_0, 0, 3;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bf24bed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574bf24bd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574bf24be30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574bf24bc40_0, 0, 3;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5574bf24c030;
T_1 ;
    %wait E_0x5574bf217a30;
    %load/vec4 v0x5574bf24ca70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %delay 2, 0;
    %load/vec4 v0x5574bf24c4c0_0;
    %load/vec4 v0x5574bf24c580_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5574bf24d140, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5574bf24c030;
T_2 ;
    %wait E_0x5574bf2174e0;
    %load/vec4 v0x5574bf24c9b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5574bf24d060_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5574bf24d060_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5574bf24d060_0;
    %store/vec4a v0x5574bf24d140, 4, 0;
    %load/vec4 v0x5574bf24d060_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5574bf24d060_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5574bf24d320;
T_3 ;
    %wait E_0x5574bf24d500;
    %load/vec4 v0x5574bf24d580_0;
    %muli 255, 0, 8;
    %store/vec4 v0x5574bf24d6b0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5574bf24a820;
T_4 ;
    %wait E_0x5574bf1e4b60;
    %load/vec4 v0x5574bf24ace0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5574bf24aa30_0;
    %store/vec4 v0x5574bf24ac10_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5574bf24ab30_0;
    %store/vec4 v0x5574bf24ac10_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5574bf21f9e0;
T_5 ;
    %wait E_0x5574bf1e4af0;
    %load/vec4 v0x5574bf24a6e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5574bf217ac0_0;
    %store/vec4 v0x5574bf24a620_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5574bf24a540_0;
    %store/vec4 v0x5574bf24a620_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5574bf24ae30;
T_6 ;
    %wait E_0x5574bf2199a0;
    %load/vec4 v0x5574bf24b380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5574bf24b2b0_0, 0, 8;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x5574bf24b1c0_0;
    %store/vec4 v0x5574bf24b460_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5574bf24b460_0;
    %store/vec4 v0x5574bf24b2b0_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x5574bf24b0c0_0;
    %load/vec4 v0x5574bf24b1c0_0;
    %add;
    %store/vec4 v0x5574bf24b590_0, 0, 8;
    %pushi/vec4 2, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5574bf24b590_0;
    %store/vec4 v0x5574bf24b2b0_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x5574bf24b0c0_0;
    %load/vec4 v0x5574bf24b1c0_0;
    %and;
    %store/vec4 v0x5574bf24b670_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5574bf24b670_0;
    %store/vec4 v0x5574bf24b2b0_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x5574bf24b0c0_0;
    %load/vec4 v0x5574bf24b1c0_0;
    %or;
    %store/vec4 v0x5574bf24b750_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5574bf24b750_0;
    %store/vec4 v0x5574bf24b2b0_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5574bf21f860;
T_7 ;
    %wait E_0x5574bf217a30;
    %load/vec4 v0x5574bf24e020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x5574bf24ddd0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %delay 1, 0;
    %load/vec4 v0x5574bf24ddd0_0;
    %addi 4, 0, 8;
    %store/vec4 v0x5574bf24ddd0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./mux2to1.v";
    "./alu.v";
    "./control_unit.v";
    "./reg_file.v";
    "./twosComp.v";
