/home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab01-reg /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab01-reg