#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x62684b7d2fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x62684b7d3170 .scope module, "tb_processor" "tb_processor" 3 6;
 .timescale -9 -12;
v0x62684b83bd10_0 .var "clk", 0 0;
v0x62684b83bdb0_0 .var "reset", 0 0;
S_0x62684b7d3300 .scope module, "uut" "processor" 3 11, 4 5 0, S_0x62684b7d3170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x62684b83a900_0 .net "alu_b", 15 0, L_0x62684b83c400;  1 drivers
v0x62684b83aa10_0 .net "alu_op", 3 0, v0x62684b815a80_0;  1 drivers
v0x62684b83aab0_0 .net "alu_result", 15 0, v0x62684b812d00_0;  1 drivers
v0x62684b83ab50_0 .net "alu_src", 0 0, v0x62684b817de0_0;  1 drivers
v0x62684b83ac20_0 .net "branch", 0 0, v0x62684b834390_0;  1 drivers
v0x62684b83ad60_0 .net "clk", 0 0, v0x62684b83bd10_0;  1 drivers
v0x62684b83ae50_0 .net "imm", 15 0, v0x62684b8384c0_0;  1 drivers
v0x62684b83af40_0 .net "instruction", 31 0, L_0x62684b815870;  1 drivers
v0x62684b83b090_0 .net "jump", 0 0, v0x62684b834510_0;  1 drivers
v0x62684b83b1c0_0 .net "mem_data", 15 0, v0x62684b835720_0;  1 drivers
v0x62684b83b280_0 .net "mem_read", 0 0, v0x62684b834620_0;  1 drivers
v0x62684b83b320_0 .net "mem_to_reg", 0 0, v0x62684b8346e0_0;  1 drivers
v0x62684b83b3c0_0 .net "mem_write", 0 0, v0x62684b8347a0_0;  1 drivers
v0x62684b83b460_0 .net "next_pc", 15 0, v0x62684b8394c0_0;  1 drivers
v0x62684b83b500_0 .var "pc", 15 0;
v0x62684b83b5f0_0 .net "rd", 3 0, L_0x62684b83c070;  1 drivers
v0x62684b83b690_0 .net "reg_write", 0 0, v0x62684b834940_0;  1 drivers
v0x62684b83b780_0 .net "reset", 0 0, v0x62684b83bdb0_0;  1 drivers
v0x62684b83b820_0 .net "rf_out1", 15 0, v0x62684b839f10_0;  1 drivers
v0x62684b83b910_0 .net "rf_out2", 15 0, v0x62684b83a000_0;  1 drivers
v0x62684b83ba00_0 .net "rs1", 3 0, L_0x62684b83c180;  1 drivers
v0x62684b83baa0_0 .net "rs2", 3 0, L_0x62684b83c270;  1 drivers
v0x62684b83bb40_0 .net "write_data", 15 0, L_0x62684b83c570;  1 drivers
v0x62684b83bbe0_0 .net "zero_flag", 0 0, v0x62684b812da0_0;  1 drivers
L_0x62684b83c070 .part L_0x62684b815870, 22, 4;
L_0x62684b83c180 .part L_0x62684b815870, 18, 4;
L_0x62684b83c270 .part L_0x62684b815870, 14, 4;
L_0x62684b83c400 .functor MUXZ 16, v0x62684b83a000_0, v0x62684b8384c0_0, v0x62684b817de0_0, C4<>;
L_0x62684b83c570 .functor MUXZ 16, v0x62684b812d00_0, v0x62684b835720_0, v0x62684b8346e0_0, C4<>;
S_0x62684b7e1ff0 .scope module, "alu_inst" "alu" 4 63, 5 5 0, S_0x62684b7d3300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0x62684b7e4ef0_0 .net "a", 15 0, v0x62684b839f10_0;  alias, 1 drivers
v0x62684b7ef240_0 .net "b", 15 0, L_0x62684b83c400;  alias, 1 drivers
v0x62684b8159e0_0 .net "opcode", 3 0, v0x62684b815a80_0;  alias, 1 drivers
v0x62684b812d00_0 .var "result", 15 0;
v0x62684b812da0_0 .var "zero", 0 0;
E_0x62684b81a400 .event edge, v0x62684b8159e0_0, v0x62684b7e4ef0_0, v0x62684b7ef240_0, v0x62684b812d00_0;
S_0x62684b8340e0 .scope module, "cu" "control_unit" 4 23, 6 5 0, S_0x62684b7d3300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
v0x62684b815a80_0 .var "alu_op", 3 0;
v0x62684b817de0_0 .var "alu_src", 0 0;
v0x62684b834390_0 .var "branch", 0 0;
v0x62684b834430_0 .net "instruction", 31 0, L_0x62684b815870;  alias, 1 drivers
v0x62684b834510_0 .var "jump", 0 0;
v0x62684b834620_0 .var "mem_read", 0 0;
v0x62684b8346e0_0 .var "mem_to_reg", 0 0;
v0x62684b8347a0_0 .var "mem_write", 0 0;
v0x62684b834860_0 .net "opcode", 4 0, L_0x62684b83bfd0;  1 drivers
v0x62684b834940_0 .var "reg_write", 0 0;
E_0x62684b818330 .event edge, v0x62684b834860_0;
L_0x62684b83bfd0 .part L_0x62684b815870, 27, 5;
S_0x62684b834b20 .scope module, "data_mem" "memory" 4 73, 7 5 0, S_0x62684b7d3300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 16 "data_out";
v0x62684b8354e0_0 .net "addr", 15 0, v0x62684b812d00_0;  alias, 1 drivers
v0x62684b8355c0_0 .net "clk", 0 0, v0x62684b83bd10_0;  alias, 1 drivers
v0x62684b835660_0 .net "data_in", 15 0, v0x62684b83a000_0;  alias, 1 drivers
v0x62684b835720_0 .var "data_out", 15 0;
v0x62684b835800 .array "mem", 255 0, 15 0;
v0x62684b838120_0 .net "we", 0 0, v0x62684b8347a0_0;  alias, 1 drivers
v0x62684b835800_0 .array/port v0x62684b835800, 0;
v0x62684b835800_1 .array/port v0x62684b835800, 1;
v0x62684b835800_2 .array/port v0x62684b835800, 2;
E_0x62684b81a560/0 .event edge, v0x62684b812d00_0, v0x62684b835800_0, v0x62684b835800_1, v0x62684b835800_2;
v0x62684b835800_3 .array/port v0x62684b835800, 3;
v0x62684b835800_4 .array/port v0x62684b835800, 4;
v0x62684b835800_5 .array/port v0x62684b835800, 5;
v0x62684b835800_6 .array/port v0x62684b835800, 6;
E_0x62684b81a560/1 .event edge, v0x62684b835800_3, v0x62684b835800_4, v0x62684b835800_5, v0x62684b835800_6;
v0x62684b835800_7 .array/port v0x62684b835800, 7;
v0x62684b835800_8 .array/port v0x62684b835800, 8;
v0x62684b835800_9 .array/port v0x62684b835800, 9;
v0x62684b835800_10 .array/port v0x62684b835800, 10;
E_0x62684b81a560/2 .event edge, v0x62684b835800_7, v0x62684b835800_8, v0x62684b835800_9, v0x62684b835800_10;
v0x62684b835800_11 .array/port v0x62684b835800, 11;
v0x62684b835800_12 .array/port v0x62684b835800, 12;
v0x62684b835800_13 .array/port v0x62684b835800, 13;
v0x62684b835800_14 .array/port v0x62684b835800, 14;
E_0x62684b81a560/3 .event edge, v0x62684b835800_11, v0x62684b835800_12, v0x62684b835800_13, v0x62684b835800_14;
v0x62684b835800_15 .array/port v0x62684b835800, 15;
v0x62684b835800_16 .array/port v0x62684b835800, 16;
v0x62684b835800_17 .array/port v0x62684b835800, 17;
v0x62684b835800_18 .array/port v0x62684b835800, 18;
E_0x62684b81a560/4 .event edge, v0x62684b835800_15, v0x62684b835800_16, v0x62684b835800_17, v0x62684b835800_18;
v0x62684b835800_19 .array/port v0x62684b835800, 19;
v0x62684b835800_20 .array/port v0x62684b835800, 20;
v0x62684b835800_21 .array/port v0x62684b835800, 21;
v0x62684b835800_22 .array/port v0x62684b835800, 22;
E_0x62684b81a560/5 .event edge, v0x62684b835800_19, v0x62684b835800_20, v0x62684b835800_21, v0x62684b835800_22;
v0x62684b835800_23 .array/port v0x62684b835800, 23;
v0x62684b835800_24 .array/port v0x62684b835800, 24;
v0x62684b835800_25 .array/port v0x62684b835800, 25;
v0x62684b835800_26 .array/port v0x62684b835800, 26;
E_0x62684b81a560/6 .event edge, v0x62684b835800_23, v0x62684b835800_24, v0x62684b835800_25, v0x62684b835800_26;
v0x62684b835800_27 .array/port v0x62684b835800, 27;
v0x62684b835800_28 .array/port v0x62684b835800, 28;
v0x62684b835800_29 .array/port v0x62684b835800, 29;
v0x62684b835800_30 .array/port v0x62684b835800, 30;
E_0x62684b81a560/7 .event edge, v0x62684b835800_27, v0x62684b835800_28, v0x62684b835800_29, v0x62684b835800_30;
v0x62684b835800_31 .array/port v0x62684b835800, 31;
v0x62684b835800_32 .array/port v0x62684b835800, 32;
v0x62684b835800_33 .array/port v0x62684b835800, 33;
v0x62684b835800_34 .array/port v0x62684b835800, 34;
E_0x62684b81a560/8 .event edge, v0x62684b835800_31, v0x62684b835800_32, v0x62684b835800_33, v0x62684b835800_34;
v0x62684b835800_35 .array/port v0x62684b835800, 35;
v0x62684b835800_36 .array/port v0x62684b835800, 36;
v0x62684b835800_37 .array/port v0x62684b835800, 37;
v0x62684b835800_38 .array/port v0x62684b835800, 38;
E_0x62684b81a560/9 .event edge, v0x62684b835800_35, v0x62684b835800_36, v0x62684b835800_37, v0x62684b835800_38;
v0x62684b835800_39 .array/port v0x62684b835800, 39;
v0x62684b835800_40 .array/port v0x62684b835800, 40;
v0x62684b835800_41 .array/port v0x62684b835800, 41;
v0x62684b835800_42 .array/port v0x62684b835800, 42;
E_0x62684b81a560/10 .event edge, v0x62684b835800_39, v0x62684b835800_40, v0x62684b835800_41, v0x62684b835800_42;
v0x62684b835800_43 .array/port v0x62684b835800, 43;
v0x62684b835800_44 .array/port v0x62684b835800, 44;
v0x62684b835800_45 .array/port v0x62684b835800, 45;
v0x62684b835800_46 .array/port v0x62684b835800, 46;
E_0x62684b81a560/11 .event edge, v0x62684b835800_43, v0x62684b835800_44, v0x62684b835800_45, v0x62684b835800_46;
v0x62684b835800_47 .array/port v0x62684b835800, 47;
v0x62684b835800_48 .array/port v0x62684b835800, 48;
v0x62684b835800_49 .array/port v0x62684b835800, 49;
v0x62684b835800_50 .array/port v0x62684b835800, 50;
E_0x62684b81a560/12 .event edge, v0x62684b835800_47, v0x62684b835800_48, v0x62684b835800_49, v0x62684b835800_50;
v0x62684b835800_51 .array/port v0x62684b835800, 51;
v0x62684b835800_52 .array/port v0x62684b835800, 52;
v0x62684b835800_53 .array/port v0x62684b835800, 53;
v0x62684b835800_54 .array/port v0x62684b835800, 54;
E_0x62684b81a560/13 .event edge, v0x62684b835800_51, v0x62684b835800_52, v0x62684b835800_53, v0x62684b835800_54;
v0x62684b835800_55 .array/port v0x62684b835800, 55;
v0x62684b835800_56 .array/port v0x62684b835800, 56;
v0x62684b835800_57 .array/port v0x62684b835800, 57;
v0x62684b835800_58 .array/port v0x62684b835800, 58;
E_0x62684b81a560/14 .event edge, v0x62684b835800_55, v0x62684b835800_56, v0x62684b835800_57, v0x62684b835800_58;
v0x62684b835800_59 .array/port v0x62684b835800, 59;
v0x62684b835800_60 .array/port v0x62684b835800, 60;
v0x62684b835800_61 .array/port v0x62684b835800, 61;
v0x62684b835800_62 .array/port v0x62684b835800, 62;
E_0x62684b81a560/15 .event edge, v0x62684b835800_59, v0x62684b835800_60, v0x62684b835800_61, v0x62684b835800_62;
v0x62684b835800_63 .array/port v0x62684b835800, 63;
v0x62684b835800_64 .array/port v0x62684b835800, 64;
v0x62684b835800_65 .array/port v0x62684b835800, 65;
v0x62684b835800_66 .array/port v0x62684b835800, 66;
E_0x62684b81a560/16 .event edge, v0x62684b835800_63, v0x62684b835800_64, v0x62684b835800_65, v0x62684b835800_66;
v0x62684b835800_67 .array/port v0x62684b835800, 67;
v0x62684b835800_68 .array/port v0x62684b835800, 68;
v0x62684b835800_69 .array/port v0x62684b835800, 69;
v0x62684b835800_70 .array/port v0x62684b835800, 70;
E_0x62684b81a560/17 .event edge, v0x62684b835800_67, v0x62684b835800_68, v0x62684b835800_69, v0x62684b835800_70;
v0x62684b835800_71 .array/port v0x62684b835800, 71;
v0x62684b835800_72 .array/port v0x62684b835800, 72;
v0x62684b835800_73 .array/port v0x62684b835800, 73;
v0x62684b835800_74 .array/port v0x62684b835800, 74;
E_0x62684b81a560/18 .event edge, v0x62684b835800_71, v0x62684b835800_72, v0x62684b835800_73, v0x62684b835800_74;
v0x62684b835800_75 .array/port v0x62684b835800, 75;
v0x62684b835800_76 .array/port v0x62684b835800, 76;
v0x62684b835800_77 .array/port v0x62684b835800, 77;
v0x62684b835800_78 .array/port v0x62684b835800, 78;
E_0x62684b81a560/19 .event edge, v0x62684b835800_75, v0x62684b835800_76, v0x62684b835800_77, v0x62684b835800_78;
v0x62684b835800_79 .array/port v0x62684b835800, 79;
v0x62684b835800_80 .array/port v0x62684b835800, 80;
v0x62684b835800_81 .array/port v0x62684b835800, 81;
v0x62684b835800_82 .array/port v0x62684b835800, 82;
E_0x62684b81a560/20 .event edge, v0x62684b835800_79, v0x62684b835800_80, v0x62684b835800_81, v0x62684b835800_82;
v0x62684b835800_83 .array/port v0x62684b835800, 83;
v0x62684b835800_84 .array/port v0x62684b835800, 84;
v0x62684b835800_85 .array/port v0x62684b835800, 85;
v0x62684b835800_86 .array/port v0x62684b835800, 86;
E_0x62684b81a560/21 .event edge, v0x62684b835800_83, v0x62684b835800_84, v0x62684b835800_85, v0x62684b835800_86;
v0x62684b835800_87 .array/port v0x62684b835800, 87;
v0x62684b835800_88 .array/port v0x62684b835800, 88;
v0x62684b835800_89 .array/port v0x62684b835800, 89;
v0x62684b835800_90 .array/port v0x62684b835800, 90;
E_0x62684b81a560/22 .event edge, v0x62684b835800_87, v0x62684b835800_88, v0x62684b835800_89, v0x62684b835800_90;
v0x62684b835800_91 .array/port v0x62684b835800, 91;
v0x62684b835800_92 .array/port v0x62684b835800, 92;
v0x62684b835800_93 .array/port v0x62684b835800, 93;
v0x62684b835800_94 .array/port v0x62684b835800, 94;
E_0x62684b81a560/23 .event edge, v0x62684b835800_91, v0x62684b835800_92, v0x62684b835800_93, v0x62684b835800_94;
v0x62684b835800_95 .array/port v0x62684b835800, 95;
v0x62684b835800_96 .array/port v0x62684b835800, 96;
v0x62684b835800_97 .array/port v0x62684b835800, 97;
v0x62684b835800_98 .array/port v0x62684b835800, 98;
E_0x62684b81a560/24 .event edge, v0x62684b835800_95, v0x62684b835800_96, v0x62684b835800_97, v0x62684b835800_98;
v0x62684b835800_99 .array/port v0x62684b835800, 99;
v0x62684b835800_100 .array/port v0x62684b835800, 100;
v0x62684b835800_101 .array/port v0x62684b835800, 101;
v0x62684b835800_102 .array/port v0x62684b835800, 102;
E_0x62684b81a560/25 .event edge, v0x62684b835800_99, v0x62684b835800_100, v0x62684b835800_101, v0x62684b835800_102;
v0x62684b835800_103 .array/port v0x62684b835800, 103;
v0x62684b835800_104 .array/port v0x62684b835800, 104;
v0x62684b835800_105 .array/port v0x62684b835800, 105;
v0x62684b835800_106 .array/port v0x62684b835800, 106;
E_0x62684b81a560/26 .event edge, v0x62684b835800_103, v0x62684b835800_104, v0x62684b835800_105, v0x62684b835800_106;
v0x62684b835800_107 .array/port v0x62684b835800, 107;
v0x62684b835800_108 .array/port v0x62684b835800, 108;
v0x62684b835800_109 .array/port v0x62684b835800, 109;
v0x62684b835800_110 .array/port v0x62684b835800, 110;
E_0x62684b81a560/27 .event edge, v0x62684b835800_107, v0x62684b835800_108, v0x62684b835800_109, v0x62684b835800_110;
v0x62684b835800_111 .array/port v0x62684b835800, 111;
v0x62684b835800_112 .array/port v0x62684b835800, 112;
v0x62684b835800_113 .array/port v0x62684b835800, 113;
v0x62684b835800_114 .array/port v0x62684b835800, 114;
E_0x62684b81a560/28 .event edge, v0x62684b835800_111, v0x62684b835800_112, v0x62684b835800_113, v0x62684b835800_114;
v0x62684b835800_115 .array/port v0x62684b835800, 115;
v0x62684b835800_116 .array/port v0x62684b835800, 116;
v0x62684b835800_117 .array/port v0x62684b835800, 117;
v0x62684b835800_118 .array/port v0x62684b835800, 118;
E_0x62684b81a560/29 .event edge, v0x62684b835800_115, v0x62684b835800_116, v0x62684b835800_117, v0x62684b835800_118;
v0x62684b835800_119 .array/port v0x62684b835800, 119;
v0x62684b835800_120 .array/port v0x62684b835800, 120;
v0x62684b835800_121 .array/port v0x62684b835800, 121;
v0x62684b835800_122 .array/port v0x62684b835800, 122;
E_0x62684b81a560/30 .event edge, v0x62684b835800_119, v0x62684b835800_120, v0x62684b835800_121, v0x62684b835800_122;
v0x62684b835800_123 .array/port v0x62684b835800, 123;
v0x62684b835800_124 .array/port v0x62684b835800, 124;
v0x62684b835800_125 .array/port v0x62684b835800, 125;
v0x62684b835800_126 .array/port v0x62684b835800, 126;
E_0x62684b81a560/31 .event edge, v0x62684b835800_123, v0x62684b835800_124, v0x62684b835800_125, v0x62684b835800_126;
v0x62684b835800_127 .array/port v0x62684b835800, 127;
v0x62684b835800_128 .array/port v0x62684b835800, 128;
v0x62684b835800_129 .array/port v0x62684b835800, 129;
v0x62684b835800_130 .array/port v0x62684b835800, 130;
E_0x62684b81a560/32 .event edge, v0x62684b835800_127, v0x62684b835800_128, v0x62684b835800_129, v0x62684b835800_130;
v0x62684b835800_131 .array/port v0x62684b835800, 131;
v0x62684b835800_132 .array/port v0x62684b835800, 132;
v0x62684b835800_133 .array/port v0x62684b835800, 133;
v0x62684b835800_134 .array/port v0x62684b835800, 134;
E_0x62684b81a560/33 .event edge, v0x62684b835800_131, v0x62684b835800_132, v0x62684b835800_133, v0x62684b835800_134;
v0x62684b835800_135 .array/port v0x62684b835800, 135;
v0x62684b835800_136 .array/port v0x62684b835800, 136;
v0x62684b835800_137 .array/port v0x62684b835800, 137;
v0x62684b835800_138 .array/port v0x62684b835800, 138;
E_0x62684b81a560/34 .event edge, v0x62684b835800_135, v0x62684b835800_136, v0x62684b835800_137, v0x62684b835800_138;
v0x62684b835800_139 .array/port v0x62684b835800, 139;
v0x62684b835800_140 .array/port v0x62684b835800, 140;
v0x62684b835800_141 .array/port v0x62684b835800, 141;
v0x62684b835800_142 .array/port v0x62684b835800, 142;
E_0x62684b81a560/35 .event edge, v0x62684b835800_139, v0x62684b835800_140, v0x62684b835800_141, v0x62684b835800_142;
v0x62684b835800_143 .array/port v0x62684b835800, 143;
v0x62684b835800_144 .array/port v0x62684b835800, 144;
v0x62684b835800_145 .array/port v0x62684b835800, 145;
v0x62684b835800_146 .array/port v0x62684b835800, 146;
E_0x62684b81a560/36 .event edge, v0x62684b835800_143, v0x62684b835800_144, v0x62684b835800_145, v0x62684b835800_146;
v0x62684b835800_147 .array/port v0x62684b835800, 147;
v0x62684b835800_148 .array/port v0x62684b835800, 148;
v0x62684b835800_149 .array/port v0x62684b835800, 149;
v0x62684b835800_150 .array/port v0x62684b835800, 150;
E_0x62684b81a560/37 .event edge, v0x62684b835800_147, v0x62684b835800_148, v0x62684b835800_149, v0x62684b835800_150;
v0x62684b835800_151 .array/port v0x62684b835800, 151;
v0x62684b835800_152 .array/port v0x62684b835800, 152;
v0x62684b835800_153 .array/port v0x62684b835800, 153;
v0x62684b835800_154 .array/port v0x62684b835800, 154;
E_0x62684b81a560/38 .event edge, v0x62684b835800_151, v0x62684b835800_152, v0x62684b835800_153, v0x62684b835800_154;
v0x62684b835800_155 .array/port v0x62684b835800, 155;
v0x62684b835800_156 .array/port v0x62684b835800, 156;
v0x62684b835800_157 .array/port v0x62684b835800, 157;
v0x62684b835800_158 .array/port v0x62684b835800, 158;
E_0x62684b81a560/39 .event edge, v0x62684b835800_155, v0x62684b835800_156, v0x62684b835800_157, v0x62684b835800_158;
v0x62684b835800_159 .array/port v0x62684b835800, 159;
v0x62684b835800_160 .array/port v0x62684b835800, 160;
v0x62684b835800_161 .array/port v0x62684b835800, 161;
v0x62684b835800_162 .array/port v0x62684b835800, 162;
E_0x62684b81a560/40 .event edge, v0x62684b835800_159, v0x62684b835800_160, v0x62684b835800_161, v0x62684b835800_162;
v0x62684b835800_163 .array/port v0x62684b835800, 163;
v0x62684b835800_164 .array/port v0x62684b835800, 164;
v0x62684b835800_165 .array/port v0x62684b835800, 165;
v0x62684b835800_166 .array/port v0x62684b835800, 166;
E_0x62684b81a560/41 .event edge, v0x62684b835800_163, v0x62684b835800_164, v0x62684b835800_165, v0x62684b835800_166;
v0x62684b835800_167 .array/port v0x62684b835800, 167;
v0x62684b835800_168 .array/port v0x62684b835800, 168;
v0x62684b835800_169 .array/port v0x62684b835800, 169;
v0x62684b835800_170 .array/port v0x62684b835800, 170;
E_0x62684b81a560/42 .event edge, v0x62684b835800_167, v0x62684b835800_168, v0x62684b835800_169, v0x62684b835800_170;
v0x62684b835800_171 .array/port v0x62684b835800, 171;
v0x62684b835800_172 .array/port v0x62684b835800, 172;
v0x62684b835800_173 .array/port v0x62684b835800, 173;
v0x62684b835800_174 .array/port v0x62684b835800, 174;
E_0x62684b81a560/43 .event edge, v0x62684b835800_171, v0x62684b835800_172, v0x62684b835800_173, v0x62684b835800_174;
v0x62684b835800_175 .array/port v0x62684b835800, 175;
v0x62684b835800_176 .array/port v0x62684b835800, 176;
v0x62684b835800_177 .array/port v0x62684b835800, 177;
v0x62684b835800_178 .array/port v0x62684b835800, 178;
E_0x62684b81a560/44 .event edge, v0x62684b835800_175, v0x62684b835800_176, v0x62684b835800_177, v0x62684b835800_178;
v0x62684b835800_179 .array/port v0x62684b835800, 179;
v0x62684b835800_180 .array/port v0x62684b835800, 180;
v0x62684b835800_181 .array/port v0x62684b835800, 181;
v0x62684b835800_182 .array/port v0x62684b835800, 182;
E_0x62684b81a560/45 .event edge, v0x62684b835800_179, v0x62684b835800_180, v0x62684b835800_181, v0x62684b835800_182;
v0x62684b835800_183 .array/port v0x62684b835800, 183;
v0x62684b835800_184 .array/port v0x62684b835800, 184;
v0x62684b835800_185 .array/port v0x62684b835800, 185;
v0x62684b835800_186 .array/port v0x62684b835800, 186;
E_0x62684b81a560/46 .event edge, v0x62684b835800_183, v0x62684b835800_184, v0x62684b835800_185, v0x62684b835800_186;
v0x62684b835800_187 .array/port v0x62684b835800, 187;
v0x62684b835800_188 .array/port v0x62684b835800, 188;
v0x62684b835800_189 .array/port v0x62684b835800, 189;
v0x62684b835800_190 .array/port v0x62684b835800, 190;
E_0x62684b81a560/47 .event edge, v0x62684b835800_187, v0x62684b835800_188, v0x62684b835800_189, v0x62684b835800_190;
v0x62684b835800_191 .array/port v0x62684b835800, 191;
v0x62684b835800_192 .array/port v0x62684b835800, 192;
v0x62684b835800_193 .array/port v0x62684b835800, 193;
v0x62684b835800_194 .array/port v0x62684b835800, 194;
E_0x62684b81a560/48 .event edge, v0x62684b835800_191, v0x62684b835800_192, v0x62684b835800_193, v0x62684b835800_194;
v0x62684b835800_195 .array/port v0x62684b835800, 195;
v0x62684b835800_196 .array/port v0x62684b835800, 196;
v0x62684b835800_197 .array/port v0x62684b835800, 197;
v0x62684b835800_198 .array/port v0x62684b835800, 198;
E_0x62684b81a560/49 .event edge, v0x62684b835800_195, v0x62684b835800_196, v0x62684b835800_197, v0x62684b835800_198;
v0x62684b835800_199 .array/port v0x62684b835800, 199;
v0x62684b835800_200 .array/port v0x62684b835800, 200;
v0x62684b835800_201 .array/port v0x62684b835800, 201;
v0x62684b835800_202 .array/port v0x62684b835800, 202;
E_0x62684b81a560/50 .event edge, v0x62684b835800_199, v0x62684b835800_200, v0x62684b835800_201, v0x62684b835800_202;
v0x62684b835800_203 .array/port v0x62684b835800, 203;
v0x62684b835800_204 .array/port v0x62684b835800, 204;
v0x62684b835800_205 .array/port v0x62684b835800, 205;
v0x62684b835800_206 .array/port v0x62684b835800, 206;
E_0x62684b81a560/51 .event edge, v0x62684b835800_203, v0x62684b835800_204, v0x62684b835800_205, v0x62684b835800_206;
v0x62684b835800_207 .array/port v0x62684b835800, 207;
v0x62684b835800_208 .array/port v0x62684b835800, 208;
v0x62684b835800_209 .array/port v0x62684b835800, 209;
v0x62684b835800_210 .array/port v0x62684b835800, 210;
E_0x62684b81a560/52 .event edge, v0x62684b835800_207, v0x62684b835800_208, v0x62684b835800_209, v0x62684b835800_210;
v0x62684b835800_211 .array/port v0x62684b835800, 211;
v0x62684b835800_212 .array/port v0x62684b835800, 212;
v0x62684b835800_213 .array/port v0x62684b835800, 213;
v0x62684b835800_214 .array/port v0x62684b835800, 214;
E_0x62684b81a560/53 .event edge, v0x62684b835800_211, v0x62684b835800_212, v0x62684b835800_213, v0x62684b835800_214;
v0x62684b835800_215 .array/port v0x62684b835800, 215;
v0x62684b835800_216 .array/port v0x62684b835800, 216;
v0x62684b835800_217 .array/port v0x62684b835800, 217;
v0x62684b835800_218 .array/port v0x62684b835800, 218;
E_0x62684b81a560/54 .event edge, v0x62684b835800_215, v0x62684b835800_216, v0x62684b835800_217, v0x62684b835800_218;
v0x62684b835800_219 .array/port v0x62684b835800, 219;
v0x62684b835800_220 .array/port v0x62684b835800, 220;
v0x62684b835800_221 .array/port v0x62684b835800, 221;
v0x62684b835800_222 .array/port v0x62684b835800, 222;
E_0x62684b81a560/55 .event edge, v0x62684b835800_219, v0x62684b835800_220, v0x62684b835800_221, v0x62684b835800_222;
v0x62684b835800_223 .array/port v0x62684b835800, 223;
v0x62684b835800_224 .array/port v0x62684b835800, 224;
v0x62684b835800_225 .array/port v0x62684b835800, 225;
v0x62684b835800_226 .array/port v0x62684b835800, 226;
E_0x62684b81a560/56 .event edge, v0x62684b835800_223, v0x62684b835800_224, v0x62684b835800_225, v0x62684b835800_226;
v0x62684b835800_227 .array/port v0x62684b835800, 227;
v0x62684b835800_228 .array/port v0x62684b835800, 228;
v0x62684b835800_229 .array/port v0x62684b835800, 229;
v0x62684b835800_230 .array/port v0x62684b835800, 230;
E_0x62684b81a560/57 .event edge, v0x62684b835800_227, v0x62684b835800_228, v0x62684b835800_229, v0x62684b835800_230;
v0x62684b835800_231 .array/port v0x62684b835800, 231;
v0x62684b835800_232 .array/port v0x62684b835800, 232;
v0x62684b835800_233 .array/port v0x62684b835800, 233;
v0x62684b835800_234 .array/port v0x62684b835800, 234;
E_0x62684b81a560/58 .event edge, v0x62684b835800_231, v0x62684b835800_232, v0x62684b835800_233, v0x62684b835800_234;
v0x62684b835800_235 .array/port v0x62684b835800, 235;
v0x62684b835800_236 .array/port v0x62684b835800, 236;
v0x62684b835800_237 .array/port v0x62684b835800, 237;
v0x62684b835800_238 .array/port v0x62684b835800, 238;
E_0x62684b81a560/59 .event edge, v0x62684b835800_235, v0x62684b835800_236, v0x62684b835800_237, v0x62684b835800_238;
v0x62684b835800_239 .array/port v0x62684b835800, 239;
v0x62684b835800_240 .array/port v0x62684b835800, 240;
v0x62684b835800_241 .array/port v0x62684b835800, 241;
v0x62684b835800_242 .array/port v0x62684b835800, 242;
E_0x62684b81a560/60 .event edge, v0x62684b835800_239, v0x62684b835800_240, v0x62684b835800_241, v0x62684b835800_242;
v0x62684b835800_243 .array/port v0x62684b835800, 243;
v0x62684b835800_244 .array/port v0x62684b835800, 244;
v0x62684b835800_245 .array/port v0x62684b835800, 245;
v0x62684b835800_246 .array/port v0x62684b835800, 246;
E_0x62684b81a560/61 .event edge, v0x62684b835800_243, v0x62684b835800_244, v0x62684b835800_245, v0x62684b835800_246;
v0x62684b835800_247 .array/port v0x62684b835800, 247;
v0x62684b835800_248 .array/port v0x62684b835800, 248;
v0x62684b835800_249 .array/port v0x62684b835800, 249;
v0x62684b835800_250 .array/port v0x62684b835800, 250;
E_0x62684b81a560/62 .event edge, v0x62684b835800_247, v0x62684b835800_248, v0x62684b835800_249, v0x62684b835800_250;
v0x62684b835800_251 .array/port v0x62684b835800, 251;
v0x62684b835800_252 .array/port v0x62684b835800, 252;
v0x62684b835800_253 .array/port v0x62684b835800, 253;
v0x62684b835800_254 .array/port v0x62684b835800, 254;
E_0x62684b81a560/63 .event edge, v0x62684b835800_251, v0x62684b835800_252, v0x62684b835800_253, v0x62684b835800_254;
v0x62684b835800_255 .array/port v0x62684b835800, 255;
E_0x62684b81a560/64 .event edge, v0x62684b835800_255;
E_0x62684b81a560 .event/or E_0x62684b81a560/0, E_0x62684b81a560/1, E_0x62684b81a560/2, E_0x62684b81a560/3, E_0x62684b81a560/4, E_0x62684b81a560/5, E_0x62684b81a560/6, E_0x62684b81a560/7, E_0x62684b81a560/8, E_0x62684b81a560/9, E_0x62684b81a560/10, E_0x62684b81a560/11, E_0x62684b81a560/12, E_0x62684b81a560/13, E_0x62684b81a560/14, E_0x62684b81a560/15, E_0x62684b81a560/16, E_0x62684b81a560/17, E_0x62684b81a560/18, E_0x62684b81a560/19, E_0x62684b81a560/20, E_0x62684b81a560/21, E_0x62684b81a560/22, E_0x62684b81a560/23, E_0x62684b81a560/24, E_0x62684b81a560/25, E_0x62684b81a560/26, E_0x62684b81a560/27, E_0x62684b81a560/28, E_0x62684b81a560/29, E_0x62684b81a560/30, E_0x62684b81a560/31, E_0x62684b81a560/32, E_0x62684b81a560/33, E_0x62684b81a560/34, E_0x62684b81a560/35, E_0x62684b81a560/36, E_0x62684b81a560/37, E_0x62684b81a560/38, E_0x62684b81a560/39, E_0x62684b81a560/40, E_0x62684b81a560/41, E_0x62684b81a560/42, E_0x62684b81a560/43, E_0x62684b81a560/44, E_0x62684b81a560/45, E_0x62684b81a560/46, E_0x62684b81a560/47, E_0x62684b81a560/48, E_0x62684b81a560/49, E_0x62684b81a560/50, E_0x62684b81a560/51, E_0x62684b81a560/52, E_0x62684b81a560/53, E_0x62684b81a560/54, E_0x62684b81a560/55, E_0x62684b81a560/56, E_0x62684b81a560/57, E_0x62684b81a560/58, E_0x62684b81a560/59, E_0x62684b81a560/60, E_0x62684b81a560/61, E_0x62684b81a560/62, E_0x62684b81a560/63, E_0x62684b81a560/64;
E_0x62684b81a680 .event posedge, v0x62684b8355c0_0;
S_0x62684b838240 .scope module, "ig" "imm_gen" 4 54, 8 5 0, S_0x62684b7d3300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 16 "imm_out";
v0x62684b8384c0_0 .var "imm_out", 15 0;
v0x62684b8385c0_0 .net "instruction", 31 0, L_0x62684b815870;  alias, 1 drivers
v0x62684b838680_0 .net "opcode", 4 0, L_0x62684b83c360;  1 drivers
E_0x62684b838440 .event edge, v0x62684b838680_0, v0x62684b834430_0;
L_0x62684b83c360 .part L_0x62684b815870, 27, 5;
S_0x62684b838780 .scope module, "instr_mem_inst" "instr_mem" 4 16, 9 5 0, S_0x62684b7d3300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 32 "data_out";
L_0x62684b815870 .functor BUFZ 32, L_0x62684b83bec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62684b8389f0_0 .net *"_ivl_0", 31 0, L_0x62684b83bec0;  1 drivers
v0x62684b838af0_0 .net "addr", 15 0, v0x62684b83b500_0;  1 drivers
v0x62684b838bd0_0 .net "data_out", 31 0, L_0x62684b815870;  alias, 1 drivers
v0x62684b838cc0_0 .var/i "i", 31 0;
v0x62684b838da0 .array "mem", 255 0, 31 0;
L_0x62684b83bec0 .array/port v0x62684b838da0, v0x62684b83b500_0;
S_0x62684b838f10 .scope module, "pcupd" "pc_update" 4 85, 10 5 0, S_0x62684b7d3300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /INPUT 16 "imm";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 32 "instruction";
    .port_info 6 /INPUT 16 "target_address";
    .port_info 7 /OUTPUT 16 "next_pc";
v0x62684b8391c0_0 .net "branch", 0 0, v0x62684b834390_0;  alias, 1 drivers
v0x62684b839280_0 .net "imm", 15 0, v0x62684b8384c0_0;  alias, 1 drivers
v0x62684b839320_0 .net "instruction", 31 0, L_0x62684b815870;  alias, 1 drivers
v0x62684b8393f0_0 .net "jump", 0 0, v0x62684b834510_0;  alias, 1 drivers
v0x62684b8394c0_0 .var "next_pc", 15 0;
v0x62684b8395b0_0 .net "pc", 15 0, v0x62684b83b500_0;  alias, 1 drivers
v0x62684b839670_0 .net "target_address", 15 0, v0x62684b812d00_0;  alias, 1 drivers
v0x62684b839760_0 .net "zero", 0 0, v0x62684b812da0_0;  alias, 1 drivers
E_0x62684b839140/0 .event edge, v0x62684b834510_0, v0x62684b812d00_0, v0x62684b834390_0, v0x62684b812da0_0;
E_0x62684b839140/1 .event edge, v0x62684b838af0_0, v0x62684b8384c0_0;
E_0x62684b839140 .event/or E_0x62684b839140/0, E_0x62684b839140/1;
S_0x62684b839930 .scope module, "rf" "register_file" 4 40, 11 5 0, S_0x62684b7d3300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read_addr1";
    .port_info 3 /INPUT 4 "read_addr2";
    .port_info 4 /INPUT 4 "write_addr";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 16 "read_data1";
    .port_info 8 /OUTPUT 16 "read_data2";
v0x62684b839c70_0 .net "clk", 0 0, v0x62684b83bd10_0;  alias, 1 drivers
v0x62684b839d60_0 .net "read_addr1", 3 0, L_0x62684b83c180;  alias, 1 drivers
v0x62684b839e20_0 .net "read_addr2", 3 0, L_0x62684b83c270;  alias, 1 drivers
v0x62684b839f10_0 .var "read_data1", 15 0;
v0x62684b83a000_0 .var "read_data2", 15 0;
v0x62684b83a0f0 .array "registers", 15 0, 15 0;
v0x62684b83a420_0 .net "reset", 0 0, v0x62684b83bdb0_0;  alias, 1 drivers
v0x62684b83a4e0_0 .net "write_addr", 3 0, L_0x62684b83c070;  alias, 1 drivers
v0x62684b83a5c0_0 .net "write_data", 15 0, L_0x62684b83c570;  alias, 1 drivers
v0x62684b83a730_0 .net "write_enable", 0 0, v0x62684b834940_0;  alias, 1 drivers
v0x62684b83a0f0_0 .array/port v0x62684b83a0f0, 0;
v0x62684b83a0f0_1 .array/port v0x62684b83a0f0, 1;
v0x62684b83a0f0_2 .array/port v0x62684b83a0f0, 2;
E_0x62684b839b10/0 .event edge, v0x62684b839d60_0, v0x62684b83a0f0_0, v0x62684b83a0f0_1, v0x62684b83a0f0_2;
v0x62684b83a0f0_3 .array/port v0x62684b83a0f0, 3;
v0x62684b83a0f0_4 .array/port v0x62684b83a0f0, 4;
v0x62684b83a0f0_5 .array/port v0x62684b83a0f0, 5;
v0x62684b83a0f0_6 .array/port v0x62684b83a0f0, 6;
E_0x62684b839b10/1 .event edge, v0x62684b83a0f0_3, v0x62684b83a0f0_4, v0x62684b83a0f0_5, v0x62684b83a0f0_6;
v0x62684b83a0f0_7 .array/port v0x62684b83a0f0, 7;
v0x62684b83a0f0_8 .array/port v0x62684b83a0f0, 8;
v0x62684b83a0f0_9 .array/port v0x62684b83a0f0, 9;
v0x62684b83a0f0_10 .array/port v0x62684b83a0f0, 10;
E_0x62684b839b10/2 .event edge, v0x62684b83a0f0_7, v0x62684b83a0f0_8, v0x62684b83a0f0_9, v0x62684b83a0f0_10;
v0x62684b83a0f0_11 .array/port v0x62684b83a0f0, 11;
v0x62684b83a0f0_12 .array/port v0x62684b83a0f0, 12;
v0x62684b83a0f0_13 .array/port v0x62684b83a0f0, 13;
v0x62684b83a0f0_14 .array/port v0x62684b83a0f0, 14;
E_0x62684b839b10/3 .event edge, v0x62684b83a0f0_11, v0x62684b83a0f0_12, v0x62684b83a0f0_13, v0x62684b83a0f0_14;
v0x62684b83a0f0_15 .array/port v0x62684b83a0f0, 15;
E_0x62684b839b10/4 .event edge, v0x62684b83a0f0_15, v0x62684b839e20_0;
E_0x62684b839b10 .event/or E_0x62684b839b10/0, E_0x62684b839b10/1, E_0x62684b839b10/2, E_0x62684b839b10/3, E_0x62684b839b10/4;
E_0x62684b839c10 .event posedge, v0x62684b83a420_0, v0x62684b8355c0_0;
    .scope S_0x62684b838780;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62684b838cc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x62684b838cc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x62684b838cc0_0;
    %store/vec4a v0x62684b838da0, 4, 0;
    %load/vec4 v0x62684b838cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62684b838cc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 9 16 "$display", "Loading instructions..." {0 0 0};
    %vpi_call/w 9 17 "$readmemh", "program.hex", v0x62684b838da0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x62684b8340e0;
T_1 ;
    %wait E_0x62684b818330;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b834620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b8347a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b8346e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b834390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b834510_0, 0, 1;
    %load/vec4 v0x62684b834860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %jmp T_1.21;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.5 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.11 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %jmp T_1.21;
T_1.12 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %jmp T_1.21;
T_1.13 ;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b8346e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b8347a0_0, 0, 1;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834390_0, 0, 1;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62684b815a80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b817de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834390_0, 0, 1;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834510_0, 0, 1;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834940_0, 0, 1;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b834510_0, 0, 1;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x62684b839930;
T_2 ;
    %wait E_0x62684b839c10;
    %load/vec4 v0x62684b83a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62684b83a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x62684b83a5c0_0;
    %load/vec4 v0x62684b83a4e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b83a0f0, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62684b839930;
T_3 ;
    %wait E_0x62684b839b10;
    %load/vec4 v0x62684b839d60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x62684b83a0f0, 4;
    %store/vec4 v0x62684b839f10_0, 0, 16;
    %load/vec4 v0x62684b839e20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x62684b83a0f0, 4;
    %store/vec4 v0x62684b83a000_0, 0, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x62684b838240;
T_4 ;
    %wait E_0x62684b838440;
    %load/vec4 v0x62684b838680_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %load/vec4 v0x62684b8385c0_0;
    %parti/s 16, 4, 4;
    %store/vec4 v0x62684b8384c0_0, 0, 16;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x62684b8385c0_0;
    %parti/s 16, 4, 4;
    %store/vec4 v0x62684b8384c0_0, 0, 16;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x62684b8385c0_0;
    %parti/s 16, 4, 4;
    %store/vec4 v0x62684b8384c0_0, 0, 16;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x62684b8385c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x62684b8384c0_0, 0, 16;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x62684b8385c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x62684b8384c0_0, 0, 16;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x62684b8385c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x62684b8384c0_0, 0, 16;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x62684b8385c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x62684b8384c0_0, 0, 16;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x62684b8385c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x62684b8384c0_0, 0, 16;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x62684b7e1ff0;
T_5 ;
    %wait E_0x62684b81a400;
    %load/vec4 v0x62684b8159e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.0 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %load/vec4 v0x62684b7ef240_0;
    %add;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.1 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %load/vec4 v0x62684b7ef240_0;
    %sub;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.2 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %load/vec4 v0x62684b7ef240_0;
    %mul;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.3 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %load/vec4 v0x62684b7ef240_0;
    %div;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.4 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %load/vec4 v0x62684b7ef240_0;
    %mod;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %load/vec4 v0x62684b7ef240_0;
    %and;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.6 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %load/vec4 v0x62684b7ef240_0;
    %or;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.7 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %inv;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.8 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.9 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.10 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.11 ;
    %load/vec4 v0x62684b7e4ef0_0;
    %load/vec4 v0x62684b7ef240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0x62684b812d00_0, 0, 16;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %load/vec4 v0x62684b812d00_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x62684b812da0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x62684b834b20;
T_6 ;
    %wait E_0x62684b81a680;
    %load/vec4 v0x62684b838120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x62684b835660_0;
    %ix/getv 3, v0x62684b8354e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62684b835800, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62684b834b20;
T_7 ;
    %wait E_0x62684b81a560;
    %ix/getv 4, v0x62684b8354e0_0;
    %load/vec4a v0x62684b835800, 4;
    %store/vec4 v0x62684b835720_0, 0, 16;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x62684b838f10;
T_8 ;
    %wait E_0x62684b839140;
    %load/vec4 v0x62684b8393f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x62684b839670_0;
    %store/vec4 v0x62684b8394c0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x62684b8391c0_0;
    %load/vec4 v0x62684b839760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x62684b8395b0_0;
    %load/vec4 v0x62684b839280_0;
    %add;
    %store/vec4 v0x62684b8394c0_0, 0, 16;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x62684b8395b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x62684b8394c0_0, 0, 16;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x62684b7d3300;
T_9 ;
    %wait E_0x62684b839c10;
    %load/vec4 v0x62684b83b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62684b83b500_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x62684b83b460_0;
    %assign/vec4 v0x62684b83b500_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x62684b7d3170;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b83bd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b83bdb0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x62684b7d3170;
T_11 ;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0x62684b83bd10_0;
    %inv;
    %store/vec4 v0x62684b83bd10_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x62684b7d3170;
T_12 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b83bdb0_0, 0, 1;
    %delay 19000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b83bdb0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x62684b7d3170;
T_13 ;
    %vpi_call/w 3 27 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62684b7d3170 {0 0 0};
    %vpi_call/w 3 29 "$display", "Starting simulation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62684b83bdb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62684b83bdb0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x62684b7d3170;
T_14 ;
    %vpi_call/w 3 40 "$display", "Time\011PC\011Instr\011         R0\011 R1\011 R2\011 R3\011 R4\011 R5\011 R6\011 R7\011 R8\011 R9\011 R10\011 R11\011 R12\011 R13\011 R14\011   R15" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x62684b7d3170;
T_15 ;
    %wait E_0x62684b81a680;
    %vpi_call/w 3 45 "$display", "%0t\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%d", $time, v0x62684b83b500_0, &A<v0x62684b838da0, v0x62684b83b500_0 >, &A<v0x62684b83a0f0, 0>, &A<v0x62684b83a0f0, 1>, &A<v0x62684b83a0f0, 2>, &A<v0x62684b83a0f0, 3>, &A<v0x62684b83a0f0, 4>, &A<v0x62684b83a0f0, 5>, &A<v0x62684b83a0f0, 6>, &A<v0x62684b83a0f0, 7>, &A<v0x62684b83a0f0, 8>, &A<v0x62684b83a0f0, 9>, &A<v0x62684b83a0f0, 10>, &A<v0x62684b83a0f0, 11>, &A<v0x62684b83a0f0, 12>, &A<v0x62684b83a0f0, 13>, &A<v0x62684b83a0f0, 14>, &A<v0x62684b83a0f0, 15> {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0x62684b7d3170;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 71 "$display", "\012=== Simulation complete: program.hex executed successfully ===" {0 0 0};
    %vpi_call/w 3 72 "$display", "Final register file contents:" {0 0 0};
    %vpi_call/w 3 73 "$display", "R0:%h, R1:%h, R2:%h, R3:%h, R4:%h,R5:%h, R6:%h, R7:%h, R8:%h, R9:%h, R10:%h, R11:%h, R12:%h, R13:%h, R14:%h, R15:%h", &A<v0x62684b83a0f0, 0>, &A<v0x62684b83a0f0, 1>, &A<v0x62684b83a0f0, 2>, &A<v0x62684b83a0f0, 3>, &A<v0x62684b83a0f0, 4>, &A<v0x62684b83a0f0, 5>, &A<v0x62684b83a0f0, 6>, &A<v0x62684b83a0f0, 7>, &A<v0x62684b83a0f0, 8>, &A<v0x62684b83a0f0, 9>, &A<v0x62684b83a0f0, 10>, &A<v0x62684b83a0f0, 11>, &A<v0x62684b83a0f0, 12>, &A<v0x62684b83a0f0, 13>, &A<v0x62684b83a0f0, 14>, &A<v0x62684b83a0f0, 15> {0 0 0};
    %vpi_call/w 3 91 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "../testbench/processor_tb.v";
    "../src/processor.v";
    "../src/alu.v";
    "../src/control_unit.v";
    "../src/memory.v";
    "../src/imm_gen.v";
    "../src/instr_mem.v";
    "../src/pc_update.v";
    "../src/register_file.v";
