$date
	Sat Jul  5 14:19:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dmux8way $end
$var wire 1 ! output_h $end
$var wire 1 " output_g $end
$var wire 1 # output_f $end
$var wire 1 $ output_e $end
$var wire 1 % output_d $end
$var wire 1 & output_c $end
$var wire 1 ' output_b $end
$var wire 1 ( output_a $end
$var reg 1 ) input_in $end
$var reg 3 * input_sel [2:0] $end
$scope module dut $end
$var wire 1 ) in $end
$var wire 3 + sel [2:0] $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var wire 1 $ e $end
$var wire 1 % d $end
$var wire 1 & c $end
$var wire 1 ' b $end
$var wire 1 ( a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1(
1)
#5100
0(
1'
b1 *
b1 +
#10100
0'
1&
b10 *
b10 +
#15100
0&
1%
b11 *
b11 +
#20100
0%
1$
b100 *
b100 +
#25100
0$
1#
b101 *
b101 +
#30100
0#
1"
b110 *
b110 +
#35100
0"
1!
b111 *
b111 +
#50100
0!
b0 *
b0 +
0)
#55100
b1 *
b1 +
#60100
b10 *
b10 +
#65100
b11 *
b11 +
#70100
b100 *
b100 +
#75100
b101 *
b101 +
#80100
b110 *
b110 +
#85100
b111 *
b111 +
#90100
