

================================================================
== Vitis HLS Report for 'compute_connectivity_mask'
================================================================
* Date:           Sat Dec 11 19:29:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.515 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+------------+-----------+------------+-----+------------+---------+
        |                                                                                |                                                                      |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |     max    |    min    |     max    | min |     max    |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+------------+-----------+------------+-----+------------+---------+
        |grp_compute_connectivity_mask_Pipeline_1_fu_42                                  |compute_connectivity_mask_Pipeline_1                                  |        3|           ?|  12.000 ns|           ?|    3|           ?|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1                   |        ?|           ?|          ?|           ?|    ?|           ?|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2                   |        4|           ?|  16.000 ns|           ?|    4|           ?|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65  |compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4  |        2|  4294836231|   8.000 ns|  17.179 sec|    2|  4294836231|       no|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+------------+-----------+------------+-----+------------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes" [GAT_compute.cpp:413]   --->   Operation 11 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.29ns)   --->   "%mul_ln413 = mul i32 %num_of_nodes_read, i32 %num_of_nodes_read" [GAT_compute.cpp:413]   --->   Operation 12 'mul' 'mul_ln413' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 13 [1/2] (2.29ns)   --->   "%mul_ln413 = mul i32 %num_of_nodes_read, i32 %num_of_nodes_read" [GAT_compute.cpp:413]   --->   Operation 13 'mul' 'mul_ln413' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges" [GAT_compute.cpp:413]   --->   Operation 17 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln413 = icmp_eq  i32 %mul_ln413, i32 0" [GAT_compute.cpp:413]   --->   Operation 18 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln413 = br i1 %icmp_ln413, void %memset.loop.preheader, void %split" [GAT_compute.cpp:413]   --->   Operation 19 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln413 = call void @compute_connectivity_mask_Pipeline_1, i32 %mul_ln413, i32 %connectivity_mask" [GAT_compute.cpp:413]   --->   Operation 20 'call' 'call_ln413' <Predicate = (!icmp_ln413)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln413 = call void @compute_connectivity_mask_Pipeline_1, i32 %mul_ln413, i32 %connectivity_mask" [GAT_compute.cpp:413]   --->   Operation 21 'call' 'call_ln413' <Predicate = (!icmp_ln413)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln413)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 23 [2/2] (1.24ns)   --->   "%call_ln413 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %num_of_edges_read, i32 %edge_list, i32 %connectivity_mask" [GAT_compute.cpp:413]   --->   Operation 23 'call' 'call_ln413' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.85>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln413 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %num_of_edges_read, i32 %edge_list, i32 %connectivity_mask" [GAT_compute.cpp:413]   --->   Operation 24 'call' 'call_ln413' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln428 = icmp_sgt  i32 %num_of_nodes_read, i32 0" [GAT_compute.cpp:428]   --->   Operation 25 'icmp' 'icmp_ln428' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln428 = br i1 %icmp_ln428, void %._crit_edge16, void %.lr.ph20" [GAT_compute.cpp:428]   --->   Operation 26 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i32 %num_of_nodes_read" [GAT_compute.cpp:428]   --->   Operation 27 'trunc' 'trunc_ln428' <Predicate = (icmp_ln428)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i31 %trunc_ln428, i32 %connectivity_mask" [GAT_compute.cpp:428]   --->   Operation 28 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i31 %trunc_ln428" [GAT_compute.cpp:432]   --->   Operation 29 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [2/2] (2.29ns)   --->   "%mul_ln432 = mul i62 %zext_ln432, i62 %zext_ln432" [GAT_compute.cpp:432]   --->   Operation 30 'mul' 'mul_ln432' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i31 %trunc_ln428, i32 %connectivity_mask" [GAT_compute.cpp:428]   --->   Operation 31 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 32 [1/2] (2.29ns)   --->   "%mul_ln432 = mul i62 %zext_ln432, i62 %zext_ln432" [GAT_compute.cpp:432]   --->   Operation 32 'mul' 'mul_ln432' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i31 %trunc_ln428, i62 %mul_ln432, i32 %connectivity_mask_final, i32 %connectivity_mask" [GAT_compute.cpp:428]   --->   Operation 33 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i31 %trunc_ln428, i62 %mul_ln432, i32 %connectivity_mask_final, i32 %connectivity_mask" [GAT_compute.cpp:428]   --->   Operation 34 'call' 'call_ln428' <Predicate = (icmp_ln428)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge16"   --->   Operation 35 'br' 'br_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln442 = ret" [GAT_compute.cpp:442]   --->   Operation 36 'ret' 'ret_ln442' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_of_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ connectivity_mask]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_final]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_of_nodes_read (read       ) [ 00111110000]
mul_ln413         (mul        ) [ 00011000000]
specmemcore_ln0   (specmemcore) [ 00000000000]
specmemcore_ln0   (specmemcore) [ 00000000000]
specmemcore_ln0   (specmemcore) [ 00000000000]
num_of_edges_read (read       ) [ 00001110000]
icmp_ln413        (icmp       ) [ 00011000000]
br_ln413          (br         ) [ 00000000000]
call_ln413        (call       ) [ 00000000000]
br_ln0            (br         ) [ 00000000000]
call_ln413        (call       ) [ 00000000000]
icmp_ln428        (icmp       ) [ 00000011111]
br_ln428          (br         ) [ 00000000000]
trunc_ln428       (trunc      ) [ 00000001111]
zext_ln432        (zext       ) [ 00000000100]
call_ln428        (call       ) [ 00000000000]
mul_ln432         (mul        ) [ 00000000011]
call_ln428        (call       ) [ 00000000000]
br_ln0            (br         ) [ 00000000000]
ret_ln442         (ret        ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_of_edges">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="connectivity_mask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="edge_list">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="connectivity_mask_final">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_connectivity_mask_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="num_of_nodes_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="num_of_edges_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_edges_read/3 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_compute_connectivity_mask_Pipeline_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="1"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln413/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="0" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2"/>
<pin id="52" dir="0" index="2" bw="32" slack="0"/>
<pin id="53" dir="0" index="3" bw="32" slack="0"/>
<pin id="54" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln413/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="31" slack="1"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln428/7 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="31" slack="3"/>
<pin id="68" dir="0" index="2" bw="62" slack="1"/>
<pin id="69" dir="0" index="3" bw="32" slack="0"/>
<pin id="70" dir="0" index="4" bw="32" slack="0"/>
<pin id="71" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln428/9 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln413/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln413_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln413/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln428_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="5"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln428/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln428_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="5"/>
<pin id="93" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln428/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln432_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="1"/>
<pin id="96" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln432/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="31" slack="0"/>
<pin id="99" dir="0" index="1" bw="31" slack="0"/>
<pin id="100" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln432/7 "/>
</bind>
</comp>

<comp id="103" class="1005" name="num_of_nodes_read_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_nodes_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="mul_ln413_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln413 "/>
</bind>
</comp>

<comp id="117" class="1005" name="num_of_edges_read_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2"/>
<pin id="119" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_of_edges_read "/>
</bind>
</comp>

<comp id="122" class="1005" name="icmp_ln413_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln413 "/>
</bind>
</comp>

<comp id="126" class="1005" name="icmp_ln428_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="4"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln428 "/>
</bind>
</comp>

<comp id="130" class="1005" name="trunc_ln428_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="1"/>
<pin id="132" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln428 "/>
</bind>
</comp>

<comp id="137" class="1005" name="zext_ln432_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="62" slack="1"/>
<pin id="139" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln432 "/>
</bind>
</comp>

<comp id="143" class="1005" name="mul_ln432_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="62" slack="1"/>
<pin id="145" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln432 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="49" pin=3"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="65" pin=4"/></net>

<net id="79"><net_src comp="30" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="30" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="30" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="109"><net_src comp="103" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="114"><net_src comp="75" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="120"><net_src comp="36" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="125"><net_src comp="81" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="86" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="91" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="140"><net_src comp="94" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="146"><net_src comp="97" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="65" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connectivity_mask | {3 4 5 6 7 8 }
	Port: connectivity_mask_final | {9 10 }
 - Input state : 
	Port: compute_connectivity_mask : num_of_nodes | {1 }
	Port: compute_connectivity_mask : num_of_edges | {3 }
	Port: compute_connectivity_mask : connectivity_mask | {5 6 7 8 9 10 }
	Port: compute_connectivity_mask : edge_list | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
		br_ln413 : 1
	State 4
	State 5
	State 6
		br_ln428 : 1
	State 7
		mul_ln432 : 1
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                 grp_compute_connectivity_mask_Pipeline_1_fu_42                 |    0    |    0    |   124   |    97   |
|   call   |          grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49         |    1    |  1.935  |   230   |   204   |
|          |          grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58         |    0    |  0.387  |   135   |   136   |
|          | grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65 |    1    |  1.548  |   254   |   261   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                    grp_fu_75                                   |    3    |    0    |   165   |    49   |
|          |                                    grp_fu_97                                   |    3    |    0    |   161   |    47   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln413_fu_81                                |    0    |    0    |    0    |    20   |
|          |                                icmp_ln428_fu_86                                |    0    |    0    |    0    |    20   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          num_of_nodes_read_read_fu_30                          |    0    |    0    |    0    |    0    |
|          |                          num_of_edges_read_read_fu_36                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                trunc_ln428_fu_91                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                zext_ln432_fu_94                                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                |    8    |   3.87  |   1069  |   834   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    icmp_ln413_reg_122   |    1   |
|    icmp_ln428_reg_126   |    1   |
|    mul_ln413_reg_111    |   32   |
|    mul_ln432_reg_143    |   62   |
|num_of_edges_read_reg_117|   32   |
|num_of_nodes_read_reg_103|   32   |
|   trunc_ln428_reg_130   |   31   |
|    zext_ln432_reg_137   |   62   |
+-------------------------+--------+
|          Total          |   253  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_75 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_75 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_97 |  p0  |   2  |  31  |   62   ||    9    |
| grp_fu_97 |  p1  |   2  |  31  |   62   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   252  ||  1.548  ||    36   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    3   |  1069  |   834  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   253  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    5   |  1322  |   870  |
+-----------+--------+--------+--------+--------+
