DCI_format=>r_tti:%d, an_size:%d, tpc:%d, cce:%d, rsc_idx:%d, dl_cc_idx/cc_idx1:%d, dl_grant_tpc_m/dai:%d
FDD 6CA config=pucch_format3_setup:%d, pucch_format4_setup:%d, pucch_format5_setup:%d, codebook_size_determination_r13:%d, CA_get_NumDlConfigCC:%d, bundling_onoff:%d
FDD 6CA config=pucch_format3_setup:%d, pucch_format4_setup:%d, pucch_format5_setup:%d, codebook_size_determination_r13/setup:0x%x, CA_get_NumDlConfigCC:%d, bundling_onoff/ca_jointflag:%d ack_va: 0x%x
ack_result=>r_tti:%d, an_val:0x%x, large_a:%d, action/reverse:%02d, cce_info:%d, rsc_index:%d, cross_sch/cell_group:%d,
UL_PWR(PUCCH)=>RF_pwr:%d, conduct_Offset/A-MPR/MPR:%d, tpc_val:%d, tpc_acc:%d, PL:%d, SRI:%d
[SR] SRI trans Cnt(%d), SRI periodicity(%d), sr_prohibit_timer(%d), cell_group(%d)
[SR] DSR MAX FAil!!(SRI trans Cnt=%d), cell_group[%d]
(C)check multiplexing and pusch on ul grant %d/ %d
ACKNACK=>N_B:%d, AN_M:%d, ACK_Info:0x%x, ACK_Size:%d, ack_info_l:[0x%x], ack_info_h [0x%x]
CalOutBit=>shift[0/1]:%02d, num_subfrm[0/1]:%02d, fmt3/fmt1bwCS:%02d, dl_cell/sp_bundle:%02d, k_max:%d, tdd_bit_size[0/1]:%d fbit size: %d
(C) check_single_dl : %d, max_u_dai:%d, sps_exist :%d
ACK_NACK=>r_tti:%d, ack_val:0x%x, ack_size:%d, AN_Mode:%d, pucch_r10/M:%02d, dl_grant_tpc:0x%X tpc_m:%d
ptx_tdd_cc_info->tdd_bit_size 0x%x / ack_info 0x%x / ack_val 0x%x
SelRscIdx2Cell=>m:%d/m':%d, dl_sps:0x%X, dai_km:%d, cce:%d, n1_pucch:%d,
PcellRscChk=>m:%d, persist:%d, sps:%d, rsc_idx:%d, cce:%d, n1_pucch:%d, M:%d
ScellRscChk=>cross:%d, rsc_table_sel:%d, m_val:%d, M:%d, SCellTPC:%d, rsc_idx:%d
DSPTX_HarqFbbitmapOnPusch=>M:%d, A:%d, CC[0].ACK:0x%X, CC[1].ACK:0x%X, CC[0].DTX:0x%X,
Ack Result : cc_idx(%d) receive_tti(%d) sort_ack(0x%x) O_ack(0x%x) dtx_val(0x%x) large_a(%d) pd_param->mode(%d)
Ack Result : cc_idx(%d) receive_tti(%d) Mode(%d) ack_val(0x%x) dl_ack_info(0x%x)dl_ack_info_next(0x%x)
DSPTX_GetSpCondition k[%d] k_b[%d] cqi_pmi_size[%d] SR[%d]/ K_MAX[%d] K_MAX_t[%d] Return[%d]
DSPTX_Check_Pucch_Format=> threshold_format3:%d, *uci_bit_size:%d, tti_config:0x%x, setting : 0x%x scell Flag: %d, pucch_format: %d, pucch_format3_setup: %d
Wrong DTX info : 0x%x
Wrong DTX info : 0x%x
Wrong DTX info : 0x%x
Wrong DTX info : 0x%x
Wrong DTX info : 0x%x
pcell bundling result : final ACK[%d] size[%d] dex_val_temp[0x%x] ack val temp[0x%x] ack_size : %d
pcell bundling result : final ACK[%d] size[%d] dex_val_temp[0x%x] ack val temp[0x%x] ack_size[%d] position[%d] cck-1[%d]
bundling result : final ACK[%d] size[%d]
