/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  reg [7:0] celloutsig_0_13z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_16z;
  reg [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[106] & in_data[157]);
  assign celloutsig_1_13z = celloutsig_1_7z | celloutsig_1_3z;
  assign celloutsig_0_7z = celloutsig_0_4z | celloutsig_0_0z[12];
  assign celloutsig_1_7z = in_data[107] | celloutsig_1_3z;
  assign celloutsig_1_8z = celloutsig_1_4z[0] | celloutsig_1_2z;
  assign celloutsig_1_11z = ~(celloutsig_1_2z ^ celloutsig_1_7z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[8] ^ celloutsig_0_0z[0]);
  assign celloutsig_1_5z = ~(in_data[174] ^ celloutsig_1_3z);
  assign celloutsig_1_16z = { in_data[157:150], celloutsig_1_2z } / { 1'h1, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_5z, 1'h1, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_2z = celloutsig_0_0z[9:5] / { 1'h1, in_data[82:79] };
  assign celloutsig_1_2z = { in_data[161:160], celloutsig_1_0z } && in_data[164:162];
  assign celloutsig_0_19z = ! { in_data[36:26], celloutsig_0_7z };
  assign celloutsig_1_10z = 1'h1 || { in_data[132:129], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_4z[2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_10z } || { in_data[137:132], celloutsig_1_7z };
  assign celloutsig_1_14z = { in_data[124:111], celloutsig_1_1z, celloutsig_1_4z } || 1'h1;
  assign celloutsig_0_4z = celloutsig_0_2z[2:0] || celloutsig_0_0z[6:4];
  assign celloutsig_0_8z = celloutsig_0_6z[10:6] || { celloutsig_0_1z[16:13], celloutsig_0_0z[12] };
  assign celloutsig_0_1z[16:13] = in_data[23] ? celloutsig_0_0z[9:6] : in_data[18:15];
  assign celloutsig_0_20z = { celloutsig_0_1z[13], celloutsig_0_0z[12:8], celloutsig_0_7z } !== { celloutsig_0_13z[6:4], 1'h1, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[37:25] | in_data[35:23];
  always_latch
    if (clkin_data[64]) celloutsig_1_17z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_13z = celloutsig_0_0z[12:5];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_4z = { in_data[129:128], celloutsig_1_3z };
  assign celloutsig_1_18z = ~((celloutsig_1_8z & celloutsig_1_3z) | (celloutsig_1_11z & celloutsig_1_16z[0]));
  assign celloutsig_1_19z = ~((celloutsig_1_13z & celloutsig_1_2z) | (celloutsig_1_14z & celloutsig_1_17z[3]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[106]) | (in_data[130] & in_data[118]));
  assign celloutsig_1_3z = ~((in_data[168] & in_data[145]) | (celloutsig_1_1z & in_data[111]));
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_3z & celloutsig_1_0z));
  assign { celloutsig_0_6z[10:6], celloutsig_0_6z[4:0] } = { in_data[17:13], in_data[11:7] } | { celloutsig_0_0z[8:5], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z[12:0] = celloutsig_0_0z;
  assign celloutsig_0_6z[5] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
