{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 10:00:39 2023 " "Info: Processing started: Wed Feb 01 10:00:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exam5 -c exam5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exam5 -c exam5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exam5.v(101) " "Warning (10268): Verilog HDL information at exam5.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exam5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exam5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exam5 " "Info: Found entity 1: exam5" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exam5 " "Info: Elaborating entity \"exam5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_sel exam5.v(7) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(7): object \"en_sel\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_7 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_7\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_8 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_8\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_10 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_10\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_11 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_11\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_13 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_13\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_14 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_14\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_flag exam5.v(19) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(19): object \"read_flag\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam5.v(39) " "Warning (10230): Verilog HDL assignment warning at exam5.v(39): truncated value with size 32 to match size of target (16)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam5.v(50) " "Warning (10230): Verilog HDL assignment warning at exam5.v(50): truncated value with size 32 to match size of target (16)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam5.v(71) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(71): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start exam5.v(76) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(76): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start exam5.v(77) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(77): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam5.v(82) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(82): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam5.v(83) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(83): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "convert exam5.v(88) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(88): variable \"convert\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam5.v(89) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(89): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "convert exam5.v(91) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(91): variable \"convert\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam5.v(96) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(96): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam5.v(97) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(97): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "idle exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"idle\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_wait exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"start_wait\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "convert exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"convert\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs_n exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"cs_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_n exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"wr_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_n exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"rd_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "anext_state exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"anext_state\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam5.v(104) " "Warning (10230): Verilog HDL assignment warning at exam5.v(104): truncated value with size 32 to match size of target (16)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(168) " "Warning (10230): Verilog HDL assignment warning at exam5.v(168): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(169) " "Warning (10230): Verilog HDL assignment warning at exam5.v(169): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(170) " "Warning (10230): Verilog HDL assignment warning at exam5.v(170): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(171) " "Warning (10230): Verilog HDL assignment warning at exam5.v(171): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(172) " "Warning (10230): Verilog HDL assignment warning at exam5.v(172): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(173) " "Warning (10230): Verilog HDL assignment warning at exam5.v(173): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(179) " "Warning (10230): Verilog HDL assignment warning at exam5.v(179): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(183) " "Warning (10230): Verilog HDL assignment warning at exam5.v(183): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(187) " "Warning (10230): Verilog HDL assignment warning at exam5.v(187): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs exam5.v(5) " "Warning (10034): Output port \"rs\" at exam5.v(5) has no driver" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "en exam5.v(5) " "Warning (10034): Output port \"en\" at exam5.v(5) has no driver" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rw exam5.v(5) " "Warning (10034): Output port \"rw\" at exam5.v(5) has no driver" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.11 exam5.v(61) " "Info (10041): Inferred latch for \"anext_state.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.10 exam5.v(61) " "Info (10041): Inferred latch for \"anext_state.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.01 exam5.v(61) " "Info (10041): Inferred latch for \"anext_state.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.00 exam5.v(61) " "Info (10041): Inferred latch for \"anext_state.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_n exam5.v(61) " "Info (10041): Inferred latch for \"rd_n\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_n exam5.v(61) " "Info (10041): Inferred latch for \"wr_n\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_n exam5.v(61) " "Info (10041): Inferred latch for \"cs_n\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.11 exam5.v(61) " "Info (10041): Inferred latch for \"convert.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.10 exam5.v(61) " "Info (10041): Inferred latch for \"convert.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.01 exam5.v(61) " "Info (10041): Inferred latch for \"convert.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.00 exam5.v(61) " "Info (10041): Inferred latch for \"convert.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.11 exam5.v(61) " "Info (10041): Inferred latch for \"start_wait.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.10 exam5.v(61) " "Info (10041): Inferred latch for \"start_wait.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.01 exam5.v(61) " "Info (10041): Inferred latch for \"start_wait.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.00 exam5.v(61) " "Info (10041): Inferred latch for \"start_wait.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.11 exam5.v(61) " "Info (10041): Inferred latch for \"start.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.10 exam5.v(61) " "Info (10041): Inferred latch for \"start.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.01 exam5.v(61) " "Info (10041): Inferred latch for \"start.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.00 exam5.v(61) " "Info (10041): Inferred latch for \"start.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.11 exam5.v(61) " "Info (10041): Inferred latch for \"idle.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.10 exam5.v(61) " "Info (10041): Inferred latch for \"idle.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.01 exam5.v(61) " "Info (10041): Inferred latch for \"idle.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.00 exam5.v(61) " "Info (10041): Inferred latch for \"idle.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "exam5.v" "Div0" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 118 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "exam5.v" "Mod0" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 120 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 118 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 118 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_veo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_veo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_veo " "Info: Found entity 1: lpm_divide_veo" {  } { { "db/lpm_divide_veo.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_divide_veo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Info: Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/abs_divider_jbg.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ble.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ble.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ble " "Info: Found entity 1: alt_u_div_ble" {  } { { "db/alt_u_div_ble.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_ble.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_k7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7c " "Info: Found entity 1: add_sub_l7c" {  } { { "db/add_sub_l7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m7c " "Info: Found entity 1: add_sub_m7c" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_m7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_cd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_cd9 " "Info: Found entity 1: lpm_abs_cd9" {  } { { "db/lpm_abs_cd9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_cd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_le9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_le9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_le9 " "Info: Found entity 1: lpm_abs_le9" {  } { { "db/lpm_abs_le9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_le9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l0f " "Info: Found entity 1: add_sub_l0f" {  } { { "db/add_sub_l0f.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l0f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_cve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cve " "Info: Found entity 1: add_sub_cve" {  } { { "db/add_sub_cve.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_cve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 120 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 120 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v6o.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_v6o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v6o " "Info: Found entity 1: lpm_divide_v6o" {  } { { "db/lpm_divide_v6o.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_divide_v6o.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Info: Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/abs_divider_gbg.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5le.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_5le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5le " "Info: Found entity 1: alt_u_div_5le" {  } { { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9d9 " "Info: Found entity 1: lpm_abs_9d9" {  } { { "db/lpm_abs_9d9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Info: Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_9ve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "rw GND " "Warning (13410): Pin \"rw\" is stuck at GND" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs GND " "Warning (13410): Pin \"rs\" is stuck at GND" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en GND " "Warning (13410): Pin \"en\" is stuck at GND" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "acurrent_state~19 " "Info: Register \"acurrent_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "acurrent_state~20 " "Info: Register \"acurrent_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_reg\[0\] " "Info: Register \"data_reg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_reg\[1\] " "Info: Register \"data_reg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_reg\[2\] " "Info: Register \"data_reg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adata\[2\] " "Warning (15610): No output dependent on input pin \"adata\[2\]\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adata\[1\] " "Warning (15610): No output dependent on input pin \"adata\[1\]\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adata\[0\] " "Warning (15610): No output dependent on input pin \"adata\[0\]\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Info: Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Info: Implemented 163 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/sdaf/exam5.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/sdaf/exam5.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 10:00:40 2023 " "Info: Processing ended: Wed Feb 01 10:00:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
