#-----------------------------------------------------------
# PlanAhead v13.4 (64-bit)
# Build 157570 by hdbuild on Fri Dec 16 12:49:33 MST 2011
# Start of session at: Thu Mar 28 11:17:01 2019
# Process ID: 2161
# Log file: /home/arens/CompteurSynchrone/planAhead_run_1/planAhead.log
# Journal file: /home/arens/CompteurSynchrone/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -1639 day(s)
INFO: [Device-25] Loading parts and site information from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/arch.xmlParsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/arens/CompteurSynchrone/pa.fromHdl.tcl
# create_project -name CompteurSynchrone -dir "/home/arens/CompteurSynchrone/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Compteur8bitSynchrone.ucf" [current_fileset -constrset]
Adding file '/home/arens/CompteurSynchrone/Compteur8bitSynchrone.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../Documents/TDMSC/TD1 VHDL/Compteur8bitSynchrone.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Compteur8bitSynchrone $srcset
# add_files [list {Compteur8bitSynchrone.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/arens/Documents/TDMSC/TD1 VHDL/Compteur8bitSynchrone.vhd" into library work
Loading clock regions from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/arens/CompteurSynchrone/Compteur8bitSynchrone.ucf]
Finished Parsing UCF File [/home/arens/CompteurSynchrone/Compteur8bitSynchrone.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 12.980u 0.220s 10.490w. Memory (MB): 4615.605p 189.016g
