Analysis & Synthesis report for lights
<<<<<<< HEAD
Sun May 31 22:04:41 2015
=======
Sun May 31 19:16:25 2015
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
<<<<<<< HEAD
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize
 11. State Machine - |lights|Camera:camera2|ps
 12. State Machine - |lights|Camera:camera1|ps
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_d5o1:auto_generated
 21. Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_e5o1:auto_generated
 22. Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated
 24. Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 28. Source assignments for switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated
 29. Source assignments for switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 30. Source assignments for switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 31. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:cmd_demux
 32. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 33. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux
 34. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux_001
 35. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 36. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 37. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 38. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 39. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 40. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007
 41. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008
 42. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_009
 43. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_010
 44. Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_011
 45. Source assignments for switchesqsys:u0|altera_reset_controller:rst_controller
 46. Source assignments for switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for sld_signaltap:Send_Stream_Finish
 49. Source assignments for sld_signaltap:Start_Bit_Finish
 50. Source assignments for sld_signaltap:curByte_shift
 51. Source assignments for Buffer:buf2|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated
 52. Source assignments for Buffer:buf1|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated
 53. Parameter Settings for User Entity Instance: Top-level Entity: |lights
 54. Parameter Settings for User Entity Instance: ClockMultiDivide:cmdiv
 55. Parameter Settings for User Entity Instance: CountUp:countUpCam1
 56. Parameter Settings for User Entity Instance: CountUp:countUpCam2
 57. Parameter Settings for User Entity Instance: Percents:cam1Percent
 58. Parameter Settings for User Entity Instance: Percents:cam2Percent
 59. Parameter Settings for User Entity Instance: Camera:camera1
 60. Parameter Settings for User Entity Instance: Camera:camera2
 61. Parameter Settings for User Entity Instance: Buffer:buf1
 62. Parameter Settings for User Entity Instance: Buffer:buf2
 63. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a
 64. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram
 65. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b
 66. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram
 67. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 68. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram
 69. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 71. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 72. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 73. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 74. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy
 75. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory
 76. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo
 78. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo
 79. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator
 80. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator
 81. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator
 82. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
 83. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 84. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator
 85. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 86. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator
 87. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator
 88. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator
 89. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator
 90. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator
 91. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator
 92. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator
 93. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent
 94. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent
 95. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent
 96. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
 99. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
102. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent
105. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
108. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent
111. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent
114. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent
117. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent
120. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent
123. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent
126. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent
129. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router:router|switchesqsys_mm_interconnect_0_router_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001|switchesqsys_mm_interconnect_0_router_001_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_002|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_003|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_004|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_005|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_006|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_007|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_008|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_009|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_010|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_011|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_012|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_013|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
146. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
147. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
148. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
149. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
150. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
151. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: switchesqsys:u0|altera_reset_controller:rst_controller
154. Parameter Settings for User Entity Instance: switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
155. Parameter Settings for User Entity Instance: switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
156. Parameter Settings for Inferred Entity Instance: sld_signaltap:Send_Stream_Finish
157. Parameter Settings for Inferred Entity Instance: sld_signaltap:Start_Bit_Finish
158. Parameter Settings for Inferred Entity Instance: sld_signaltap:curByte_shift
159. Parameter Settings for Inferred Entity Instance: Buffer:buf2|altsyncram:memory_rtl_0
160. Parameter Settings for Inferred Entity Instance: Buffer:buf1|altsyncram:memory_rtl_0
161. altsyncram Parameter Settings by Entity Instance
162. scfifo Parameter Settings by Entity Instance
163. Port Connectivity Checks: "switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
164. Port Connectivity Checks: "switchesqsys:u0|altera_reset_controller:rst_controller"
165. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
166. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
167. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_004|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
169. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_002|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
170. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001|switchesqsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
171. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router:router|switchesqsys_mm_interconnect_0_router_default_decode:the_default_decode"
172. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo"
173. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent"
174. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo"
175. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent"
176. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo"
177. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent"
178. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo"
179. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent"
180. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo"
181. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent"
182. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo"
183. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent"
184. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo"
185. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent"
186. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
187. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
188. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo"
189. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent"
190. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
191. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
192. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
193. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
194. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo"
195. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent"
196. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent"
197. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent"
198. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator"
199. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator"
200. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator"
201. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator"
202. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator"
203. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator"
204. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator"
205. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
206. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator"
207. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
208. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
209. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator"
210. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator"
211. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator"
212. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic"
213. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart"
214. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy"
215. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
216. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
217. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_pib:the_switchesqsys_nios2_processor_nios2_oci_pib"
218. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo|switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc:the_switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc"
219. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dtrace:the_switchesqsys_nios2_processor_nios2_oci_dtrace|switchesqsys_nios2_processor_nios2_oci_td_mode:switchesqsys_nios2_processor_nios2_oci_trc_ctrl_td_mode"
220. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_itrace:the_switchesqsys_nios2_processor_nios2_oci_itrace"
221. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk"
222. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_xbrk:the_switchesqsys_nios2_processor_nios2_oci_xbrk"
223. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug"
224. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci"
225. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_test_bench:the_switchesqsys_nios2_processor_test_bench"
226. Port Connectivity Checks: "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor"
227. Port Connectivity Checks: "switchesqsys:u0"
228. Port Connectivity Checks: "ReadInBuffer:inBuffer|DFlipFlopS:d8"
229. Port Connectivity Checks: "Buffer:buf2"
230. Port Connectivity Checks: "Buffer:buf1"
231. Port Connectivity Checks: "Camera:camera2"
232. Port Connectivity Checks: "ClockDivider:cdiv"
233. SignalTap II Logic Analyzer Settings
234. Post-Synthesis Netlist Statistics for Top Partition
235. Post-Synthesis Netlist Statistics for Partition sld_signaltap:Send_Stream_Finish
236. Analysis & Synthesis Resource Utilization by Entity
237. Post-Synthesis Netlist Statistics for Partition sld_signaltap:Start_Bit_Finish
238. Analysis & Synthesis Resource Utilization by Entity
239. Post-Synthesis Netlist Statistics for Partition sld_signaltap:curByte_shift
240. Analysis & Synthesis Resource Utilization by Entity
241. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
242. Analysis & Synthesis Resource Utilization by Entity
243. Elapsed Time Per Partition
244. Analysis & Synthesis Messages
245. Analysis & Synthesis Suppressed Messages
=======
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis Status     ; Successful - Sun May 31 22:04:40 2015       ;
=======
; Analysis & Synthesis Status     ; Successful - Sun May 31 19:16:25 2015       ;
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; lights                                      ;
; Top-level Entity Name           ; readOutBuffer                               ;
; Family                          ; Cyclone V                                   ;
<<<<<<< HEAD
; Logic utilization (in ALMs)     ; N/A until Partition Merge                   ;
; Total registers                 ; N/A until Partition Merge                   ;
; Total pins                      ; N/A until Partition Merge                   ;
; Total virtual pins              ; N/A until Partition Merge                   ;
; Total block memory bits         ; N/A until Partition Merge                   ;
; Total DSP Blocks                ; N/A until Partition Merge                   ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                   ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                   ;
; Total PLLs                      ; N/A until Partition Merge                   ;
; Total DLLs                      ; N/A until Partition Merge                   ;
=======
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 8                                           ;
; Total pins                      ; 13                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; readOutBuffer      ; lights             ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


<<<<<<< HEAD
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                      ; Library      ;
+-------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; nios_system/synthesis/switchesqsys.v                                                      ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/switchesqsys.v                                                      ; switchesqsys ;
; nios_system/synthesis/submodules/altera_reset_controller.v                                ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_controller.v                                ; switchesqsys ;
; nios_system/synthesis/submodules/altera_reset_synchronizer.v                              ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_synchronizer.v                              ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv                               ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v                         ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v                         ; switchesqsys ;
; nios_system/synthesis/submodules/altera_merlin_arbitrator.sv                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv                              ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv            ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv                ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv          ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv            ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv                ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv          ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv              ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv             ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv             ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv             ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv                 ; switchesqsys ;
; nios_system/synthesis/submodules/altera_avalon_sc_fifo.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v                                  ; switchesqsys ;
; nios_system/synthesis/submodules/altera_merlin_slave_agent.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv                             ; switchesqsys ;
; nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                      ; switchesqsys ;
; nios_system/synthesis/submodules/altera_merlin_master_agent.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_agent.sv                            ; switchesqsys ;
; nios_system/synthesis/submodules/altera_merlin_slave_translator.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv                        ; switchesqsys ;
; nios_system/synthesis/submodules/altera_merlin_master_translator.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_translator.sv                       ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_load.v                                      ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_load.v                                      ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_outSignal.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_outSignal.v                                 ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_readyToDownload.v                           ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_readyToDownload.v                           ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_jtag_uart.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v                                 ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_LEDs.v                                      ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_LEDs.v                                      ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_switches.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_switches.v                                  ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_onchip_memory.v                             ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v                             ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_nios2_processor.v                           ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v                           ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v  ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v     ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v            ; switchesqsys ;
; nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v                ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v                ; switchesqsys ;
; lights.v                                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v                                                                                  ;              ;
; output_files/Camera.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files/Camera.sv                                                                    ;              ;
; CountUp.sv                                                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/CountUp.sv                                                                                ;              ;
; DFlipFlop.sv                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/DFlipFlop.sv                                                                              ;              ;
; UserInput.sv                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/UserInput.sv                                                                              ;              ;
; Percents.sv                                                                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/Percents.sv                                                                               ;              ;
; Buffer.sv                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/Buffer.sv                                                                                 ;              ;
; streamCounter.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/streamCounter.sv                                                                          ;              ;
; startBitDetect.sv                                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/startBitDetect.sv                                                                         ;              ;
; ReadInBuffer.sv                                                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/ReadInBuffer.sv                                                                           ;              ;
; readOutBuffer.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/readOutBuffer.sv                                                                          ;              ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                     ;              ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                              ;              ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                        ;              ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                     ;              ;
; aglobal140.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                                                     ;              ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                      ;              ;
; altrom.inc                                                                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                                                         ;              ;
; altram.inc                                                                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                                                         ;              ;
; altdpram.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                                                       ;              ;
; db/altsyncram_d5o1.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_d5o1.tdf                                                                    ;              ;
; db/altsyncram_e5o1.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_e5o1.tdf                                                                    ;              ;
; altera_std_synchronizer.v                                                                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                          ;              ;
; db/altsyncram_0cg1.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_0cg1.tdf                                                                    ;              ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                           ;              ;
; db/altsyncram_9lj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_9lj1.tdf                                                                    ;              ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                         ;              ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                      ;              ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                       ;              ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                       ;              ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                       ;              ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                       ;              ;
; db/scfifo_3291.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/scfifo_3291.tdf                                                                        ;              ;
; db/a_dpfifo_a891.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/a_dpfifo_a891.tdf                                                                      ;              ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/a_fefifo_7cf.tdf                                                                       ;              ;
; db/cntr_vg7.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cntr_vg7.tdf                                                                           ;              ;
; db/dpram_7s81.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/dpram_7s81.tdf                                                                         ;              ;
; db/altsyncram_b8s1.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_b8s1.tdf                                                                    ;              ;
; db/cntr_jgb.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cntr_jgb.tdf                                                                           ;              ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                ;              ;
; sld_signaltap.vhd                                                                         ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                  ;              ;
; sld_signaltap_impl.vhd                                                                    ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                             ;              ;
; sld_ela_control.vhd                                                                       ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                ;              ;
; lpm_shiftreg.tdf                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                   ;              ;
; lpm_constant.inc                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                   ;              ;
; dffeea.inc                                                                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                                                                         ;              ;
; sld_mbpmg.vhd                                                                             ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                      ;              ;
; sld_ela_trigger_flow_mgr.vhd                                                              ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                       ;              ;
; sld_buffer_manager.vhd                                                                    ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                             ;              ;
; db/altsyncram_o484.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_o484.tdf                                                                    ;              ;
; db/decode_tma.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/decode_tma.tdf                                                                         ;              ;
; db/mux_8hb.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/mux_8hb.tdf                                                                            ;              ;
; altdpram.tdf                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                       ;              ;
; memmodes.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                     ;              ;
; a_hdffe.inc                                                                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                        ;              ;
; alt_le_rden_reg.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                ;              ;
; altsyncram.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                     ;              ;
; lpm_mux.tdf                                                                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                        ;              ;
; muxlut.inc                                                                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                                                                                         ;              ;
; bypassff.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                                                       ;              ;
; altshift.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                                                       ;              ;
; db/mux_glc.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/mux_glc.tdf                                                                            ;              ;
; lpm_decode.tdf                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                     ;              ;
; declut.inc                                                                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                                                                                         ;              ;
; lpm_compare.inc                                                                           ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                    ;              ;
; db/decode_vnf.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/decode_vnf.tdf                                                                         ;              ;
; lpm_counter.tdf                                                                           ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                    ;              ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                    ;              ;
; cmpconst.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                       ;              ;
; lpm_counter.inc                                                                           ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                    ;              ;
; alt_counter_stratix.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                            ;              ;
; db/cntr_b7i.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cntr_b7i.tdf                                                                           ;              ;
; db/cmpr_a9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cmpr_a9c.tdf                                                                           ;              ;
; db/cntr_85j.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cntr_85j.tdf                                                                           ;              ;
; db/cntr_49i.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cntr_49i.tdf                                                                           ;              ;
; db/cmpr_e9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cmpr_e9c.tdf                                                                           ;              ;
; db/cntr_kri.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cntr_kri.tdf                                                                           ;              ;
; db/cmpr_99c.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cmpr_99c.tdf                                                                           ;              ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                     ;              ;
; db/altsyncram_s484.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_s484.tdf                                                                    ;              ;
; db/mux_ahb.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/mux_ahb.tdf                                                                            ;              ;
; db/cntr_e7i.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cntr_e7i.tdf                                                                           ;              ;
; db/cmpr_b9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cmpr_b9c.tdf                                                                           ;              ;
; db/altsyncram_4584.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_4584.tdf                                                                    ;              ;
; db/mux_ehb.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/mux_ehb.tdf                                                                            ;              ;
; db/cntr_j7i.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cntr_j7i.tdf                                                                           ;              ;
; db/cmpr_c9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/cmpr_c9c.tdf                                                                           ;              ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                        ;              ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                   ;              ;
; db/altsyncram_ivm1.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/db/altsyncram_ivm1.tdf                                                                    ;              ;
+-------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 837      ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 1333     ;
;     -- 7 input functions                    ; 21       ;
;     -- 6 input functions                    ; 201      ;
;     -- 5 input functions                    ; 270      ;
;     -- 4 input functions                    ; 276      ;
;     -- <=3 input functions                  ; 565      ;
;                                             ;          ;
; Dedicated logic registers                   ; 1065     ;
;                                             ;          ;
; I/O pins                                    ; 0        ;
; Total MLAB memory bits                      ; 0        ;
; Total block memory bits                     ; 44112    ;
; Total DSP Blocks                            ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 982      ;
; Total fan-out                               ; 11023    ;
; Average fan-out                             ; 4.12     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lights                                                                                                                          ; 1333 (13)         ; 1065 (1)     ; 44112             ; 0          ; 0    ; 0            ; |lights                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Buffer:buf1|                                                                                                                 ; 8 (8)             ; 20 (20)      ; 40                ; 0          ; 0    ; 0            ; |lights|Buffer:buf1                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:memory_rtl_0|                                                                                                  ; 0 (0)             ; 0 (0)        ; 40                ; 0          ; 0    ; 0            ; |lights|Buffer:buf1|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram_ivm1:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 40                ; 0          ; 0    ; 0            ; |lights|Buffer:buf1|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |Buffer:buf2|                                                                                                                 ; 8 (8)             ; 20 (20)      ; 40                ; 0          ; 0    ; 0            ; |lights|Buffer:buf2                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:memory_rtl_0|                                                                                                  ; 0 (0)             ; 0 (0)        ; 40                ; 0          ; 0    ; 0            ; |lights|Buffer:buf2|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram_ivm1:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 40                ; 0          ; 0    ; 0            ; |lights|Buffer:buf2|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |Camera:camera1|                                                                                                              ; 38 (38)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |lights|Camera:camera1                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |Camera:camera2|                                                                                                              ; 37 (37)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |lights|Camera:camera2                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |ClockDivider:cdiv|                                                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ClockDivider:cdiv                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |ClockMultiDivide:cmdiv|                                                                                                      ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ClockMultiDivide:cmdiv                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |CountUp:countUpCam1|                                                                                                         ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|CountUp:countUpCam1                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |CountUp:countUpCam2|                                                                                                         ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|CountUp:countUpCam2                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |DFlipFlop:dffload|                                                                                                           ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|DFlipFlop:dffload                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Percents:cam1Percent|                                                                                                        ; 35 (35)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |lights|Percents:cam1Percent                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |Percents:cam2Percent|                                                                                                        ; 34 (34)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |lights|Percents:cam2Percent                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |ReadInBuffer:inBuffer|                                                                                                       ; 1 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |DFlipFlopS:d0|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d0                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |DFlipFlopS:d1|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d1                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |DFlipFlopS:d2|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d2                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |DFlipFlopS:d3|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d3                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |DFlipFlopS:d4|                                                                                                            ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d4                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |DFlipFlopS:d5|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d5                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |DFlipFlopS:d6|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d6                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |DFlipFlopS:d7|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d7                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |UserInput:resetInput|                                                                                                        ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|UserInput:resetInput                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |readOutBuffer:readOut|                                                                                                       ; 16 (16)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lights|readOutBuffer:readOut                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |startBitDetect:start|                                                                                                        ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|startBitDetect:start                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |streamCounter:inputCounter|                                                                                                  ; 19 (19)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lights|streamCounter:inputCounter                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |switchesqsys:u0|                                                                                                             ; 1081 (0)          ; 918 (0)      ; 44032             ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0                                                                                                                                                                                                                                                                                                                                                                                                                       ; switchesqsys ;
;       |altera_reset_controller:rst_controller|                                                                                   ; 7 (6)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                ; switchesqsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                        ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                 ; switchesqsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; switchesqsys ;
;       |switchesqsys_LEDs:curbyteout|                                                                                             ; 11 (11)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_LEDs:curbyteout                                                                                                                                                                                                                                                                                                                                                                                          ; switchesqsys ;
;       |switchesqsys_LEDs:leds|                                                                                                   ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_LEDs:leds                                                                                                                                                                                                                                                                                                                                                                                                ; switchesqsys ;
;       |switchesqsys_jtag_uart:jtag_uart|                                                                                         ; 115 (33)          ; 113 (13)     ; 1024              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                      ; switchesqsys ;
;          |alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|                                                            ; 34 (34)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|                                                   ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                  ; switchesqsys ;
;             |scfifo:rfifo|                                                                                                       ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                      ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                                         ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                   ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                   ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                     ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                     ; work         ;
;                      |dpram_7s81:FIFOram|                                                                                        ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                                                                  ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                            ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                                                      ; work         ;
;          |switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|                                                   ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                  ; switchesqsys ;
;             |scfifo:wfifo|                                                                                                       ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                      ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                                         ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                   ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                   ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                     ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                     ; work         ;
;                      |dpram_7s81:FIFOram|                                                                                        ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                                                                  ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                            ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                                                      ; work         ;
;       |switchesqsys_load:load|                                                                                                   ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_load:load                                                                                                                                                                                                                                                                                                                                                                                                ; switchesqsys ;
;       |switchesqsys_mm_interconnect_0:mm_interconnect_0|                                                                         ; 295 (0)           ; 188 (0)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                      ; switchesqsys ;
;          |altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|                                                                     ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; switchesqsys ;
;          |altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|                                                                    ; 7 (7)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; switchesqsys ;
;          |altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|                                                                         ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; switchesqsys ;
;          |altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|                                                                      ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; switchesqsys ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                      ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; switchesqsys ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                          ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; switchesqsys ;
;          |altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|                                                                          ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; switchesqsys ;
;          |altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|                                                ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; switchesqsys ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                 ; 5 (5)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; switchesqsys ;
;          |altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|                                                                     ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; switchesqsys ;
;          |altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|                                                               ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; switchesqsys ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                      ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; switchesqsys ;
;          |altera_merlin_master_agent:nios2_processor_data_master_agent|                                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent                                                                                                                                                                                                                                                                                                         ; switchesqsys ;
;          |altera_merlin_master_translator:nios2_processor_data_master_translator|                                                ; 9 (9)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator                                                                                                                                                                                                                                                                                               ; switchesqsys ;
;          |altera_merlin_master_translator:nios2_processor_instruction_master_translator|                                         ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator                                                                                                                                                                                                                                                                                        ; switchesqsys ;
;          |altera_merlin_slave_agent:curbytein_s1_agent|                                                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent                                                                                                                                                                                                                                                                                                                         ; switchesqsys ;
;          |altera_merlin_slave_agent:instrobe_s1_agent|                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent                                                                                                                                                                                                                                                                                                                          ; switchesqsys ;
;          |altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent                                                                                                                                                                                                                                                                                                    ; switchesqsys ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                                                                                                                     ; switchesqsys ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                                                                          ; switchesqsys ;
;          |altera_merlin_slave_translator:curbytein_s1_translator|                                                                ; 3 (3)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator                                                                                                                                                                                                                                                                                                               ; switchesqsys ;
;          |altera_merlin_slave_translator:curbyteout_s1_translator|                                                               ; 4 (4)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator                                                                                                                                                                                                                                                                                                              ; switchesqsys ;
;          |altera_merlin_slave_translator:empty_s1_translator|                                                                    ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator                                                                                                                                                                                                                                                                                                                   ; switchesqsys ;
;          |altera_merlin_slave_translator:instrobe_s1_translator|                                                                 ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator                                                                                                                                                                                                                                                                                                                ; switchesqsys ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                 ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                ; switchesqsys ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                     ; 6 (6)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                                    ; switchesqsys ;
;          |altera_merlin_slave_translator:load_s1_translator|                                                                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator                                                                                                                                                                                                                                                                                                                    ; switchesqsys ;
;          |altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator|                                           ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator                                                                                                                                                                                                                                                                                          ; switchesqsys ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                            ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                                           ; switchesqsys ;
;          |altera_merlin_slave_translator:outsignal_s1_translator|                                                                ; 4 (4)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator                                                                                                                                                                                                                                                                                                               ; switchesqsys ;
;          |altera_merlin_slave_translator:readytodownload_s1_translator|                                                          ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator                                                                                                                                                                                                                                                                                                         ; switchesqsys ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                 ; 3 (3)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                                                                                ; switchesqsys ;
;          |switchesqsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                   ; switchesqsys ;
;          |switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux_001|                                                                ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; switchesqsys ;
;          |switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux|                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                                                                                                                                                                                                                   ; switchesqsys ;
;          |switchesqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                           ; switchesqsys ;
;          |switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                    ; 54 (50)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                   ; switchesqsys ;
;             |altera_merlin_arbitrator:arb|                                                                                       ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; switchesqsys ;
;          |switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                        ; 54 (50)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                       ; switchesqsys ;
;             |altera_merlin_arbitrator:arb|                                                                                       ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; switchesqsys ;
;          |switchesqsys_mm_interconnect_0_router_001:router_001|                                                                  ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                 ; switchesqsys ;
;          |switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                ; 34 (34)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                               ; switchesqsys ;
;       |switchesqsys_nios2_processor:nios2_processor|                                                                             ; 621 (456)         ; 571 (302)    ; 10240             ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor                                                                                                                                                                                                                                                                                                                                                                          ; switchesqsys ;
;          |switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|                                     ; 165 (6)           ; 269 (80)     ; 8192              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci                                                                                                                                                                                                                                                                                        ; switchesqsys ;
;             |switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|  ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper                                                                                                                                                                      ; switchesqsys ;
;                |sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy|                                       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy                                                                                            ; work         ;
;                |switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk| ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk                                                      ; switchesqsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|       ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck                                                            ; switchesqsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|                    ; 9 (9)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg                                                                                                                                                                                        ; switchesqsys ;
;             |switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break|                      ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break                                                                                                                                                                                          ; switchesqsys ;
;             |switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|                      ; 6 (6)             ; 9 (7)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug                                                                                                                                                                                          ; switchesqsys ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                      ; work         ;
;             |switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|                            ; 79 (79)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem                                                                                                                                                                                                ; switchesqsys ;
;                |switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram                                                                                                   ; switchesqsys ;
;                   |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_0cg1:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated                                          ; work         ;
;          |switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a                                                                                                                                                                                                                                                                         ; switchesqsys ;
;             |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_d5o1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_d5o1:auto_generated                                                                                                                                                                                                                ; work         ;
;          |switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b                                                                                                                                                                                                                                                                         ; switchesqsys ;
;             |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_e5o1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_e5o1:auto_generated                                                                                                                                                                                                                ; work         ;
;       |switchesqsys_onchip_memory:onchip_memory|                                                                                 ; 1 (1)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                                              ; switchesqsys ;
;          |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_9lj1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |switchesqsys_outSignal:outsignal|                                                                                         ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_outSignal:outsignal                                                                                                                                                                                                                                                                                                                                                                                      ; switchesqsys ;
;       |switchesqsys_readyToDownload:empty|                                                                                       ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_readyToDownload:empty                                                                                                                                                                                                                                                                                                                                                                                    ; switchesqsys ;
;       |switchesqsys_readyToDownload:instrobe|                                                                                    ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_readyToDownload:instrobe                                                                                                                                                                                                                                                                                                                                                                                 ; switchesqsys ;
;       |switchesqsys_readyToDownload:readytodownload|                                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_readyToDownload:readytodownload                                                                                                                                                                                                                                                                                                                                                                          ; switchesqsys ;
;       |switchesqsys_switches:curbytein|                                                                                          ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lights|switchesqsys:u0|switchesqsys_switches:curbytein                                                                                                                                                                                                                                                                                                                                                                                       ; switchesqsys ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Buffer:buf1|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 10           ; 4            ; 10           ; 4            ; 40    ; None                                                     ;
; Buffer:buf2|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 10           ; 4            ; 10           ; 4            ; 40    ; None                                                     ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                     ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                     ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; switchesqsys_nios2_processor_ociram_default_contents.mif ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_d5o1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; switchesqsys_nios2_processor_rf_ram_a.mif                ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_e5o1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; switchesqsys_nios2_processor_rf_ram_b.mif                ;
; switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; switchesqsys_onchip_memory.hex                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                     ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                        ; IP Include File                               ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; N/A    ; Qsys                            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0                                                                                                                                ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_switches:curbytein                                                                                                ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_LEDs:curbyteout                                                                                                   ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_readyToDownload:empty                                                                                             ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_readyToDownload:instrobe                                                                                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_irq_mapper               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_irq_mapper:irq_mapper                                                                                             ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart                                                                                               ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_LEDs:leds                                                                                                         ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_load:load                                                                                                         ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_mm_interconnect          ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0                                                                               ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:cmd_demux                            ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux                                ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001                            ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_005                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_009                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_010                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_011                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent                                  ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo                             ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent                                 ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo                            ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator                       ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent                                      ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo                                 ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator                            ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent                                   ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo                              ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator                         ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                   ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo              ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator         ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                       ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                  ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                             ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent                                       ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo                                  ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator                             ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent                  ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_master_translator ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent           ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_master_translator ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent             ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator   ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                              ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                         ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent                                  ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo                             ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent                            ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo                       ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator                  ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router:router                                  ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_002                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_003                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_004                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_005                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_006                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_007                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_008                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_009                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_010                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_011                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_012                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_013                          ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux                            ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux_001                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_005                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_009                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_010                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_011                    ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux                                ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                        ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                   ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                              ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                         ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_nios2_qsys               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor                                                                                   ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory                                                                                       ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_outSignal:outsignal                                                                                               ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_readyToDownload:readytodownload                                                                                   ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_reset_controller         ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|altera_reset_controller:rst_controller                                                                                         ; nios_system/synthesis/../../switchesqsys.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A          ; |lights|switchesqsys:u0|switchesqsys_switches:switches                                                                                                 ; nios_system/synthesis/../../switchesqsys.qsys ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|Camera:camera2|ps                                                                                                               ;
+---------------------+---------+----------------+--------------+---------------------+--------------+-------------+------------+-----------+-------------+
; Name                ; ps.idle ; ps.downloading ; ps.reaches90 ; ps.signalToDownload ; ps.reaches50 ; ps.lowPower ; ps.standBy ; ps.active ; ps.flushing ;
+---------------------+---------+----------------+--------------+---------------------+--------------+-------------+------------+-----------+-------------+
; ps.active           ; 0       ; 0              ; 0            ; 0                   ; 0            ; 0           ; 0          ; 0         ; 0           ;
; ps.standBy          ; 0       ; 0              ; 0            ; 0                   ; 0            ; 0           ; 1          ; 1         ; 0           ;
; ps.lowPower         ; 0       ; 0              ; 0            ; 0                   ; 0            ; 1           ; 0          ; 1         ; 0           ;
; ps.reaches50        ; 0       ; 0              ; 0            ; 0                   ; 1            ; 0           ; 0          ; 1         ; 0           ;
; ps.signalToDownload ; 0       ; 0              ; 0            ; 1                   ; 0            ; 0           ; 0          ; 1         ; 0           ;
; ps.reaches90        ; 0       ; 0              ; 1            ; 0                   ; 0            ; 0           ; 0          ; 1         ; 0           ;
; ps.downloading      ; 0       ; 1              ; 0            ; 0                   ; 0            ; 0           ; 0          ; 1         ; 0           ;
; ps.idle             ; 1       ; 0              ; 0            ; 0                   ; 0            ; 0           ; 0          ; 1         ; 0           ;
; ps.flushing         ; 0       ; 0              ; 0            ; 0                   ; 0            ; 0           ; 0          ; 1         ; 1           ;
+---------------------+---------+----------------+--------------+---------------------+--------------+-------------+------------+-----------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|Camera:camera1|ps                                                                                                               ;
+---------------------+---------+----------------+--------------+---------------------+--------------+-------------+------------+-----------+-------------+
; Name                ; ps.idle ; ps.downloading ; ps.reaches90 ; ps.signalToDownload ; ps.reaches50 ; ps.lowPower ; ps.standBy ; ps.active ; ps.flushing ;
+---------------------+---------+----------------+--------------+---------------------+--------------+-------------+------------+-----------+-------------+
; ps.active           ; 0       ; 0              ; 0            ; 0                   ; 0            ; 0           ; 0          ; 0         ; 0           ;
; ps.standBy          ; 0       ; 0              ; 0            ; 0                   ; 0            ; 0           ; 1          ; 1         ; 0           ;
; ps.lowPower         ; 0       ; 0              ; 0            ; 0                   ; 0            ; 1           ; 0          ; 1         ; 0           ;
; ps.reaches50        ; 0       ; 0              ; 0            ; 0                   ; 1            ; 0           ; 0          ; 1         ; 0           ;
; ps.signalToDownload ; 0       ; 0              ; 0            ; 1                   ; 0            ; 0           ; 0          ; 1         ; 0           ;
; ps.reaches90        ; 0       ; 0              ; 1            ; 0                   ; 0            ; 0           ; 0          ; 1         ; 0           ;
; ps.downloading      ; 0       ; 1              ; 0            ; 0                   ; 0            ; 0           ; 0          ; 1         ; 0           ;
; ps.idle             ; 1       ; 0              ; 0            ; 0                   ; 0            ; 0           ; 0          ; 1         ; 0           ;
; ps.flushing         ; 0       ; 0              ; 0            ; 0                   ; 0            ; 0           ; 0          ; 1         ; 1           ;
+---------------------+---------+----------------+--------------+---------------------+--------------+-------------+------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[1..31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[8..31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[1..31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[1..31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[8..31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|R_ctrl_custom                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_im:the_switchesqsys_nios2_processor_nios2_oci_im|trc_im_addr[0..6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_im:the_switchesqsys_nios2_processor_nios2_oci_im|trc_wrap                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk|dbrk_goto1                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk|dbrk_goto0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_xbrk:the_switchesqsys_nios2_processor_nios2_oci_xbrk|xbrk_break                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Buffer:buf2|outputValue[4..7]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Buffer:buf1|outputValue[4..7]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[1]                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[2]                                                                                                                         ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[2]                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[3]                                                                                                                         ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[3]                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[4]                                                                                                                         ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[4]                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[6]                                                                                                                         ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[6]                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[7]                                                                                                                         ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[7]                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[8]                                                                                                                         ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[8]                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[9]                                                                                                                         ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[9]                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[10]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[10]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[11]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[11]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[12]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[12]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[13]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[13]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[14]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[14]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[15]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[15]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[16]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[16]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[17]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[17]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[18]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[18]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[19]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[19]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[20]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[20]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[21]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[21]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[22]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[22]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[23]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[23]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[24]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[24]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[25]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[25]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[26]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[26]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[27]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[27]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[28]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[28]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[29]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[29]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[30]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[30]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[31]                                                                                                                        ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[31]                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[0]                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                             ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                             ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                             ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                             ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                        ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                        ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                   ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                   ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                   ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                   ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                 ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                        ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                        ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                        ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                               ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                               ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                               ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                     ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                      ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                      ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                               ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                               ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                               ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                           ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                           ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                           ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                           ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                   ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                   ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                   ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                   ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                    ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                           ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                           ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                          ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                             ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                             ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                             ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                             ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                              ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[7]                                                                                                                                                                                                                                                                                                                            ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[6]                                                                                                                                                                                                                                                                                                                            ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[5]                                                                                                                                                                                                                                                                                                                            ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[4]                                                                                                                                                                                                                                                                                                                            ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[3]                                                                                                                                                                                                                                                                                                                            ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[2]                                                                                                                                                                                                                                                                                                                            ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[1]                                                                                                                                                                                                                                                                                                                            ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[0]                                                                                                                                                                                                                                                                                                                            ; Merged with switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break|trigger_state                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk|dbrk_break                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break|trigbrktype                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Camera:camera2|ps~2                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Camera:camera2|ps~3                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Camera:camera2|ps~4                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Camera:camera1|ps~2                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Camera:camera1|ps~3                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Camera:camera1|ps~4                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.011 ; Merged with switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.001 ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; ClockDivider:cdiv|divided_clocks[6..31]                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 897                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                   ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                             ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                                              ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                                                             ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                                                             ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                                                             ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                                             ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                                                                                                                                                             ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                                                             ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                                                                                                                                                             ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13]                                                                                                                                                                                             ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14]                                                                                                                                                                                             ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14]                                                                                                                                                                                             ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15]                                                                                                                                                                                             ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15]                                                                                                                                                                                             ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[16]                                                                                                                                                                                             ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[16]                                                                                                                                                                                             ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                                               ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                         ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                        ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                        ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                                                        ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                                                                                                                        ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                                                                                                                                                                                                                        ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                                                                        ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[16]                                                                                                                                                                                                                                              ; Merged with sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[16]                                                                                                                                                                                                                                        ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 38                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                     ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                               ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                                                ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                                                               ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                                                               ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                                                               ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                                               ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                                                                                                                                                               ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                                                               ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                                                                                                                                                               ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13]                                                                                                                                                                                               ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14]                                                                                                                                                                                               ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14]                                                                                                                                                                                               ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15]                                                                                                                                                                                               ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15]                                                                                                                                                                                               ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[16]                                                                                                                                                                                               ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[16]                                                                                                                                                                                               ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                           ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                          ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                          ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                                                          ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                                                                                                                          ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                                                                                                                                                                                                                          ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                                                                          ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[16]                                                                                                                                                                                                                                                ; Merged with sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[16]                                                                                                                                                                                                                                          ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 38                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                        ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                  ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                                                   ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                                                                  ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                                                                  ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                                                                  ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                                                  ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                                                                                                                                                                  ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                                                                  ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                                                                                                                                                                  ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13]                                                                                                                                                                                                  ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14]                                                                                                                                                                                                  ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14]                                                                                                                                                                                                  ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15]                                                                                                                                                                                                  ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15]                                                                                                                                                                                                  ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[16]                                                                                                                                                                                                  ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[16]                                                                                                                                                                                                  ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                                                    ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                              ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                             ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                             ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                                                             ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                                                                                                                             ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                                                                                                                                                                                                                             ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                                                                             ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[16]                                                                                                                                                                                                                                                   ; Merged with sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[16]                                                                                                                                                                                                                                             ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 38                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk|dbrk_break,                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break|trigbrktype                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                           ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                 ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                  ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                               ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                 ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                    ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                           ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                               ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[7]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[6]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[5]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[4]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[3]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[2]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[1]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[30]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[29]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[28]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[27]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[26]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[25]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[24]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[23]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[22]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[21]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[20]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[19]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[18]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[17]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[16]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[15]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[14]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[13]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[12]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[11]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[10]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[9]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[8]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[30]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[29]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[28]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[27]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[26]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[25]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[24]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[23]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[22]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[21]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[20]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[19]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[18]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[17]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[16]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[15]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[14]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[13]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[12]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[11]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[10]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[9]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[7]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[6]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[5]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[4]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[3]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[2]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:instrobe|readdata[1]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[31]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[30]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[29]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[28]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[27]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[26]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[25]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[24]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[23]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[22]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[21]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[20]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[19]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[18]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[17]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[16]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[15]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[14]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[13]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[12]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[11]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[10]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[9]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[8]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[7]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[6]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[5]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[4]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[3]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[2]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:readytodownload|readdata[1]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[31]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[30]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[29]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[28]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[27]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[26]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[25]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[24]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[23]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:curbytein|readdata[31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[21]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[20]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[19]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[18]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[17]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[16]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[15]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[14]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[13]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[12]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[11]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[10]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[9]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[8]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk|dbrk_goto1                                                                                                                               ; Stuck at GND              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break|trigger_state                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[31]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[30]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                           ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                             ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                           ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                             ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                           ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                             ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[29]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[28]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[27]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[26]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                        ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                        ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                        ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[25]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[24]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                 ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                   ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                 ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                 ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[23]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[22]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[21]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[20]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[19]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[18]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[17]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[16]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[15]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[14]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_switches:switches|readdata[22]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[13]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[12]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[11]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[10]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[9]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_readyToDownload:empty|readdata[8]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                           ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                             ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                        ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                         ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                 ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                   ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                        ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                          ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                              ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                 ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                      ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                        ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                            ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                       ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                           ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                  ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                   ; Stuck at GND              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC              ; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.101 ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                                                      ; Stuck at GND              ; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                                                                                                        ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                                                        ; Stuck at GND              ; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                                                                                                          ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                                                           ; Stuck at GND              ; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                          ; Library      ;
+----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v ; yes             ; User Verilog HDL File        ; C:/Users/klholden/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v ; switchesqsys ;
; readOutBuffer.sv                                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/klholden/Documents/nightmares/ll11ll1lll1l1l_lab5/readOutBuffer.sv                                                           ;              ;
+----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 11          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 16          ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 5           ;
;     -- 5 input functions                    ; 1           ;
;     -- 4 input functions                    ; 1           ;
;     -- <=3 input functions                  ; 9           ;
;                                             ;             ;
; Dedicated logic registers                   ; 8           ;
;                                             ;             ;
; I/O pins                                    ; 13          ;
; Total DSP Blocks                            ; 0           ;
; Maximum fan-out node                        ; globalReset ;
; Maximum fan-out                             ; 9           ;
; Total fan-out                               ; 103         ;
; Average fan-out                             ; 2.06        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |readOutBuffer             ; 16 (16)           ; 8 (8)        ; 0                 ; 0          ; 13   ; 0            ; |readOutBuffer      ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf
+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
<<<<<<< HEAD
; Total registers                              ; 1065  ;
; Number of registers using Synchronous Clear  ; 269   ;
; Number of registers using Synchronous Load   ; 163   ;
; Number of registers using Asynchronous Clear ; 639   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 398   ;
=======
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


<<<<<<< HEAD
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; resetState                                                                                                                                                                                                                                                    ; 40      ;
; switchesqsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                    ; 1       ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                              ; 30      ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                               ; 5       ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; 11      ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                 ; 1       ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                 ; 4       ;
; switchesqsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                    ; 2       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                              ; 2       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|F_pc[10]                                                                                                                                                                                         ; 8       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|i_read                                                                                                                                                                                           ; 9       ;
; switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                          ; 2       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|hbreak_enabled                                                                                                                                                                                   ; 6       ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                        ; 3       ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; 1       ;
; switchesqsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                    ; 1       ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                              ; 3       ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5] ; 2       ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; 1       ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                     ; 1       ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                      ; 1       ;
; switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                      ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                     ;
+-------------------------------------+--------------------------+
; Register Name                       ; RAM Name                 ;
+-------------------------------------+--------------------------+
; Buffer:buf2|memory_rtl_0_bypass[0]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[1]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[2]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[3]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[4]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[5]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[6]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[7]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[8]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[9]  ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[10] ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[11] ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf2|memory_rtl_0_bypass[12] ; Buffer:buf2|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[0]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[1]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[2]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[3]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[4]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[5]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[6]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[7]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[8]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[9]  ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[10] ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[11] ; Buffer:buf1|memory_rtl_0 ;
; Buffer:buf1|memory_rtl_0_bypass[12] ; Buffer:buf1|memory_rtl_0 ;
+-------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lights|ReadInBuffer:inBuffer|DFlipFlopS:d4|q                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lights|readOutBuffer:readOut|counter[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lights|streamCounter:inputCounter|counter[3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|E_src1[4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|E_src1[22]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|E_src2[15]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|d_writedata[22]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|d_writedata[26]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|av_ld_byte2_data[6]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|D_iw[1]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|D_iw[6]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|readdata[3]                                                                                                                                                                                                                        ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |lights|Percents:cam2Percent|clkCounter[14]                                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |lights|Percents:cam1Percent|clkCounter[9]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lights|Buffer:buf2|outputValue[0]                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lights|Buffer:buf1|outputValue[0]                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_alu_result[28]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|E_src2[28]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[21]                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[3]                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[8]                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|F_pc[1]                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[22] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[19]                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|d_byteenable[2]                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lights|switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lights|curByte[5]                                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lights|curByte[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |lights|Camera:camera1|ps                                                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|E_logic_result[1]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|W_rf_wr_data[22]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lights|switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |lights|Percents:cam2Percent|percentFilled                                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |lights|Percents:cam1Percent|percentFilled                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |lights|switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001|src_channel[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[1]                                                                                                                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[17]                                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                 ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                                                      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0]                                                                                                                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 80 LEs               ; 8 LEs                  ; Yes        ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[6]                                                                                                                                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                                                                                                                                                                                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                  ;
; 52:1               ; 4 bits    ; 136 LEs       ; 100 LEs              ; 36 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                  ;
; 14:1               ; 10 bits   ; 90 LEs        ; 40 LEs               ; 50 LEs                 ; Yes        ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_d5o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_e5o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for sld_signaltap:Send_Stream_Finish ;
+-----------------+-------+------+------------------------+
; Assignment      ; Value ; From ; To                     ;
+-----------------+-------+------+------------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                      ;
+-----------------+-------+------+------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:Start_Bit_Finish ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------+
; Source assignments for sld_signaltap:curByte_shift ;
+-----------------+-------+------+-------------------+
; Assignment      ; Value ; From ; To                ;
+-----------------+-------+------+-------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                 ;
+-----------------+-------+------+-------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Buffer:buf2|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Buffer:buf1|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lights ;
+---------------------+---------+----------------------------------------+
; Parameter Name      ; Value   ; Type                                   ;
+---------------------+---------+----------------------------------------+
; idleD               ; 0111111 ; Unsigned Binary                        ;
; D                   ; 0100001 ; Unsigned Binary                        ;
; defaultCam2Behavior ; 0       ; Unsigned Binary                        ;
; blank               ; 1111111 ; Unsigned Binary                        ;
; whichClock          ; 5       ; Signed Integer                         ;
+---------------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockMultiDivide:cmdiv ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; clkVal         ; 101   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CountUp:countUpCam1 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; c0             ; 0000    ; Unsigned Binary                       ;
; c1             ; 0001    ; Unsigned Binary                       ;
; c2             ; 0010    ; Unsigned Binary                       ;
; c3             ; 0011    ; Unsigned Binary                       ;
; c4             ; 0100    ; Unsigned Binary                       ;
; c5             ; 0101    ; Unsigned Binary                       ;
; c6             ; 0110    ; Unsigned Binary                       ;
; c7             ; 0111    ; Unsigned Binary                       ;
; c8             ; 1000    ; Unsigned Binary                       ;
; c9             ; 1001    ; Unsigned Binary                       ;
; c10            ; 1010    ; Unsigned Binary                       ;
; nothing        ; 1111111 ; Unsigned Binary                       ;
; zero           ; 1000000 ; Unsigned Binary                       ;
; one            ; 1001111 ; Unsigned Binary                       ;
; two            ; 0100100 ; Unsigned Binary                       ;
; three          ; 0110000 ; Unsigned Binary                       ;
; four           ; 0011001 ; Unsigned Binary                       ;
; five           ; 0010010 ; Unsigned Binary                       ;
; six            ; 0000010 ; Unsigned Binary                       ;
; seven          ; 1111000 ; Unsigned Binary                       ;
; eight          ; 0000000 ; Unsigned Binary                       ;
; nine           ; 0011000 ; Unsigned Binary                       ;
; ten            ; 0100010 ; Unsigned Binary                       ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CountUp:countUpCam2 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; c0             ; 0000    ; Unsigned Binary                       ;
; c1             ; 0001    ; Unsigned Binary                       ;
; c2             ; 0010    ; Unsigned Binary                       ;
; c3             ; 0011    ; Unsigned Binary                       ;
; c4             ; 0100    ; Unsigned Binary                       ;
; c5             ; 0101    ; Unsigned Binary                       ;
; c6             ; 0110    ; Unsigned Binary                       ;
; c7             ; 0111    ; Unsigned Binary                       ;
; c8             ; 1000    ; Unsigned Binary                       ;
; c9             ; 1001    ; Unsigned Binary                       ;
; c10            ; 1010    ; Unsigned Binary                       ;
; nothing        ; 1111111 ; Unsigned Binary                       ;
; zero           ; 1000000 ; Unsigned Binary                       ;
; one            ; 1001111 ; Unsigned Binary                       ;
; two            ; 0100100 ; Unsigned Binary                       ;
; three          ; 0110000 ; Unsigned Binary                       ;
; four           ; 0011001 ; Unsigned Binary                       ;
; five           ; 0010010 ; Unsigned Binary                       ;
; six            ; 0000010 ; Unsigned Binary                       ;
; seven          ; 1111000 ; Unsigned Binary                       ;
; eight          ; 0000000 ; Unsigned Binary                       ;
; nine           ; 0011000 ; Unsigned Binary                       ;
; ten            ; 0100010 ; Unsigned Binary                       ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Percents:cam1Percent ;
+----------------+---------------------+----------------------------+
; Parameter Name ; Value               ; Type                       ;
+----------------+---------------------+----------------------------+
; uranusHz       ; 0011111111111111111 ; Unsigned Binary            ;
; uranusKindaHz  ; 0001111111111111111 ; Unsigned Binary            ;
+----------------+---------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Percents:cam2Percent ;
+----------------+---------------------+----------------------------+
; Parameter Name ; Value               ; Type                       ;
+----------------+---------------------+----------------------------+
; uranusHz       ; 0011111111111111111 ; Unsigned Binary            ;
; uranusKindaHz  ; 0001111111111111111 ; Unsigned Binary            ;
+----------------+---------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Camera:camera1 ;
+------------------+---------+--------------------------------+
; Parameter Name   ; Value   ; Type                           ;
+------------------+---------+--------------------------------+
; zeroPercent      ; 0000    ; Unsigned Binary                ;
; halfPercent      ; 0101    ; Unsigned Binary                ;
; eightyPercent    ; 1000    ; Unsigned Binary                ;
; ninetyPercent    ; 1001    ; Unsigned Binary                ;
; hundredPercent   ; 1010    ; Unsigned Binary                ;
; fiftyPercent     ; 110     ; Unsigned Binary                ;
; standbySignal    ; 101     ; Unsigned Binary                ;
; filmSignal       ; 011     ; Unsigned Binary                ;
; noSignal         ; 111     ; Unsigned Binary                ;
; lowPower         ; 0000    ; Unsigned Binary                ;
; standBy          ; 0001    ; Unsigned Binary                ;
; active           ; 0010    ; Unsigned Binary                ;
; reaches50        ; 0011    ; Unsigned Binary                ;
; signalToDownload ; 0100    ; Unsigned Binary                ;
; reaches90        ; 0101    ; Unsigned Binary                ;
; downloading      ; 0110    ; Unsigned Binary                ;
; idle             ; 0111    ; Unsigned Binary                ;
; flushing         ; 1000    ; Unsigned Binary                ;
; low              ; 1000111 ; Unsigned Binary                ;
; hold             ; 0001001 ; Unsigned Binary                ;
; activeD          ; 0001000 ; Unsigned Binary                ;
; downloadD        ; 0100001 ; Unsigned Binary                ;
; idleD            ; 0111111 ; Unsigned Binary                ;
; flush            ; 0001110 ; Unsigned Binary                ;
; fifty            ; 0010010 ; Unsigned Binary                ;
; eighty           ; 0000000 ; Unsigned Binary                ;
; ninty            ; 0011000 ; Unsigned Binary                ;
+------------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Camera:camera2 ;
+------------------+---------+--------------------------------+
; Parameter Name   ; Value   ; Type                           ;
+------------------+---------+--------------------------------+
; zeroPercent      ; 0000    ; Unsigned Binary                ;
; halfPercent      ; 0101    ; Unsigned Binary                ;
; eightyPercent    ; 1000    ; Unsigned Binary                ;
; ninetyPercent    ; 1001    ; Unsigned Binary                ;
; hundredPercent   ; 1010    ; Unsigned Binary                ;
; fiftyPercent     ; 110     ; Unsigned Binary                ;
; standbySignal    ; 101     ; Unsigned Binary                ;
; filmSignal       ; 011     ; Unsigned Binary                ;
; noSignal         ; 111     ; Unsigned Binary                ;
; lowPower         ; 0000    ; Unsigned Binary                ;
; standBy          ; 0001    ; Unsigned Binary                ;
; active           ; 0010    ; Unsigned Binary                ;
; reaches50        ; 0011    ; Unsigned Binary                ;
; signalToDownload ; 0100    ; Unsigned Binary                ;
; reaches90        ; 0101    ; Unsigned Binary                ;
; downloading      ; 0110    ; Unsigned Binary                ;
; idle             ; 0111    ; Unsigned Binary                ;
; flushing         ; 1000    ; Unsigned Binary                ;
; low              ; 1000111 ; Unsigned Binary                ;
; hold             ; 0001001 ; Unsigned Binary                ;
; activeD          ; 0001000 ; Unsigned Binary                ;
; downloadD        ; 0100001 ; Unsigned Binary                ;
; idleD            ; 0111111 ; Unsigned Binary                ;
; flush            ; 0001110 ; Unsigned Binary                ;
; fifty            ; 0010010 ; Unsigned Binary                ;
; eighty           ; 0000000 ; Unsigned Binary                ;
; ninty            ; 0011000 ; Unsigned Binary                ;
+------------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer:buf1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; full           ; 1010  ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer:buf2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; full           ; 1010  ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                     ; Type                                                                                                                                          ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; switchesqsys_nios2_processor_rf_ram_a.mif ; String                                                                                                                                        ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                                                                                ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 32                                        ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 5                                         ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 32                                        ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 32                                        ; Signed Integer                                                                                                                                      ;
; WIDTHAD_B                          ; 5                                         ; Signed Integer                                                                                                                                      ;
; NUMWORDS_B                         ; 32                                        ; Signed Integer                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                    ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; switchesqsys_nios2_processor_rf_ram_a.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                         ; Signed Integer                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5o1                           ; Untyped                                                                                                                                             ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                     ; Type                                                                                                                                          ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; switchesqsys_nios2_processor_rf_ram_b.mif ; String                                                                                                                                        ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                                                                                ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 32                                        ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 5                                         ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 32                                        ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 32                                        ; Signed Integer                                                                                                                                      ;
; WIDTHAD_B                          ; 5                                         ; Signed Integer                                                                                                                                      ;
; NUMWORDS_B                         ; 32                                        ; Signed Integer                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                    ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; switchesqsys_nios2_processor_rf_ram_b.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                         ; Signed Integer                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_e5o1                           ; Untyped                                                                                                                                             ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram ;
+----------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                    ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; switchesqsys_nios2_processor_ociram_default_contents.mif ; String                                                                                                                                                                                                                                                                                               ;
+----------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                                              ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                                                       ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                                        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                                      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                                                        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; switchesqsys_nios2_processor_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0cg1                                          ; Untyped                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory ;
+----------------+--------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                ;
+----------------+--------------------------------+-----------------------------------------------------+
; INIT_FILE      ; switchesqsys_onchip_memory.hex ; String                                              ;
+----------------+--------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                      ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                   ;
; WIDTH_A                            ; 32                             ; Signed Integer                                            ;
; WIDTHAD_A                          ; 10                             ; Signed Integer                                            ;
; NUMWORDS_A                         ; 1024                           ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WIDTH_B                            ; 1                              ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; INIT_FILE                          ; switchesqsys_onchip_memory.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 1024                           ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_9lj1                ; Untyped                                                   ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:readytodownload_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outsignal_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbyteout_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instrobe_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:curbytein_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:empty_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                                ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                                ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                                                ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                                                ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router:router|switchesqsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001|switchesqsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_002|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_003|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_004|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_005|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_006|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_007|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_008|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_009|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_010|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_011|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_012|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_013|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:Send_Stream_Finish                     ;
+-------------------------------------------------+------------------------------------+----------------+
; Parameter Name                                  ; Value                              ; Type           ;
+-------------------------------------------------+------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                      ; String         ;
; sld_node_info                                   ; 805334533                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                  ; Signed Integer ;
; sld_data_bits                                   ; 3                                  ; Untyped        ;
; sld_trigger_bits                                ; 1                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                  ; Untyped        ;
; sld_sample_depth                                ; 131072                             ; Untyped        ;
; sld_segment_size                                ; 131072                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                               ; Untyped        ;
; sld_state_bits                                  ; 11                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                               ; String         ;
; sld_inversion_mask_length                       ; 34                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd          ; String         ;
; sld_state_flow_use_generated                    ; 0                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 3                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:Start_Bit_Finish                       ;
+-------------------------------------------------+------------------------------------+----------------+
; Parameter Name                                  ; Value                              ; Type           ;
+-------------------------------------------------+------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                      ; String         ;
; sld_node_info                                   ; 805334534                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                  ; Signed Integer ;
; sld_data_bits                                   ; 5                                  ; Untyped        ;
; sld_trigger_bits                                ; 1                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                  ; Untyped        ;
; sld_sample_depth                                ; 131072                             ; Untyped        ;
; sld_segment_size                                ; 131072                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                               ; Untyped        ;
; sld_state_bits                                  ; 11                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                               ; String         ;
; sld_inversion_mask_length                       ; 34                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd          ; String         ;
; sld_state_flow_use_generated                    ; 0                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 5                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:curByte_shift                          ;
+-------------------------------------------------+------------------------------------+----------------+
; Parameter Name                                  ; Value                              ; Type           ;
+-------------------------------------------------+------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                      ; String         ;
; sld_node_info                                   ; 805334532                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                  ; Signed Integer ;
; sld_data_bits                                   ; 9                                  ; Untyped        ;
; sld_trigger_bits                                ; 1                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                  ; Untyped        ;
; sld_sample_depth                                ; 131072                             ; Untyped        ;
; sld_segment_size                                ; 131072                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                               ; Untyped        ;
; sld_state_bits                                  ; 11                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                               ; String         ;
; sld_inversion_mask_length                       ; 34                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd          ; String         ;
; sld_state_flow_use_generated                    ; 0                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 9                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Buffer:buf2|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 4                    ; Untyped                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                  ;
; NUMWORDS_A                         ; 10                   ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 4                    ; Untyped                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                  ;
; NUMWORDS_B                         ; 10                   ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ivm1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Buffer:buf1|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 4                    ; Untyped                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                  ;
; NUMWORDS_A                         ; 10                   ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 4                    ; Untyped                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                  ;
; NUMWORDS_B                         ; 10                   ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ivm1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Buffer:buf2|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 10                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 10                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; Buffer:buf1|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 10                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 10                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_004|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_002|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001|switchesqsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router:router|switchesqsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:empty_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:empty_s1_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbytein_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbytein_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_s1_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                           ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instrobe_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instrobe_s1_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                               ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:curbyteout_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:curbyteout_s1_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outsignal_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outsignal_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:readytodownload_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:readytodownload_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                           ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                    ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                               ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


=======
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf
+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |readOutBuffer|counter[1]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name      ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 4              ; curByte_shift      ; 1                   ; 9                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 5              ; Send_Stream_Finish ; 1                   ; 3                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 6              ; Start_Bit_Finish   ; 1                   ; 5                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
<<<<<<< HEAD
; arriav_ff             ; 1065                        ;
;     CLR               ; 305                         ;
;     CLR SCLR          ; 67                          ;
;     CLR SCLR SLD      ; 16                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 63                          ;
;     ENA CLR           ; 123                         ;
;     ENA CLR SCLR      ; 43                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SCLR          ; 122                         ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 179                         ;
; arriav_lcell_comb     ; 1333                        ;
;     arith             ; 164                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 119                         ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 21                          ;
;         7 data inputs ; 21                          ;
;     normal            ; 1148                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 177                         ;
;         4 data inputs ; 275                         ;
;         5 data inputs ; 270                         ;
;         6 data inputs ; 201                         ;
; boundary_port         ; 128                         ;
; stratixv_ram_block    ; 152                         ;
=======
; arriav_ff             ; 8                           ;
;     ENA SCLR          ; 8                           ;
; arriav_lcell_comb     ; 16                          ;
;     arith             ; 8                           ;
;         1 data inputs ; 8                           ;
;     normal            ; 8                           ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
;         6 data inputs ; 5                           ;
; boundary_port         ; 13                          ;
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.78                        ;
+-----------------------+-----------------------------+


<<<<<<< HEAD
+----------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:Send_Stream_Finish ;
+-----------------------+----------------------------------------------------------+
; Type                  ; Count                                                    ;
+-----------------------+----------------------------------------------------------+
; arriav_ff             ; 489                                                      ;
;     CLR               ; 8                                                        ;
;     CLR SLD           ; 69                                                       ;
;     ENA               ; 103                                                      ;
;     ENA CLR           ; 58                                                       ;
;     ENA CLR SCLR      ; 69                                                       ;
;     ENA SCLR          ; 30                                                       ;
;     ENA SCLR SLD      ; 33                                                       ;
;     ENA SLD           ; 48                                                       ;
;     SCLR SLD          ; 8                                                        ;
;     plain             ; 63                                                       ;
; arriav_lcell_comb     ; 302                                                      ;
;     arith             ; 113                                                      ;
;         0 data inputs ; 4                                                        ;
;         1 data inputs ; 108                                                      ;
;         2 data inputs ; 1                                                        ;
;     normal            ; 189                                                      ;
;         0 data inputs ; 2                                                        ;
;         1 data inputs ; 18                                                       ;
;         2 data inputs ; 6                                                        ;
;         3 data inputs ; 12                                                       ;
;         4 data inputs ; 20                                                       ;
;         5 data inputs ; 63                                                       ;
;         6 data inputs ; 68                                                       ;
; boundary_port         ; 83                                                       ;
; stratixv_ram_block    ; 48                                                       ;
;                       ;                                                          ;
; Max LUT depth         ; 4.50                                                     ;
; Average LUT depth     ; 1.87                                                     ;
+-----------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lights                                                                                                 ; 302 (0)           ; 489 (0)      ; 393216            ; 0          ; 0    ; 0            ; |lights                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_signaltap:Send_Stream_Finish|                                                                   ; 302 (2)           ; 489 (4)      ; 393216            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 300 (0)           ; 485 (0)      ; 393216            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 300 (67)          ; 485 (106)    ; 393216            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 106 (106)    ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 21 (0)            ; 4 (0)        ; 393216            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_o484:auto_generated|                                                         ; 21 (0)            ; 4 (4)        ; 393216            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o484:auto_generated                                                                                                                                          ; work         ;
;                   |decode_tma:decode2|                                                                  ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o484:auto_generated|decode_tma:decode2                                                                                                                       ; work         ;
;                   |mux_8hb:mux3|                                                                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o484:auto_generated|mux_8hb:mux3                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 112 (112)         ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 3 (1)             ; 21 (1)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 1 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 54 (8)            ; 99 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 4 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_b7i:auto_generated|                                                             ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b7i:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 17 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_49i:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 13 (13)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:Start_Bit_Finish ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 502                                                    ;
;     CLR               ; 10                                                     ;
;     CLR SLD           ; 69                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 58                                                     ;
;     ENA CLR SCLR      ; 69                                                     ;
;     ENA SCLR          ; 30                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 48                                                     ;
;     SCLR SLD          ; 9                                                      ;
;     plain             ; 73                                                     ;
; arriav_lcell_comb     ; 316                                                    ;
;     arith             ; 114                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 109                                                    ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 202                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 18                                                     ;
;         2 data inputs ; 6                                                      ;
;         3 data inputs ; 12                                                     ;
;         4 data inputs ; 20                                                     ;
;         5 data inputs ; 63                                                     ;
;         6 data inputs ; 81                                                     ;
; boundary_port         ; 89                                                     ;
; stratixv_ram_block    ; 80                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.50                                                   ;
; Average LUT depth     ; 1.89                                                   ;
+-----------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lights                                                                                                 ; 316 (0)           ; 502 (0)      ; 655360            ; 0          ; 0    ; 0            ; |lights                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_signaltap:Start_Bit_Finish|                                                                     ; 316 (2)           ; 502 (6)      ; 655360            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 314 (0)           ; 496 (0)      ; 655360            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 314 (67)          ; 496 (114)    ; 655360            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 106 (106)    ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 21 (0)            ; 4 (0)        ; 655360            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_s484:auto_generated|                                                         ; 21 (0)            ; 4 (4)        ; 655360            ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s484:auto_generated                                                                                                                                          ; work         ;
;                   |decode_tma:decode2|                                                                  ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s484:auto_generated|decode_tma:decode2                                                                                                                       ; work         ;
;                   |mux_ahb:mux3|                                                                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s484:auto_generated|mux_ahb:mux3                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 112 (112)         ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 3 (1)             ; 21 (1)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 1 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 68 (9)            ; 102 (0)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_e7i:auto_generated|                                                             ; 5 (5)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_e7i:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 17 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_49i:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 25 (25)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:curByte_shift ;
+-----------------------+-----------------------------------------------------+
; Type                  ; Count                                               ;
+-----------------------+-----------------------------------------------------+
; arriav_ff             ; 527                                                 ;
;     CLR               ; 6                                                   ;
;     CLR SLD           ; 77                                                  ;
;     ENA               ; 103                                                 ;
;     ENA CLR           ; 58                                                  ;
;     ENA CLR SCLR      ; 69                                                  ;
;     ENA SCLR          ; 30                                                  ;
;     ENA SCLR SLD      ; 33                                                  ;
;     ENA SLD           ; 48                                                  ;
;     SCLR SLD          ; 10                                                  ;
;     plain             ; 93                                                  ;
; arriav_lcell_comb     ; 335                                                 ;
;     arith             ; 115                                                 ;
;         0 data inputs ; 4                                                   ;
;         1 data inputs ; 110                                                 ;
;         2 data inputs ; 1                                                   ;
;     normal            ; 220                                                 ;
;         0 data inputs ; 2                                                   ;
;         1 data inputs ; 18                                                  ;
;         2 data inputs ; 7                                                   ;
;         3 data inputs ; 11                                                  ;
;         4 data inputs ; 21                                                  ;
;         5 data inputs ; 63                                                  ;
;         6 data inputs ; 98                                                  ;
; boundary_port         ; 101                                                 ;
; stratixv_ram_block    ; 144                                                 ;
;                       ;                                                     ;
; Max LUT depth         ; 4.50                                                ;
; Average LUT depth     ; 1.78                                                ;
+-----------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lights                                                                                                 ; 335 (0)           ; 527 (0)      ; 1179648           ; 0          ; 0    ; 0            ; |lights                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_signaltap:curByte_shift|                                                                        ; 335 (2)           ; 527 (10)     ; 1179648           ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 333 (0)           ; 517 (0)      ; 1179648           ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 333 (67)          ; 517 (130)    ; 1179648           ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 106 (106)    ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 21 (0)            ; 4 (0)        ; 1179648           ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_4584:auto_generated|                                                         ; 21 (0)            ; 4 (4)        ; 1179648           ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4584:auto_generated                                                                                                                                          ; work         ;
;                   |decode_tma:decode2|                                                                  ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4584:auto_generated|decode_tma:decode2                                                                                                                       ; work         ;
;                   |mux_ehb:mux3|                                                                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4584:auto_generated|mux_ehb:mux3                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 112 (112)         ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 3 (1)             ; 21 (1)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 1 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 87 (11)           ; 107 (0)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_j7i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_j7i:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 17 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_49i:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 41 (41)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 187                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 20                                       ;
;     ENA CLR SLD       ; 108                                      ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 155                                      ;
;     extend            ; 4                                        ;
;         7 data inputs ; 4                                        ;
;     normal            ; 151                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 30                                       ;
;         4 data inputs ; 21                                       ;
;         5 data inputs ; 36                                       ;
;         6 data inputs ; 37                                       ;
; boundary_port         ; 152                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.37                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                             ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |lights                                              ; 155 (0)           ; 187 (0)      ; 0                 ; 0          ; 0    ; 0            ; |lights                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                ; 155 (1)           ; 187 (0)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_hub:auto_hub                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst| ; 154 (112)         ; 187 (158)    ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                   ; 25 (25)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                 ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |lights|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Elapsed Time Per Partition                      ;
+----------------------------------+--------------+
; Partition Name                   ; Elapsed Time ;
+----------------------------------+--------------+
; Top                              ; 00:00:07     ;
; sld_signaltap:curByte_shift      ; 00:00:01     ;
; sld_signaltap:Start_Bit_Finish   ; 00:00:01     ;
; sld_signaltap:Send_Stream_Finish ; 00:00:01     ;
; sld_hub:auto_hub                 ; 00:00:00     ;
+----------------------------------+--------------+
=======
+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
<<<<<<< HEAD
    Info: Processing started: Sun May 31 22:04:18 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights --recompile=on
=======
    Info: Processing started: Sun May 31 19:16:23 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/switchesqsys.v
    Info (12023): Found entity 1: switchesqsys
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv
    Info (12023): Found entity 1: switchesqsys_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: switchesqsys_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: switchesqsys_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: switchesqsys_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: switchesqsys_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_load.v
    Info (12023): Found entity 1: switchesqsys_load
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_outsignal.v
    Info (12023): Found entity 1: switchesqsys_outSignal
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_readytodownload.v
    Info (12023): Found entity 1: switchesqsys_readyToDownload
Info (12021): Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/switchesqsys_jtag_uart.v
    Info (12023): Found entity 1: switchesqsys_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: switchesqsys_jtag_uart_scfifo_w
    Info (12023): Found entity 3: switchesqsys_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: switchesqsys_jtag_uart_scfifo_r
    Info (12023): Found entity 5: switchesqsys_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_leds.v
    Info (12023): Found entity 1: switchesqsys_LEDs
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_switches.v
    Info (12023): Found entity 1: switchesqsys_switches
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_onchip_memory.v
    Info (12023): Found entity 1: switchesqsys_onchip_memory
Info (12021): Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_register_bank_a_module
    Info (12023): Found entity 2: switchesqsys_nios2_processor_register_bank_b_module
    Info (12023): Found entity 3: switchesqsys_nios2_processor_nios2_oci_debug
    Info (12023): Found entity 4: switchesqsys_nios2_processor_ociram_sp_ram_module
    Info (12023): Found entity 5: switchesqsys_nios2_processor_nios2_ocimem
    Info (12023): Found entity 6: switchesqsys_nios2_processor_nios2_avalon_reg
    Info (12023): Found entity 7: switchesqsys_nios2_processor_nios2_oci_break
    Info (12023): Found entity 8: switchesqsys_nios2_processor_nios2_oci_xbrk
    Info (12023): Found entity 9: switchesqsys_nios2_processor_nios2_oci_dbrk
    Info (12023): Found entity 10: switchesqsys_nios2_processor_nios2_oci_itrace
    Info (12023): Found entity 11: switchesqsys_nios2_processor_nios2_oci_td_mode
    Info (12023): Found entity 12: switchesqsys_nios2_processor_nios2_oci_dtrace
    Info (12023): Found entity 13: switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: switchesqsys_nios2_processor_nios2_oci_fifo
    Info (12023): Found entity 17: switchesqsys_nios2_processor_nios2_oci_pib
    Info (12023): Found entity 18: switchesqsys_nios2_processor_nios2_oci_im
    Info (12023): Found entity 19: switchesqsys_nios2_processor_nios2_performance_monitors
    Info (12023): Found entity 20: switchesqsys_nios2_processor_nios2_oci
    Info (12023): Found entity 21: switchesqsys_nios2_processor
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_test_bench
Info (12021): Found 4 design units, including 4 entities, in source file lights.v
    Info (12023): Found entity 1: lights
    Info (12023): Found entity 2: ClockMultiDivide
    Info (12023): Found entity 3: ClockDivider
    Info (12023): Found entity 4: lights_testbench
Info (12021): Found 2 design units, including 2 entities, in source file output_files/camera.sv
    Info (12023): Found entity 1: Camera
    Info (12023): Found entity 2: Camera_testbench
Info (12021): Found 2 design units, including 2 entities, in source file countup.sv
    Info (12023): Found entity 1: CountUp
    Info (12023): Found entity 2: CountUpTestbench
Info (12021): Found 2 design units, including 2 entities, in source file dflipflop.sv
    Info (12023): Found entity 1: DFlipFlop
    Info (12023): Found entity 2: DFlipFlopS
Info (12021): Found 1 design units, including 1 entities, in source file userinput.sv
    Info (12023): Found entity 1: UserInput
Info (12021): Found 2 design units, including 2 entities, in source file percents.sv
    Info (12023): Found entity 1: Percents
    Info (12023): Found entity 2: PercentTestbench
Info (12021): Found 2 design units, including 2 entities, in source file buffer.sv
    Info (12023): Found entity 1: Buffer
    Info (12023): Found entity 2: Buffer_testbench
Info (12021): Found 2 design units, including 2 entities, in source file streamcounter.sv
    Info (12023): Found entity 1: streamCounter
    Info (12023): Found entity 2: streamCounter_testbench
Info (12021): Found 2 design units, including 2 entities, in source file startbitdetect.sv
    Info (12023): Found entity 1: startBitDetect
    Info (12023): Found entity 2: startBitDetect_testbench
Info (12021): Found 2 design units, including 2 entities, in source file readinbuffer.sv
    Info (12023): Found entity 1: ReadInBuffer
    Info (12023): Found entity 2: ReadInBuffer_testbench
Info (12021): Found 2 design units, including 2 entities, in source file readoutbuffer.sv
    Info (12023): Found entity 1: readOutBuffer
    Info (12023): Found entity 2: readOutBuffer_testbench
Warning (10037): Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(2587): conditional expression evaluates to a constant
<<<<<<< HEAD
Info (12127): Elaborating entity "lights" for the top level hierarchy
Warning (10034): Output port "HEX3" at lights.v(20) has no driver
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:cdiv"
Info (12128): Elaborating entity "ClockMultiDivide" for hierarchy "ClockMultiDivide:cmdiv"
Info (12128): Elaborating entity "CountUp" for hierarchy "CountUp:countUpCam1"
Info (12128): Elaborating entity "UserInput" for hierarchy "UserInput:resetInput"
Info (12128): Elaborating entity "DFlipFlop" for hierarchy "DFlipFlop:dffload"
Info (12128): Elaborating entity "Percents" for hierarchy "Percents:cam1Percent"
Info (12128): Elaborating entity "Camera" for hierarchy "Camera:camera1"
Info (12128): Elaborating entity "Buffer" for hierarchy "Buffer:buf1"
Info (12128): Elaborating entity "startBitDetect" for hierarchy "startBitDetect:start"
Info (12128): Elaborating entity "streamCounter" for hierarchy "streamCounter:inputCounter"
Info (12128): Elaborating entity "ReadInBuffer" for hierarchy "ReadInBuffer:inBuffer"
Info (12128): Elaborating entity "DFlipFlopS" for hierarchy "ReadInBuffer:inBuffer|DFlipFlopS:d0"
Info (12128): Elaborating entity "readOutBuffer" for hierarchy "readOutBuffer:readOut"
Info (12128): Elaborating entity "switchesqsys" for hierarchy "switchesqsys:u0"
Info (12128): Elaborating entity "switchesqsys_nios2_processor" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_test_bench" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_test_bench:the_switchesqsys_nios2_processor_test_bench"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_register_bank_a_module" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "switchesqsys_nios2_processor_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5o1.tdf
    Info (12023): Found entity 1: altsyncram_d5o1
Info (12128): Elaborating entity "altsyncram_d5o1" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_d5o1:auto_generated"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_register_bank_b_module" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "switchesqsys_nios2_processor_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e5o1.tdf
    Info (12023): Found entity 1: altsyncram_e5o1
Info (12128): Elaborating entity "altsyncram_e5o1" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_e5o1:auto_generated"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_debug" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_ocimem" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_ociram_sp_ram_module" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "switchesqsys_nios2_processor_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0cg1.tdf
    Info (12023): Found entity 1: altsyncram_0cg1
Info (12128): Elaborating entity "altsyncram_0cg1" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_avalon_reg" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_break" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_xbrk" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_xbrk:the_switchesqsys_nios2_processor_nios2_oci_xbrk"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_dbrk" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_itrace" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_itrace:the_switchesqsys_nios2_processor_nios2_oci_itrace"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_dtrace" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dtrace:the_switchesqsys_nios2_processor_nios2_oci_dtrace"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_td_mode" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_dtrace:the_switchesqsys_nios2_processor_nios2_oci_dtrace|switchesqsys_nios2_processor_nios2_oci_td_mode:switchesqsys_nios2_processor_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_fifo" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo|switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt:the_switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo|switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc:the_switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo|switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc:the_switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_oci_test_bench" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo|switchesqsys_nios2_processor_oci_test_bench:the_switchesqsys_nios2_processor_oci_test_bench"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_pib" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_pib:the_switchesqsys_nios2_processor_nios2_oci_pib"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_nios2_oci_im" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_im:the_switchesqsys_nios2_processor_nios2_oci_im"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_jtag_debug_module_wrapper" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_jtag_debug_module_tck" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck"
Info (12128): Elaborating entity "switchesqsys_nios2_processor_jtag_debug_module_sysclk" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy"
Info (12128): Elaborating entity "switchesqsys_onchip_memory" for hierarchy "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "switchesqsys_onchip_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9lj1.tdf
    Info (12023): Found entity 1: altsyncram_9lj1
Info (12128): Elaborating entity "altsyncram_9lj1" for hierarchy "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated"
Info (12128): Elaborating entity "switchesqsys_switches" for hierarchy "switchesqsys:u0|switchesqsys_switches:switches"
Info (12128): Elaborating entity "switchesqsys_LEDs" for hierarchy "switchesqsys:u0|switchesqsys_LEDs:leds"
Info (12128): Elaborating entity "switchesqsys_jtag_uart" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "switchesqsys_jtag_uart_scfifo_w" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf
    Info (12023): Found entity 1: a_dpfifo_a891
Info (12128): Elaborating entity "a_dpfifo_a891" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf
    Info (12023): Found entity 1: dpram_7s81
Info (12128): Elaborating entity "dpram_7s81" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf
    Info (12023): Found entity 1: altsyncram_b8s1
Info (12128): Elaborating entity "altsyncram_b8s1" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count"
Info (12128): Elaborating entity "switchesqsys_jtag_uart_scfifo_r" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "switchesqsys_readyToDownload" for hierarchy "switchesqsys:u0|switchesqsys_readyToDownload:readytodownload"
Info (12128): Elaborating entity "switchesqsys_outSignal" for hierarchy "switchesqsys:u0|switchesqsys_outSignal:outsignal"
Info (12128): Elaborating entity "switchesqsys_load" for hierarchy "switchesqsys:u0|switchesqsys_load:load"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_router" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_router_default_decode" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router:router|switchesqsys_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_router_001" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_router_001_default_decode" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_001:router_001|switchesqsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_router_002" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_router_002_default_decode" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_002:router_002|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_router_004" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_router_004_default_decode" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_router_004:router_004|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_cmd_demux" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_cmd_demux_001" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_cmd_mux" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_cmd_mux_002" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_rsp_demux_002" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_rsp_mux" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "switchesqsys_mm_interconnect_0_rsp_mux_001" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "switchesqsys:u0|switchesqsys_mm_interconnect_0:mm_interconnect_0|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "switchesqsys_irq_mapper" for hierarchy "switchesqsys:u0|switchesqsys_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "switchesqsys:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "switchesqsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o484.tdf
    Info (12023): Found entity 1: altsyncram_o484
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf
    Info (12023): Found entity 1: cntr_b7i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s484.tdf
    Info (12023): Found entity 1: altsyncram_s484
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e7i.tdf
    Info (12023): Found entity 1: cntr_e7i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4584.tdf
    Info (12023): Found entity 1: altsyncram_4584
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf
    Info (12023): Found entity 1: mux_ehb
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j7i.tdf
    Info (12023): Found entity 1: cntr_j7i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "Send_Stream_Finish"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "Start_Bit_Finish"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "curByte_shift"
Info (12244): Starting Rapid Recompile for partition "Top"
Info (12245): Skipping Rapid Recompile in synthesis for partition "Top" because of one of the following reasons:
    Info (12246): Rapid Recompile could not find previous synthesis results for this partition
    Info (12247): Rapid Recompile has determined that this partition will not benefit from Rapid Recompile optimizations
Info (12244): Starting Rapid Recompile for partition "sld_signaltap:Send_Stream_Finish"
Info (12245): Skipping Rapid Recompile in synthesis for partition "sld_signaltap:Send_Stream_Finish" because of one of the following reasons:
    Info (12246): Rapid Recompile could not find previous synthesis results for this partition
    Info (12247): Rapid Recompile has determined that this partition will not benefit from Rapid Recompile optimizations
Info (12244): Starting Rapid Recompile for partition "sld_signaltap:Start_Bit_Finish"
Info (12245): Skipping Rapid Recompile in synthesis for partition "sld_signaltap:Start_Bit_Finish" because of one of the following reasons:
    Info (12246): Rapid Recompile could not find previous synthesis results for this partition
    Info (12247): Rapid Recompile has determined that this partition will not benefit from Rapid Recompile optimizations
Info (12244): Starting Rapid Recompile for partition "sld_signaltap:curByte_shift"
Info (12245): Skipping Rapid Recompile in synthesis for partition "sld_signaltap:curByte_shift" because of one of the following reasons:
    Info (12246): Rapid Recompile could not find previous synthesis results for this partition
    Info (12247): Rapid Recompile has determined that this partition will not benefit from Rapid Recompile optimizations
Warning (276020): Inferred RAM node "Buffer:buf2|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Buffer:buf1|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Buffer:buf2|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Buffer:buf1|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Buffer:buf2|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "Buffer:buf2|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "10"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "10"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ivm1.tdf
    Info (12023): Found entity 1: altsyncram_ivm1
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 180 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2042 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 53 input pins
    Info (21059): Implemented 75 output pins
    Info (21061): Implemented 1762 logic cells
    Info (21064): Implemented 152 RAM segments
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:Send_Stream_Finish"
Info (21057): Implemented 783 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 65 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 652 logic cells
    Info (21064): Implemented 48 RAM segments
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:Start_Bit_Finish"
Info (21057): Implemented 845 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 676 logic cells
    Info (21064): Implemented 80 RAM segments
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:curByte_shift"
Info (21057): Implemented 960 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 77 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 715 logic cells
    Info (21064): Implemented 144 RAM segments
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 427 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 275 logic cells
Info (144001): Generated suppressed messages file C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files/lights.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 829 megabytes
    Info: Processing ended: Sun May 31 22:04:42 2015
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:23
=======
Info (12127): Elaborating entity "readOutBuffer" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX2F2YWxvbl9zY19maWZv -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uLVNUIFNpbmdsZSBDbG9jayBGSUZP -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9tYXN0ZXJfYWdlbnQ=" -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1NIE1hc3RlciBBZ2VudA==" -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION VHJhbnNsYXRlcyBBdmFsb24tTU0gbWFzdGVyIHRyYW5zYWN0aW9ucyBpbnRvIFFzeXMgY29tbWFuZCBwYWNrZXRzIGFuZCB0cmFuc2xhdGVzIHRoZSBRc3lzIEF2YWxvbi1NTSBzbGF2ZSByZXNwb25zZSBwYWNrZXRzIGludG8gQXZhbG9uLU1NIHJlc3BvbnNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgYW4gZXhwbGFuYXRpb24gb2YgYnVyc3RpbmcgYmVoYXZpb3Iu -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9tYXN0ZXJfdHJhbnNsYXRvcg==" -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uIE1NIE1hc3RlciBUcmFuc2xhdG9y -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgdGhlIEF2YWxvbi1NTSBtYXN0ZXIgaW50ZXJmYWNlIHRvIGEgc2ltcGxlciByZXByZXNlbnRhdGlvbiB0aGF0IHRoZSBRc3lzIG5ldHdvcmsgdXNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZGVmaW5pdGlvbnMgb2YgdGhlIEF2YWxvbi1NTSBzaWduYWxzIGFuZCBleHBsYW5hdGlvbnMgb2YgdGhlIGJ1cnN0aW5nIHByb3BlcnRpZXMu -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9zbGF2ZV9hZ2VudA==" -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uIE1NIFNsYXZlIEFnZW50 -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjb21tYW5kIHBhY2tldHMgYW5kIGlzc3VlcyB0aGUgcmVzdWx0aW5nIHRyYW5zYWN0aW9ucyB0byB0aGUgQXZhbG9uIGludGVyZmFjZS4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZXhwbGFuYXRpb25zIG9mIHRoZSBidXJzdGluZyBwcm9wZXJ0aWVzLg==" -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX1dSSVRFUkVTUE9OU0U=::MA==::VXNlIHdyaXRlcmVzcG9uc2U=" -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX21lcmxpbl9zbGF2ZV90cmFuc2xhdG9y -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1NIFNsYXZlIFRyYW5zbGF0b3I=" -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgdGhlIEF2YWxvbi1NTSBzbGF2ZSBpbnRlcmZhY2UgdG8gYSBzaW1wbGlmaWVkIHJlcHJlc2VudGF0aW9uIHRoYXQgdGhlIFFzeXMgbmV0d29yayB1c2VzLiBSZWZlciB0byB0aGUgQXZhbG9uIEludGVyZmFjZSBTcGVjaWZpY2F0aW9ucyAoaHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvbWFudWFsL21ubF9hdmFsb25fc3BlYy5wZGYpIGZvciBkZWZpbml0aW9ucyBvZiB0aGUgQXZhbG9uLU1NIHNpZ25hbHMgYW5kIGV4cGxhbmF0aW9ucyBvZiB0aGUgYnVyc3RpbmcgcHJvcGVydGllcyBhbmQgYWRkcmVzcyBhbGlnbm1lbnQu -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVZfREFUQV9IT0xEX0NZQ0xFUw==::MA==::QVZfREFUQV9IT0xEX0NZQ0xFUw==" -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX3Jlc2V0X2NvbnRyb2xsZXI=" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIFJlc2V0IENvbnRyb2xsZXI=" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "Rm9yIHN5c3RlbXMgd2l0aCBtdWx0aXBsZSByZXNldCBpbnB1dHMsIHRoZSBNZXJsaW4gUmVzZXQgQ29udHJvbGxlciBPUnMgYWxsIHJlc2V0IGlucHV0cyBhbmQgZ2VuZXJhdGVzIGEgc2luZ2xlIHJlc2V0IG91dHB1dC4=" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lz -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3dpdGNoZXNxc3lz -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4=" -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME switchesqsys HAS_SOPCINFO 1 GENERATION_ID 1432666579" -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_LEDs" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX0xFRHM=" -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX2lycV9tYXBwZXI=" -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIElSUSBNYXBwZXI=" -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgaW5kaXZpZHVhbCBpbnRlcnJ1cHQgd2lyZXMgdG8gYSBidXMuIEJ5IGRlZmF1bHQsIHRoZSBpbnRlcnJ1cHQgc2VuZGVyIGNvbm5lY3RlZCB0byB0aGUgcmVjZWl2ZXIwIGludGVyZmFjZSBvZiB0aGUgSVJRIG1hcHBlciBpcyB0aGUgaGlnaGVzdCBwcmlvcml0eSB3aXRoIHNlcXVlbnRpYWwgcmVjZWl2ZXJzIGJlaWluZyBzdWNjZXNzaXZlbHkgbG93ZXIgcHJpb3JpdHku -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_jtag_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX2p0YWdfdWFydA==" -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME SlRBRyBVQVJU -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZW5hYmxlSW50ZXJhY3RpdmVPdXRwdXQ=::ZmFsc2U=::ZW5hYmxlSW50ZXJhY3RpdmVPdXRwdXQ=" -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_load" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX2xvYWQ=" -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8w -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRU1BNUYzMUM2::QXV0byBERVZJQ0U=" -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9kZW11eA==" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9kZW11eF8wMDE=" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9tdXg=" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9tdXhfMDAy -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcg==" -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDE=" -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDI=" -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_004" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDQ=" -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9kZW11eF8wMDI=" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9tdXg=" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9tdXhfMDAx -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_nios2_processor" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX25pb3MyX3Byb2Nlc3Nvcg==" -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TmlvcyBJSSBQcm9jZXNzb3I=" -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWx0ZXJhIE5pb3MgSUkgUHJvY2Vzc29y -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGV2aWNlRmVhdHVyZXNTeXN0ZW1JbmZv::ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1::ZGV2aWNlRmVhdHVyZXNTeXN0ZW1JbmZv" -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_onchip_memory" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX29uY2hpcF9tZW1vcnk=" -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME T24tQ2hpcCBNZW1vcnkgKFJBTSBvciBST00p -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9pbml0X2ZpbGVfbmFtZQ==::c3dpdGNoZXNxc3lzX29uY2hpcF9tZW1vcnkuaGV4::ZGVyaXZlZF9pbml0X2ZpbGVfbmFtZQ==" -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_outSignal" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX291dFNpZ25hbA==" -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_readyToDownload" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX3JlYWR5VG9Eb3dubG9hZA==" -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_switches" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX3N3aXRjaGVz -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Info (144001): Generated suppressed messages file C:/Users/klholden/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files/lights.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 29 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 16 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 334 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Sun May 31 19:16:25 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
>>>>>>> 99bbcb0f38b86196c1f7f03ea8489c1ba0363acf


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/klholden/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files/lights.map.smsg.


