-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/08/2014 12:00:21"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MasterVerilog IS
    PORT (
	clk_27 : IN std_logic;
	clk_50 : IN std_logic;
	switch : IN std_logic_vector(17 DOWNTO 0);
	green : OUT std_logic_vector(8 DOWNTO 0);
	red : OUT std_logic_vector(17 DOWNTO 0);
	pushBut : IN std_logic_vector(3 DOWNTO 0);
	Hex0 : OUT std_logic_vector(6 DOWNTO 0);
	Hex1 : OUT std_logic_vector(6 DOWNTO 0);
	Hex2 : OUT std_logic_vector(6 DOWNTO 0);
	Hex3 : OUT std_logic_vector(6 DOWNTO 0);
	Hex4 : OUT std_logic_vector(6 DOWNTO 0);
	Hex5 : OUT std_logic_vector(6 DOWNTO 0);
	Hex6 : OUT std_logic_vector(6 DOWNTO 0);
	Hex7 : OUT std_logic_vector(6 DOWNTO 0)
	);
END MasterVerilog;

-- Design Ports Information
-- clk_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- green[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[7]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pushBut[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- Hex0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- switch[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- pushBut[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- pushBut[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- pushBut[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MasterVerilog IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_27 : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_switch : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_green : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_red : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_pushBut : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_Hex0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \aProcessor|InstAddGen|PC[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \debounceit0|PB_state~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_27~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \aProcessor|ALU|Add2~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~16_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[8]~49_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~24_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[12]~57_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~34_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~36_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[19]~71_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~38_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~42_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[21]~75_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~46_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~48_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~48_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~48_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[26]~85_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~52_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~52_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~52_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~54_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~56_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~58_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~58_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[3]~22_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[8]~32_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[10]~36_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[12]~40_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[14]~45\ : std_logic;
SIGNAL \debounceit1|PB_cnt[15]~46_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[3]~22_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[5]~26_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[14]~45\ : std_logic;
SIGNAL \debounceit0|PB_cnt[15]~46_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[10]~36_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[12]~40_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[14]~45\ : std_logic;
SIGNAL \debounceit3|PB_cnt[15]~46_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][0]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~19_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux31~20_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~16_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~20_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~21_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~22_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~26_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~27_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~28_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~29_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~34_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~35_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~36_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~37_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~38_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][2]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux29~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~39_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~40_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~41_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~45_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~46_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~18_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][4]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux27~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~56_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~57_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~58_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~59_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~60_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~61_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][6]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux25~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~70_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~71_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~10_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~19_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~20_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~72_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~32_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~33_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~36_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~17_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~74_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~75_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux23~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~42_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~43_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~44_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~45_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~46_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~47_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~48_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~49_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~50_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~53_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~54_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~58_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~59_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~61_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~77_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~65_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~66_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~67_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~71_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~73_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~74_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~75_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~76_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~77_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~81_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~82_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~85_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~86_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~88_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~91_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~92_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~95_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~96_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~97_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~101_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~102_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~103_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~104_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~105_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~106_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~107_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~108_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~109_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~110_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~118_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~78_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~125_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~126_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~127_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][12]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux19~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux19~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~79_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~80_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~81_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux19~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux19~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~82_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~131_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~132_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~133_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~134_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~137_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~138_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~139_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~140_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~141_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~142_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~143_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~144_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~145_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~146_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~147_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~148_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~149_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~150_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~151_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~152_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~153_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][13]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~154_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][13]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~155_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~156_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~157_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~158_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~159_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~160_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~163_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~164_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~165_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~166_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~167_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~168_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~169_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~170_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~171_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~172_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~173_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~174_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~175_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~176_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~177_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~178_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~179_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~180_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][14]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~181_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][14]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~182_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~183_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~184_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~185_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~186_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~187_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~194_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~195_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~196_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~197_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~198_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~199_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~200_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~201_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~202_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~203_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~204_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~205_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~206_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~207_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~208_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~209_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~210_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][15]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~211_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][15]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~212_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~213_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~214_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~215_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~216_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~84_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~218_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~219_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~220_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~221_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][16]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux15~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~8_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~85_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~86_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~10_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~11_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~225_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~226_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~227_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~228_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~229_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~230_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~231_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~232_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~233_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~234_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~235_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~236_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~237_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~238_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~239_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~240_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~241_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][17]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~242_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][17]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~243_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~244_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~245_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~246_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~247_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~248_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~249_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~253_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~254_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~255_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~256_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~257_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~258_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~259_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~260_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~261_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~262_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~263_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~264_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~265_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~266_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~267_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~268_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~269_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][18]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~270_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][18]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~271_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~272_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~273_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~274_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~275_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~281_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~282_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~293_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~294_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~298_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~299_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~301_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~304_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~305_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~306_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~307_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][20]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux11~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~12_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~89_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~90_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~91_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~92_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][21]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~20_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~21_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~22_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~23_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~24_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~309_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~310_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~314_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~315_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~316_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~317_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~318_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~319_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~320_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~321_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~322_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~323_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~324_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~325_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~326_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~327_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~328_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~329_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~330_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][22]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~331_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][22]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~332_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~333_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~334_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~335_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~338_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~339_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~343_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~344_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~345_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~346_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~347_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~348_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~349_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~350_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~351_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~352_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~353_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~354_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~355_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~356_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~357_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~358_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~359_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][23]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~360_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][23]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~361_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~362_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~363_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~364_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~26_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~27_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~28_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~19_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~367_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~368_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~369_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~370_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~371_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~372_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~373_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~374_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~375_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~376_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~379_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~381_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~384_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~385_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~390_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~391_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~397_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~398_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~399_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~400_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~401_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~402_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~405_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~406_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~407_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~408_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~409_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~410_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~411_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~412_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~413_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~414_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~418_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~419_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~420_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~425_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~426_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~430_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~431_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~433_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~434_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~435_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~436_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~437_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~438_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~439_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~440_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~441_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~442_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~446_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~18_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~95_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~96_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~33_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~34_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~456_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~457_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~458_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~459_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~460_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~461_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~462_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~463_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~464_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~465_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~466_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~467_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~468_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~469_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~470_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~471_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~472_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][29]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~473_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][29]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~474_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~475_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~476_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~477_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~480_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~481_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~482_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~483_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~484_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~485_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~486_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~487_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~495_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~496_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~497_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~499_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~505_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~509_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~510_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~511_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~512_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~513_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~514_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~516_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~517_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~518_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~519_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~520_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~521_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~526_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~527_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~528_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~529_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~530_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~3_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal6~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~5_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal14~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~20_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~23_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~25_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~29_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~31_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|WideOr3~0_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~100_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~101_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~102_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~103_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~37_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Decoder1~8_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Decoder1~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~11_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~544_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~546_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~548_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~0_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~34_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~4_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~5_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~8_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~9_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~10_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~11_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~12_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~13_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~46_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~49_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~19_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~21_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~22_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~25_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~60_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~29_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~62_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~63_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][0]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][0]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][0]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][0]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][1]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][1]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][1]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][1]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][1]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][2]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][2]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][2]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][2]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][2]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][2]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][2]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][3]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][3]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][3]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][4]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][4]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][4]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][4]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][4]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[39]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][4]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][4]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][5]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][5]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][5]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][6]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][6]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][6]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][6]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][6]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][6]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][8]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][8]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][8]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][8]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][8]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][9]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][9]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][10]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][11]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][13]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][14]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][14]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][14]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][15]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][15]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][15]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][17]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][17]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][17]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][17]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][18]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][18]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][19]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][19]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][20]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][20]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][20]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][20]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][20]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][20]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][20]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][21]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][21]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][21]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][21]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][21]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][21]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][23]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][23]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][23]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][24]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][24]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][24]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][24]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][24]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][25]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][25]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][26]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][27]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][27]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][27]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][27]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][27]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][28]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][28]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][28]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][30]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][30]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][30]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][31]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][31]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][31]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][31]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|CSG|StageGenerator|ClockCount~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|StageGenerator|ClockCount~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|StageGenerator|ClockCount~0_combout\ : std_logic;
SIGNAL \aProcessor|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|Decoder0~0_combout\ : std_logic;
SIGNAL \aProcessor|WideOr2~0_combout\ : std_logic;
SIGNAL \aProcessor|WideOr1~0_combout\ : std_logic;
SIGNAL \aProcessor|Decoder0~1_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[0]~16_combout\ : std_logic;
SIGNAL \debounceit1|PB_sync_0~0_combout\ : std_logic;
SIGNAL \debounceit1|PB_sync_0~regout\ : std_logic;
SIGNAL \debounceit1|PB_sync_1~regout\ : std_logic;
SIGNAL \debounceit1|comb~0_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[0]~17\ : std_logic;
SIGNAL \debounceit1|PB_cnt[1]~18_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[1]~19\ : std_logic;
SIGNAL \debounceit1|PB_cnt[2]~20_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[2]~21\ : std_logic;
SIGNAL \debounceit1|PB_cnt[3]~23\ : std_logic;
SIGNAL \debounceit1|PB_cnt[4]~24_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[4]~25\ : std_logic;
SIGNAL \debounceit1|PB_cnt[5]~27\ : std_logic;
SIGNAL \debounceit1|PB_cnt[6]~29\ : std_logic;
SIGNAL \debounceit1|PB_cnt[7]~30_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[7]~31\ : std_logic;
SIGNAL \debounceit1|PB_cnt[8]~33\ : std_logic;
SIGNAL \debounceit1|PB_cnt[9]~34_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[9]~35\ : std_logic;
SIGNAL \debounceit1|PB_cnt[10]~37\ : std_logic;
SIGNAL \debounceit1|PB_cnt[11]~38_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[11]~39\ : std_logic;
SIGNAL \debounceit1|PB_cnt[12]~41\ : std_logic;
SIGNAL \debounceit1|PB_cnt[13]~42_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[13]~43\ : std_logic;
SIGNAL \debounceit1|PB_cnt[14]~44_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~0_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[6]~28_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~2_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[5]~26_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~1_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~4_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~5_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~5_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[0]~32_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[0]~16_combout\ : std_logic;
SIGNAL \debounceit3|PB_sync_0~0_combout\ : std_logic;
SIGNAL \debounceit3|PB_sync_0~regout\ : std_logic;
SIGNAL \debounceit3|PB_sync_1~regout\ : std_logic;
SIGNAL \debounceit3|comb~0_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[0]~17\ : std_logic;
SIGNAL \debounceit3|PB_cnt[1]~18_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[1]~19\ : std_logic;
SIGNAL \debounceit3|PB_cnt[2]~20_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[2]~21\ : std_logic;
SIGNAL \debounceit3|PB_cnt[3]~23\ : std_logic;
SIGNAL \debounceit3|PB_cnt[4]~24_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[4]~25\ : std_logic;
SIGNAL \debounceit3|PB_cnt[5]~27\ : std_logic;
SIGNAL \debounceit3|PB_cnt[6]~29\ : std_logic;
SIGNAL \debounceit3|PB_cnt[7]~30_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[7]~31\ : std_logic;
SIGNAL \debounceit3|PB_cnt[8]~33\ : std_logic;
SIGNAL \debounceit3|PB_cnt[9]~34_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[9]~35\ : std_logic;
SIGNAL \debounceit3|PB_cnt[10]~37\ : std_logic;
SIGNAL \debounceit3|PB_cnt[11]~38_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[11]~39\ : std_logic;
SIGNAL \debounceit3|PB_cnt[12]~41\ : std_logic;
SIGNAL \debounceit3|PB_cnt[13]~42_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[13]~43\ : std_logic;
SIGNAL \debounceit3|PB_cnt[14]~44_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[3]~22_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[5]~26_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~1_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~0_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[8]~32_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[6]~28_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~2_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~4_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~5_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~regout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC~34_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|Decoder0~0_wirecell_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[0]~16_combout\ : std_logic;
SIGNAL \debounceit0|PB_sync_0~0_combout\ : std_logic;
SIGNAL \debounceit0|PB_sync_0~regout\ : std_logic;
SIGNAL \debounceit0|PB_sync_1~feeder_combout\ : std_logic;
SIGNAL \debounceit0|PB_sync_1~regout\ : std_logic;
SIGNAL \debounceit0|comb~0_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[0]~17\ : std_logic;
SIGNAL \debounceit0|PB_cnt[1]~18_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[1]~19\ : std_logic;
SIGNAL \debounceit0|PB_cnt[2]~20_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[2]~21\ : std_logic;
SIGNAL \debounceit0|PB_cnt[3]~23\ : std_logic;
SIGNAL \debounceit0|PB_cnt[4]~24_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[4]~25\ : std_logic;
SIGNAL \debounceit0|PB_cnt[5]~27\ : std_logic;
SIGNAL \debounceit0|PB_cnt[6]~29\ : std_logic;
SIGNAL \debounceit0|PB_cnt[7]~30_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[7]~31\ : std_logic;
SIGNAL \debounceit0|PB_cnt[8]~33\ : std_logic;
SIGNAL \debounceit0|PB_cnt[9]~34_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[9]~35\ : std_logic;
SIGNAL \debounceit0|PB_cnt[10]~37\ : std_logic;
SIGNAL \debounceit0|PB_cnt[11]~38_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[11]~39\ : std_logic;
SIGNAL \debounceit0|PB_cnt[12]~41\ : std_logic;
SIGNAL \debounceit0|PB_cnt[13]~42_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[13]~43\ : std_logic;
SIGNAL \debounceit0|PB_cnt[14]~44_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~0_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[10]~36_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[12]~40_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~3_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[8]~32_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[6]~28_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~2_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~4_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~5_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~regout\ : std_logic;
SIGNAL \debounceit0|PB_state~clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \clk_27~combout\ : std_logic;
SIGNAL \clk_27~clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[0]~33\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[1]~35_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[1]~36\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[2]~37_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[2]~38\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[3]~39_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[3]~40\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[4]~41_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[4]~42\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[5]~43_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|WideOr0~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal13~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal3~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal13~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal4~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal14~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~9_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~6_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~3_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~24_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~23_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~3_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal3~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal2~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal2~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal7~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~4_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Decoder0~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal5~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal12~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~0_combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~1_combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~2_combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~3_combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~4_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~2_combout\ : std_logic;
SIGNAL \aProcessor|IR|Q[23]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~32_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~28_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[28]~28_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|B_Select~combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~28_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~4_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~3_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr3~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal15~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr1~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal11~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal9~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr1~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr5~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~22_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[18]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~50_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~18_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[18]~18_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~18_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[14]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~14_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[14]~14_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~14_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[13]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~45_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[13]~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~16_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[12]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~44_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[12]~12_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~10_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~38_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~6_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[6]~6_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~6_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[5]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~37_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[5]~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[41]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~5_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[1]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~1_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~33_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[1]~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~1_cout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~1\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~9_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RY_Enable~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~6_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~2_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[2]~2_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~3_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~1\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~3\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~3\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~8_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~36_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[4]~4_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~3\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~5\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~7\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~5\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~7\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~5\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~7\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~9\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~9\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~5_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~3_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~1\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~3\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~5\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~7\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~9\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~9_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~11\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~11\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~11_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~39_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~7_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[7]~7_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~13\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~13\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~9\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~11\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~13\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~12_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[8]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~40_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[8]~8_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~15\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~15_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~15\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~13_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[9]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~41_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[9]~9_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~17\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~17_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~17\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~11\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~13\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~15\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~17\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~15\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~17\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~14_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[10]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~42_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[10]~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~19\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~20_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~15_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~2_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~19_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~19\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~19\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~15_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[11]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~43_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[11]~11_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~21\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~19\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~21\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~21\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~21_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~23\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~23\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~23\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~17_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~25\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~25\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~17_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~21\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~23\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~25\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~27\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~27\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~19_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~15_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~47_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[15]~15_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~15_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~27\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~29\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~19_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~25\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~27\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~29\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~20_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~16_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~48_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[16]~16_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~31\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~21_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~31\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~21_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~17_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[17]~17_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~17_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~29\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~31\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~33\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~34_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~33\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~34_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~33\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~34_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~23_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~35\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~36_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~35\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~36_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~29\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~31\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~33\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~35\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~36_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~23_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~51_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[19]~19_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~19_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~35\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~37\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~38_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~37\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~38_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~37\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~38_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~24_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~52_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~20_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[20]~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~39\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~40_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~10_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~39\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~40_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~39\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~40_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~37\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~39\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~40_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~25_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[21]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~53_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[21]~21_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~21_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~41\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~42_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~26_combout\ : std_logic;
SIGNAL \aProcessor|RA|Q[22]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~41\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~42_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~41\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~42_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~26_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[22]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~54_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[22]~22_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~43\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~44_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~43\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~44_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~25_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~41\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~43\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~44_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~27_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~43\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~44_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~27_combout\ : std_logic;
SIGNAL \aProcessor|RA|Q[23]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~27_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~23_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~55_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[23]~23_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~23_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~45\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~46_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~45\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~46_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~15_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~45\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~46_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~19_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~17_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~28_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~24_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~56_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[24]~24_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~24_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~29_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~28_combout\ : std_logic;
SIGNAL \aProcessor|RA|Q[24]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~47\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~48_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~29_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~57_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[25]~25_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~25_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~49\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~50_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~45\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~47\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~49\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~50_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~47\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~49\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~50_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~47\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~49\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~50_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~30_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~26_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~58_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[26]~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~3_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~51\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~52_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~31_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~59_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~27_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[27]~27_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~27_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~51\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~53\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~54_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~51\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~53\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~54_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~53\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~54_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~31_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~55\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~56_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~51\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~53\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~55\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~56_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~55\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~56_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~33_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[29]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~61_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[29]~29_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~29_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~34_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~33_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~57\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~58_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~57\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~58_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~34_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~30_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[30]~30_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~55\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~57\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~59\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~60_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~57\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~59\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~60_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~59\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~60_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~59\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~60_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~35_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[31]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~31_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[31]~31_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~31_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux60~35_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~61\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~62_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~61\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~62_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~61\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~62_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~61\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~62_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|WideOr3~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~63\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~64_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector1~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector1~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector1~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector1~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|CARRY_FLAG~combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~7_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~35_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~3_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[3]~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux92~4_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[0]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~32_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[0]~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~17_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~18_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~23_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~5_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~2clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|ZERO_FLAG~combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~42_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~43_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~44_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~47_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~48_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~49_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~24_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][3]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~26_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~25_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][3]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~27_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~33_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~32_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~34_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~31_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~29_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~19_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][3]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][3]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux28~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~14_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~50_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~51_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~52_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~53_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~54_combout\ : std_logic;
SIGNAL \aProcessor|ALU|NEGATIVE_FLAG~combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~24_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~25_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux30~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~19_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][1]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~22_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~21_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][1]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][1]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux30~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~31_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~32_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~33_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~30_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux30~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux30~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux30~3_combout\ : std_logic;
SIGNAL \uHEX0|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~63_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~62_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~97_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~65_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][5]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~35_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~28_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][5]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux26~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~64_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~66_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~37_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~36_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][7]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~38_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~30_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][7]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][7]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~17_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~18_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~21_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~23_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~26_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~27_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~28_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~37_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~39_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~68_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~98_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[5]~44\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[6]~45_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~69_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~67_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~8_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~10_combout\ : std_logic;
SIGNAL \uHEX1|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[6]~46\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[7]~47_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[7]~48\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[8]~50\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[9]~51_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[9]~52\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[10]~54\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[11]~55_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~128_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~129_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~111_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~112_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~115_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~116_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][11]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~113_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~114_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~117_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][11]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~39_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][11]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][11]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~119_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~120_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~121_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~122_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~123_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~124_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[10]~53_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~98_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~99_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~72_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][10]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~23_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~78_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~79_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~80_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~89_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][10]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][10]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~83_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~84_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~87_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~90_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~93_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~94_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~62_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~51_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~52_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][9]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][9]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][9]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~55_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~56_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~57_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~60_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~63_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~64_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~68_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~69_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~55_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~76_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~73_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~99_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux23~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux23~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][8]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~19_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][8]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][8]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux23~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux23~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux23~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux23~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux23~6_combout\ : std_logic;
SIGNAL \uHEX2|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~83_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~188_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~189_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~190_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~191_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~193_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~217_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[11]~56\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[12]~58\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[13]~59_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux19~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux19~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux19~5_combout\ : std_logic;
SIGNAL \uHEX3|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~250_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~251_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~252_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~276_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~277_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~278_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~279_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~280_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][19]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~295_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~296_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~297_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~291_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~292_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~300_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~283_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~284_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~285_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~286_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~287_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][19]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][19]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~288_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~289_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~290_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~302_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~303_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~308_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\ : std_logic;
SIGNAL \uHEX4|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~340_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~341_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~342_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~365_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[13]~60\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[14]~61_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[14]~62\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[15]~63_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[15]~64\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[16]~65_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[16]~66\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[17]~67_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[17]~68\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[18]~69_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[18]~70\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[19]~72\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[20]~73_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[20]~74\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[21]~76\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[22]~78\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[23]~79_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~14_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~15_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~36_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~13_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][21]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[8][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[14][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][21]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux10~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~16_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~17_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~18_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~25_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~311_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~312_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~313_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~336_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[22]~77_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\ : std_logic;
SIGNAL \uHEX5|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~447_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~448_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~449_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[26][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][27]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~423_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~424_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~427_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][27]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][27]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~428_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~429_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~432_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~88_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~443_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~444_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~445_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~450_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[23]~80\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[24]~82\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[25]~83_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[25]~84\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[26]~86\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[27]~87_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~538_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~421_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~403_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Decoder0~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~395_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][26]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][26]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][26]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~396_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~404_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~415_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~416_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~417_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~422_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~540_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[10][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~377_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~378_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~380_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][25]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][25]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~382_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~383_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~386_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~387_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~388_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~389_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~392_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~393_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~394_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~542_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[20][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][24]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[27][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][24]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][24]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux7~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~29_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~30_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[24]~81_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~87_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~93_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~94_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~4_combout\ : std_logic;
SIGNAL \uHEX6|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~524_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[5][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][31]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~525_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~531_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[15][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~532_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~533_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~534_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][31]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[22][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~515_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][31]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][31]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~522_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~523_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~535_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~536_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[27]~88\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[28]~90\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[29]~91_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[29]~92\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[30]~93_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[30]~94\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[31]~95_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~451_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~452_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~453_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~454_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~455_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~478_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][30]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[13][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~498_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[4][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][30]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[12][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~500_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~501_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[3][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~502_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~503_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~504_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[19][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[18][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[16][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~489_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~490_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[23][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~488_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~491_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[31][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[30][30]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][30]~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~492_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~493_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~494_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~506_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~507_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[28]~89_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~35_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[9][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[11][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[2][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[0][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[1][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~16_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[7][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[6][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~19_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[25][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[17][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[21][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[29][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[24][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R[28][28]~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~6_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|Mux3~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~31_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~32_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~4_combout\ : std_logic;
SIGNAL \uHEX7|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr0~0_combout\ : std_logic;
SIGNAL \pushBut~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \switch~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \aProcessor|RegFile|R_rtl_1_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \aProcessor|RegFile|R_rtl_0_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \debounceit1|PB_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \debounceit3|PB_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \aProcessor|RA|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RB|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RZ|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|CCR|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RM|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RY|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \debounceit0|PB_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Memory|ROM1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|IR|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|InstAddGen|PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|CSG|StageGenerator|ClockCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|Y_Select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|Extend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|C_Select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|ALT_INV_Decoder0~0_wirecell_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uHEX7|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX6|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX5|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX4|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX3|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \aProcessor|ALT_INV_WideOr0~0_combout\ : std_logic;

BEGIN

ww_clk_27 <= clk_27;
ww_clk_50 <= clk_50;
ww_switch <= switch;
green <= ww_green;
red <= ww_red;
ww_pushBut <= pushBut;
Hex0 <= ww_Hex0;
Hex1 <= ww_Hex1;
Hex2 <= ww_Hex2;
Hex3 <= ww_Hex3;
Hex4 <= ww_Hex4;
Hex5 <= ww_Hex5;
Hex6 <= ww_Hex6;
Hex7 <= ww_Hex7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\aProcessor|InstAddGen|PC\(5) & \aProcessor|InstAddGen|PC\(4) & \aProcessor|InstAddGen|PC\(3) & \aProcessor|InstAddGen|PC\(2) & \aProcessor|InstAddGen|PC\(1) & 
\aProcessor|InstAddGen|PC\(0));

\Memory|ROM1|altsyncram_component|auto_generated|q_a\(0) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(1) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(2) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(3) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(4) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(5) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(6) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(7) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(8) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(9) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(10) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(11) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(12) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(13) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(14) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(15) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(16) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(17) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(18) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(19) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(20) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(21) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(22) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(23) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(24) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(25) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(26) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(27) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(28) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(29) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(30) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(31) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\aProcessor|RY|Q\(0) & \aProcessor|RY|Q\(1) & \aProcessor|RY|Q\(2) & \aProcessor|RY|Q\(4) & \aProcessor|RY|Q\(5) & \aProcessor|RY|Q\(6) & \aProcessor|RY|Q\(7) & 
\aProcessor|RY|Q\(8) & \aProcessor|RY|Q\(9) & \aProcessor|RY|Q\(10) & \aProcessor|RY|Q\(11) & \aProcessor|RY|Q\(12) & \aProcessor|RY|Q\(13) & \aProcessor|RY|Q\(14) & \aProcessor|RY|Q\(15) & \aProcessor|RY|Q\(16) & \aProcessor|RY|Q\(17) & 
\aProcessor|RY|Q\(18) & \aProcessor|RY|Q\(19) & \aProcessor|RY|Q\(20) & \aProcessor|RY|Q\(21) & \aProcessor|RY|Q\(22) & \aProcessor|RY|Q\(23) & \aProcessor|RY|Q\(24) & \aProcessor|RY|Q\(25) & \aProcessor|RY|Q\(26) & \aProcessor|RY|Q\(27) & 
\aProcessor|RY|Q\(28) & \aProcessor|RY|Q\(29) & \aProcessor|RY|Q\(30) & \aProcessor|RY|Q\(31) & \aProcessor|RY|Q\(3));

\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~1_combout\ & 
\aProcessor|MuxC|ShiftRight0~0_combout\);

\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(31) & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(30) & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(29)
& \Memory|ROM1|altsyncram_component|auto_generated|q_a\(28) & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(27));

\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a1\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a2\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a3\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a4\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a5\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a6\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a7\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a8\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a9\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a10\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a11\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a12\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a13\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a14\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a15\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a16\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a17\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a18\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a19\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a20\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a21\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a22\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a23\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a24\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a25\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a26\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a27\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a28\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a29\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a30\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a31\ <= \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\aProcessor|RY|Q\(0) & \aProcessor|RY|Q\(1) & \aProcessor|RY|Q\(2) & \aProcessor|RY|Q\(4) & \aProcessor|RY|Q\(5) & \aProcessor|RY|Q\(6) & \aProcessor|RY|Q\(7) & 
\aProcessor|RY|Q\(8) & \aProcessor|RY|Q\(9) & \aProcessor|RY|Q\(10) & \aProcessor|RY|Q\(11) & \aProcessor|RY|Q\(12) & \aProcessor|RY|Q\(13) & \aProcessor|RY|Q\(14) & \aProcessor|RY|Q\(15) & \aProcessor|RY|Q\(16) & \aProcessor|RY|Q\(17) & 
\aProcessor|RY|Q\(18) & \aProcessor|RY|Q\(19) & \aProcessor|RY|Q\(20) & \aProcessor|RY|Q\(21) & \aProcessor|RY|Q\(22) & \aProcessor|RY|Q\(23) & \aProcessor|RY|Q\(24) & \aProcessor|RY|Q\(25) & \aProcessor|RY|Q\(26) & \aProcessor|RY|Q\(27) & 
\aProcessor|RY|Q\(28) & \aProcessor|RY|Q\(29) & \aProcessor|RY|Q\(30) & \aProcessor|RY|Q\(31) & \aProcessor|RY|Q\(3));

\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~1_combout\ & 
\aProcessor|MuxC|ShiftRight0~0_combout\);

\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(26) & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(25) & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(24)
& \Memory|ROM1|altsyncram_component|auto_generated|q_a\(23) & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(22));

\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a1\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a2\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a3\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a4\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a5\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a6\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a7\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a8\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a9\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a10\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a11\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a12\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a13\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a14\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a15\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a16\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a17\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a18\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a19\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a20\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a21\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a22\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a23\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a24\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a25\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a26\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a27\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a28\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a29\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a30\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a31\ <= \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\aProcessor|CSG|DecodeInst|Equal0~2clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \aProcessor|CSG|DecodeInst|Equal0~2_combout\);

\aProcessor|InstAddGen|PC[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \aProcessor|InstAddGen|PC\(0));

\debounceit0|PB_state~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \debounceit0|PB_state~regout\);

\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\);

\clk_27~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk_27~combout\);
\aProcessor|ALT_INV_Decoder0~0_wirecell_combout\ <= NOT \aProcessor|Decoder0~0_wirecell_combout\;
\aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0) <= NOT \aProcessor|CSG|SelectSignals|Y_Select\(0);
\uHEX7|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX7|WideOr0~0_combout\;
\uHEX6|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX6|WideOr0~0_combout\;
\uHEX5|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX5|WideOr0~0_combout\;
\uHEX4|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX4|WideOr0~0_combout\;
\uHEX3|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX3|WideOr0~0_combout\;
\uHEX2|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX2|WideOr0~0_combout\;
\uHEX1|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX1|WideOr0~0_combout\;
\uHEX0|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX0|WideOr0~0_combout\;
\aProcessor|ALT_INV_Decoder0~0_combout\ <= NOT \aProcessor|Decoder0~0_combout\;
\aProcessor|ALT_INV_WideOr0~0_combout\ <= NOT \aProcessor|WideOr0~0_combout\;

-- Location: M4K_X26_Y14
\Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000301A068028180640201604C0181404401012040010100300088E02C0088C0240088A020018880100088600401004028000BFC02200600023000000220000003F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "InstructionTestSet(11062014).mif",
	init_file_layout => "port_a",
	logical_ram_name => "MemoryInterface:Memory|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 32,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk_27~clkctrl_outclk\,
	ena0 => \aProcessor|ALT_INV_Decoder0~0_combout\,
	portaaddr => \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X25_Y16_N17
\aProcessor|InstAddGen|PC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[8]~49_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(8));

-- Location: LCFF_X25_Y16_N25
\aProcessor|InstAddGen|PC[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[12]~57_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(12));

-- Location: LCFF_X25_Y15_N7
\aProcessor|InstAddGen|PC[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[19]~71_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(19));

-- Location: LCFF_X25_Y15_N11
\aProcessor|InstAddGen|PC[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[21]~75_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(21));

-- Location: LCFF_X25_Y15_N21
\aProcessor|InstAddGen|PC[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[26]~85_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(26));

-- Location: LCFF_X41_Y15_N31
\debounceit1|PB_cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[15]~46_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(15));

-- Location: LCFF_X41_Y15_N7
\debounceit1|PB_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[3]~22_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(3));

-- Location: LCFF_X41_Y15_N17
\debounceit1|PB_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[8]~32_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(8));

-- Location: LCFF_X41_Y15_N21
\debounceit1|PB_cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[10]~36_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(10));

-- Location: LCFF_X41_Y15_N25
\debounceit1|PB_cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[12]~40_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(12));

-- Location: LCCOMB_X31_Y14_N2
\aProcessor|ALU|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~2_combout\ = (\aProcessor|RA|Q\(1) & ((\aProcessor|MuxB|ShiftRight0~1_combout\ & (!\aProcessor|ALU|Add2~1\)) # (!\aProcessor|MuxB|ShiftRight0~1_combout\ & (\aProcessor|ALU|Add2~1\ & VCC)))) # (!\aProcessor|RA|Q\(1) & 
-- ((\aProcessor|MuxB|ShiftRight0~1_combout\ & ((\aProcessor|ALU|Add2~1\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~1_combout\ & (!\aProcessor|ALU|Add2~1\))))
-- \aProcessor|ALU|Add2~3\ = CARRY((\aProcessor|RA|Q\(1) & (\aProcessor|MuxB|ShiftRight0~1_combout\ & !\aProcessor|ALU|Add2~1\)) # (!\aProcessor|RA|Q\(1) & ((\aProcessor|MuxB|ShiftRight0~1_combout\) # (!\aProcessor|ALU|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(1),
	datab => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~1\,
	combout => \aProcessor|ALU|Add2~2_combout\,
	cout => \aProcessor|ALU|Add2~3\);

-- Location: LCCOMB_X30_Y14_N18
\aProcessor|ALU|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~2_combout\ = (\aProcessor|RA|Q\(1) & ((\aProcessor|MuxB|ShiftRight0~1_combout\ & (\aProcessor|ALU|Add1~1\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~1_combout\ & (!\aProcessor|ALU|Add1~1\)))) # (!\aProcessor|RA|Q\(1) & 
-- ((\aProcessor|MuxB|ShiftRight0~1_combout\ & (!\aProcessor|ALU|Add1~1\)) # (!\aProcessor|MuxB|ShiftRight0~1_combout\ & ((\aProcessor|ALU|Add1~1\) # (GND)))))
-- \aProcessor|ALU|Add1~3\ = CARRY((\aProcessor|RA|Q\(1) & (!\aProcessor|MuxB|ShiftRight0~1_combout\ & !\aProcessor|ALU|Add1~1\)) # (!\aProcessor|RA|Q\(1) & ((!\aProcessor|ALU|Add1~1\) # (!\aProcessor|MuxB|ShiftRight0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(1),
	datab => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~1\,
	combout => \aProcessor|ALU|Add1~2_combout\,
	cout => \aProcessor|ALU|Add1~3\);

-- Location: LCCOMB_X30_Y14_N20
\aProcessor|ALU|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~4_combout\ = ((\aProcessor|MuxB|ShiftRight0~2_combout\ $ (\aProcessor|RA|Q\(2) $ (!\aProcessor|ALU|Add1~3\)))) # (GND)
-- \aProcessor|ALU|Add1~5\ = CARRY((\aProcessor|MuxB|ShiftRight0~2_combout\ & ((\aProcessor|RA|Q\(2)) # (!\aProcessor|ALU|Add1~3\))) # (!\aProcessor|MuxB|ShiftRight0~2_combout\ & (\aProcessor|RA|Q\(2) & !\aProcessor|ALU|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datab => \aProcessor|RA|Q\(2),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~3\,
	combout => \aProcessor|ALU|Add1~4_combout\,
	cout => \aProcessor|ALU|Add1~5\);

-- Location: LCCOMB_X33_Y12_N4
\aProcessor|ALU|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~4_combout\ = (\aProcessor|RA|Q\(2) & (\aProcessor|ALU|Add0~3\ $ (GND))) # (!\aProcessor|RA|Q\(2) & (!\aProcessor|ALU|Add0~3\ & VCC))
-- \aProcessor|ALU|Add0~5\ = CARRY((\aProcessor|RA|Q\(2) & !\aProcessor|ALU|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(2),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~3\,
	combout => \aProcessor|ALU|Add0~4_combout\,
	cout => \aProcessor|ALU|Add0~5\);

-- Location: M4K_X26_Y11
\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Processor:aProcessor|RegisterFile:RegFile|altsyncram:R_rtl_0|altsyncram_37i1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	portbrewe => VCC,
	portbaddrstall => \aProcessor|ALT_INV_Decoder0~0_wirecell_combout\,
	clk0 => \debounceit0|PB_state~clkctrl_outclk\,
	portadatain => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y12
\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Processor:aProcessor|RegisterFile:RegFile|altsyncram:R_rtl_1|altsyncram_37i1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	portbrewe => VCC,
	portbaddrstall => \aProcessor|ALT_INV_Decoder0~0_wirecell_combout\,
	clk0 => \debounceit0|PB_state~clkctrl_outclk\,
	portadatain => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y14_N22
\aProcessor|ALU|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~6_combout\ = (\aProcessor|RA|Q\(3) & ((\aProcessor|MuxB|ShiftRight0~3_combout\ & (\aProcessor|ALU|Add1~5\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~3_combout\ & (!\aProcessor|ALU|Add1~5\)))) # (!\aProcessor|RA|Q\(3) & 
-- ((\aProcessor|MuxB|ShiftRight0~3_combout\ & (!\aProcessor|ALU|Add1~5\)) # (!\aProcessor|MuxB|ShiftRight0~3_combout\ & ((\aProcessor|ALU|Add1~5\) # (GND)))))
-- \aProcessor|ALU|Add1~7\ = CARRY((\aProcessor|RA|Q\(3) & (!\aProcessor|MuxB|ShiftRight0~3_combout\ & !\aProcessor|ALU|Add1~5\)) # (!\aProcessor|RA|Q\(3) & ((!\aProcessor|ALU|Add1~5\) # (!\aProcessor|MuxB|ShiftRight0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|MuxB|ShiftRight0~3_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~5\,
	combout => \aProcessor|ALU|Add1~6_combout\,
	cout => \aProcessor|ALU|Add1~7\);

-- Location: LCCOMB_X31_Y11_N6
\aProcessor|ALU|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~6_combout\ = (\aProcessor|RA|Q\(3) & ((\aProcessor|ALU|Add3~5\) # (GND))) # (!\aProcessor|RA|Q\(3) & (!\aProcessor|ALU|Add3~5\))
-- \aProcessor|ALU|Add3~7\ = CARRY((\aProcessor|RA|Q\(3)) # (!\aProcessor|ALU|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~5\,
	combout => \aProcessor|ALU|Add3~6_combout\,
	cout => \aProcessor|ALU|Add3~7\);

-- Location: LCCOMB_X30_Y14_N24
\aProcessor|ALU|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~8_combout\ = ((\aProcessor|RA|Q\(4) $ (\aProcessor|MuxB|ShiftRight0~4_combout\ $ (!\aProcessor|ALU|Add1~7\)))) # (GND)
-- \aProcessor|ALU|Add1~9\ = CARRY((\aProcessor|RA|Q\(4) & ((\aProcessor|MuxB|ShiftRight0~4_combout\) # (!\aProcessor|ALU|Add1~7\))) # (!\aProcessor|RA|Q\(4) & (\aProcessor|MuxB|ShiftRight0~4_combout\ & !\aProcessor|ALU|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~7\,
	combout => \aProcessor|ALU|Add1~8_combout\,
	cout => \aProcessor|ALU|Add1~9\);

-- Location: LCCOMB_X33_Y12_N10
\aProcessor|ALU|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~10_combout\ = (\aProcessor|RA|Q\(5) & (!\aProcessor|ALU|Add0~9\)) # (!\aProcessor|RA|Q\(5) & ((\aProcessor|ALU|Add0~9\) # (GND)))
-- \aProcessor|ALU|Add0~11\ = CARRY((!\aProcessor|ALU|Add0~9\) # (!\aProcessor|RA|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(5),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~9\,
	combout => \aProcessor|ALU|Add0~10_combout\,
	cout => \aProcessor|ALU|Add0~11\);

-- Location: LCCOMB_X33_Y12_N12
\aProcessor|ALU|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~12_combout\ = (\aProcessor|RA|Q\(6) & (\aProcessor|ALU|Add0~11\ $ (GND))) # (!\aProcessor|RA|Q\(6) & (!\aProcessor|ALU|Add0~11\ & VCC))
-- \aProcessor|ALU|Add0~13\ = CARRY((\aProcessor|RA|Q\(6) & !\aProcessor|ALU|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(6),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~11\,
	combout => \aProcessor|ALU|Add0~12_combout\,
	cout => \aProcessor|ALU|Add0~13\);

-- Location: LCCOMB_X31_Y11_N12
\aProcessor|ALU|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~12_combout\ = (\aProcessor|RA|Q\(6) & (!\aProcessor|ALU|Add3~11\ & VCC)) # (!\aProcessor|RA|Q\(6) & (\aProcessor|ALU|Add3~11\ $ (GND)))
-- \aProcessor|ALU|Add3~13\ = CARRY((!\aProcessor|RA|Q\(6) & !\aProcessor|ALU|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(6),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~11\,
	combout => \aProcessor|ALU|Add3~12_combout\,
	cout => \aProcessor|ALU|Add3~13\);

-- Location: LCCOMB_X31_Y11_N14
\aProcessor|ALU|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~14_combout\ = (\aProcessor|RA|Q\(7) & ((\aProcessor|ALU|Add3~13\) # (GND))) # (!\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add3~13\))
-- \aProcessor|ALU|Add3~15\ = CARRY((\aProcessor|RA|Q\(7)) # (!\aProcessor|ALU|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(7),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~13\,
	combout => \aProcessor|ALU|Add3~14_combout\,
	cout => \aProcessor|ALU|Add3~15\);

-- Location: LCCOMB_X33_Y12_N16
\aProcessor|ALU|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~16_combout\ = (\aProcessor|RA|Q\(8) & (\aProcessor|ALU|Add0~15\ $ (GND))) # (!\aProcessor|RA|Q\(8) & (!\aProcessor|ALU|Add0~15\ & VCC))
-- \aProcessor|ALU|Add0~17\ = CARRY((\aProcessor|RA|Q\(8) & !\aProcessor|ALU|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~15\,
	combout => \aProcessor|ALU|Add0~16_combout\,
	cout => \aProcessor|ALU|Add0~17\);

-- Location: LCCOMB_X31_Y11_N16
\aProcessor|ALU|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~16_combout\ = (\aProcessor|RA|Q\(8) & (!\aProcessor|ALU|Add3~15\ & VCC)) # (!\aProcessor|RA|Q\(8) & (\aProcessor|ALU|Add3~15\ $ (GND)))
-- \aProcessor|ALU|Add3~17\ = CARRY((!\aProcessor|RA|Q\(8) & !\aProcessor|ALU|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~15\,
	combout => \aProcessor|ALU|Add3~16_combout\,
	cout => \aProcessor|ALU|Add3~17\);

-- Location: LCCOMB_X25_Y16_N16
\aProcessor|InstAddGen|PC[8]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[8]~49_combout\ = (\aProcessor|InstAddGen|PC\(8) & (\aProcessor|InstAddGen|PC[7]~48\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(8) & (!\aProcessor|InstAddGen|PC[7]~48\ & VCC))
-- \aProcessor|InstAddGen|PC[8]~50\ = CARRY((\aProcessor|InstAddGen|PC\(8) & !\aProcessor|InstAddGen|PC[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(8),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[7]~48\,
	combout => \aProcessor|InstAddGen|PC[8]~49_combout\,
	cout => \aProcessor|InstAddGen|PC[8]~50\);

-- Location: LCCOMB_X31_Y11_N20
\aProcessor|ALU|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~20_combout\ = (\aProcessor|RA|Q\(10) & (!\aProcessor|ALU|Add3~19\ & VCC)) # (!\aProcessor|RA|Q\(10) & (\aProcessor|ALU|Add3~19\ $ (GND)))
-- \aProcessor|ALU|Add3~21\ = CARRY((!\aProcessor|RA|Q\(10) & !\aProcessor|ALU|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~19\,
	combout => \aProcessor|ALU|Add3~20_combout\,
	cout => \aProcessor|ALU|Add3~21\);

-- Location: LCCOMB_X30_Y13_N6
\aProcessor|ALU|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~22_combout\ = (\aProcessor|RA|Q\(11) & ((\aProcessor|MuxB|ShiftRight0~11_combout\ & (\aProcessor|ALU|Add1~21\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~11_combout\ & (!\aProcessor|ALU|Add1~21\)))) # (!\aProcessor|RA|Q\(11) & 
-- ((\aProcessor|MuxB|ShiftRight0~11_combout\ & (!\aProcessor|ALU|Add1~21\)) # (!\aProcessor|MuxB|ShiftRight0~11_combout\ & ((\aProcessor|ALU|Add1~21\) # (GND)))))
-- \aProcessor|ALU|Add1~23\ = CARRY((\aProcessor|RA|Q\(11) & (!\aProcessor|MuxB|ShiftRight0~11_combout\ & !\aProcessor|ALU|Add1~21\)) # (!\aProcessor|RA|Q\(11) & ((!\aProcessor|ALU|Add1~21\) # (!\aProcessor|MuxB|ShiftRight0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datab => \aProcessor|MuxB|ShiftRight0~11_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~21\,
	combout => \aProcessor|ALU|Add1~22_combout\,
	cout => \aProcessor|ALU|Add1~23\);

-- Location: LCCOMB_X30_Y13_N8
\aProcessor|ALU|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~24_combout\ = ((\aProcessor|RA|Q\(12) $ (\aProcessor|MuxB|ShiftRight0~12_combout\ $ (!\aProcessor|ALU|Add1~23\)))) # (GND)
-- \aProcessor|ALU|Add1~25\ = CARRY((\aProcessor|RA|Q\(12) & ((\aProcessor|MuxB|ShiftRight0~12_combout\) # (!\aProcessor|ALU|Add1~23\))) # (!\aProcessor|RA|Q\(12) & (\aProcessor|MuxB|ShiftRight0~12_combout\ & !\aProcessor|ALU|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datab => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~23\,
	combout => \aProcessor|ALU|Add1~24_combout\,
	cout => \aProcessor|ALU|Add1~25\);

-- Location: LCCOMB_X25_Y16_N24
\aProcessor|InstAddGen|PC[12]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[12]~57_combout\ = (\aProcessor|InstAddGen|PC\(12) & (\aProcessor|InstAddGen|PC[11]~56\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(12) & (!\aProcessor|InstAddGen|PC[11]~56\ & VCC))
-- \aProcessor|InstAddGen|PC[12]~58\ = CARRY((\aProcessor|InstAddGen|PC\(12) & !\aProcessor|InstAddGen|PC[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(12),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[11]~56\,
	combout => \aProcessor|InstAddGen|PC[12]~57_combout\,
	cout => \aProcessor|InstAddGen|PC[12]~58\);

-- Location: LCCOMB_X30_Y13_N10
\aProcessor|ALU|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~26_combout\ = (\aProcessor|RA|Q\(13) & ((\aProcessor|MuxB|ShiftRight0~13_combout\ & (\aProcessor|ALU|Add1~25\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~13_combout\ & (!\aProcessor|ALU|Add1~25\)))) # (!\aProcessor|RA|Q\(13) & 
-- ((\aProcessor|MuxB|ShiftRight0~13_combout\ & (!\aProcessor|ALU|Add1~25\)) # (!\aProcessor|MuxB|ShiftRight0~13_combout\ & ((\aProcessor|ALU|Add1~25\) # (GND)))))
-- \aProcessor|ALU|Add1~27\ = CARRY((\aProcessor|RA|Q\(13) & (!\aProcessor|MuxB|ShiftRight0~13_combout\ & !\aProcessor|ALU|Add1~25\)) # (!\aProcessor|RA|Q\(13) & ((!\aProcessor|ALU|Add1~25\) # (!\aProcessor|MuxB|ShiftRight0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(13),
	datab => \aProcessor|MuxB|ShiftRight0~13_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~25\,
	combout => \aProcessor|ALU|Add1~26_combout\,
	cout => \aProcessor|ALU|Add1~27\);

-- Location: LCCOMB_X33_Y12_N26
\aProcessor|ALU|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~26_combout\ = (\aProcessor|RA|Q\(13) & (!\aProcessor|ALU|Add0~25\)) # (!\aProcessor|RA|Q\(13) & ((\aProcessor|ALU|Add0~25\) # (GND)))
-- \aProcessor|ALU|Add0~27\ = CARRY((!\aProcessor|ALU|Add0~25\) # (!\aProcessor|RA|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(13),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~25\,
	combout => \aProcessor|ALU|Add0~26_combout\,
	cout => \aProcessor|ALU|Add0~27\);

-- Location: LCCOMB_X33_Y12_N28
\aProcessor|ALU|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~28_combout\ = (\aProcessor|RA|Q\(14) & (\aProcessor|ALU|Add0~27\ $ (GND))) # (!\aProcessor|RA|Q\(14) & (!\aProcessor|ALU|Add0~27\ & VCC))
-- \aProcessor|ALU|Add0~29\ = CARRY((\aProcessor|RA|Q\(14) & !\aProcessor|ALU|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~27\,
	combout => \aProcessor|ALU|Add0~28_combout\,
	cout => \aProcessor|ALU|Add0~29\);

-- Location: LCCOMB_X31_Y14_N28
\aProcessor|ALU|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~28_combout\ = ((\aProcessor|RA|Q\(14) $ (\aProcessor|MuxB|ShiftRight0~14_combout\ $ (\aProcessor|ALU|Add2~27\)))) # (GND)
-- \aProcessor|ALU|Add2~29\ = CARRY((\aProcessor|RA|Q\(14) & ((!\aProcessor|ALU|Add2~27\) # (!\aProcessor|MuxB|ShiftRight0~14_combout\))) # (!\aProcessor|RA|Q\(14) & (!\aProcessor|MuxB|ShiftRight0~14_combout\ & !\aProcessor|ALU|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datab => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~27\,
	combout => \aProcessor|ALU|Add2~28_combout\,
	cout => \aProcessor|ALU|Add2~29\);

-- Location: LCCOMB_X30_Y13_N14
\aProcessor|ALU|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~30_combout\ = (\aProcessor|RA|Q\(15) & ((\aProcessor|MuxB|ShiftRight0~15_combout\ & (\aProcessor|ALU|Add1~29\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~15_combout\ & (!\aProcessor|ALU|Add1~29\)))) # (!\aProcessor|RA|Q\(15) & 
-- ((\aProcessor|MuxB|ShiftRight0~15_combout\ & (!\aProcessor|ALU|Add1~29\)) # (!\aProcessor|MuxB|ShiftRight0~15_combout\ & ((\aProcessor|ALU|Add1~29\) # (GND)))))
-- \aProcessor|ALU|Add1~31\ = CARRY((\aProcessor|RA|Q\(15) & (!\aProcessor|MuxB|ShiftRight0~15_combout\ & !\aProcessor|ALU|Add1~29\)) # (!\aProcessor|RA|Q\(15) & ((!\aProcessor|ALU|Add1~29\) # (!\aProcessor|MuxB|ShiftRight0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~29\,
	combout => \aProcessor|ALU|Add1~30_combout\,
	cout => \aProcessor|ALU|Add1~31\);

-- Location: LCCOMB_X31_Y11_N30
\aProcessor|ALU|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~30_combout\ = (\aProcessor|RA|Q\(15) & ((\aProcessor|ALU|Add3~29\) # (GND))) # (!\aProcessor|RA|Q\(15) & (!\aProcessor|ALU|Add3~29\))
-- \aProcessor|ALU|Add3~31\ = CARRY((\aProcessor|RA|Q\(15)) # (!\aProcessor|ALU|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~29\,
	combout => \aProcessor|ALU|Add3~30_combout\,
	cout => \aProcessor|ALU|Add3~31\);

-- Location: LCCOMB_X30_Y13_N16
\aProcessor|ALU|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~32_combout\ = ((\aProcessor|RA|Q\(16) $ (\aProcessor|MuxB|ShiftRight0~16_combout\ $ (!\aProcessor|ALU|Add1~31\)))) # (GND)
-- \aProcessor|ALU|Add1~33\ = CARRY((\aProcessor|RA|Q\(16) & ((\aProcessor|MuxB|ShiftRight0~16_combout\) # (!\aProcessor|ALU|Add1~31\))) # (!\aProcessor|RA|Q\(16) & (\aProcessor|MuxB|ShiftRight0~16_combout\ & !\aProcessor|ALU|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datab => \aProcessor|MuxB|ShiftRight0~16_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~31\,
	combout => \aProcessor|ALU|Add1~32_combout\,
	cout => \aProcessor|ALU|Add1~33\);

-- Location: LCCOMB_X31_Y10_N0
\aProcessor|ALU|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~32_combout\ = (\aProcessor|RA|Q\(16) & (!\aProcessor|ALU|Add3~31\ & VCC)) # (!\aProcessor|RA|Q\(16) & (\aProcessor|ALU|Add3~31\ $ (GND)))
-- \aProcessor|ALU|Add3~33\ = CARRY((!\aProcessor|RA|Q\(16) & !\aProcessor|ALU|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(16),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~31\,
	combout => \aProcessor|ALU|Add3~32_combout\,
	cout => \aProcessor|ALU|Add3~33\);

-- Location: LCCOMB_X31_Y10_N2
\aProcessor|ALU|Add3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~34_combout\ = (\aProcessor|RA|Q\(17) & ((\aProcessor|ALU|Add3~33\) # (GND))) # (!\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add3~33\))
-- \aProcessor|ALU|Add3~35\ = CARRY((\aProcessor|RA|Q\(17)) # (!\aProcessor|ALU|Add3~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(17),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~33\,
	combout => \aProcessor|ALU|Add3~34_combout\,
	cout => \aProcessor|ALU|Add3~35\);

-- Location: LCCOMB_X30_Y13_N20
\aProcessor|ALU|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~36_combout\ = ((\aProcessor|MuxB|ShiftRight0~18_combout\ $ (\aProcessor|RA|Q\(18) $ (!\aProcessor|ALU|Add1~35\)))) # (GND)
-- \aProcessor|ALU|Add1~37\ = CARRY((\aProcessor|MuxB|ShiftRight0~18_combout\ & ((\aProcessor|RA|Q\(18)) # (!\aProcessor|ALU|Add1~35\))) # (!\aProcessor|MuxB|ShiftRight0~18_combout\ & (\aProcessor|RA|Q\(18) & !\aProcessor|ALU|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datab => \aProcessor|RA|Q\(18),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~35\,
	combout => \aProcessor|ALU|Add1~36_combout\,
	cout => \aProcessor|ALU|Add1~37\);

-- Location: LCCOMB_X25_Y15_N6
\aProcessor|InstAddGen|PC[19]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[19]~71_combout\ = (\aProcessor|InstAddGen|PC\(19) & (!\aProcessor|InstAddGen|PC[18]~70\)) # (!\aProcessor|InstAddGen|PC\(19) & ((\aProcessor|InstAddGen|PC[18]~70\) # (GND)))
-- \aProcessor|InstAddGen|PC[19]~72\ = CARRY((!\aProcessor|InstAddGen|PC[18]~70\) # (!\aProcessor|InstAddGen|PC\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(19),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[18]~70\,
	combout => \aProcessor|InstAddGen|PC[19]~71_combout\,
	cout => \aProcessor|InstAddGen|PC[19]~72\);

-- Location: LCCOMB_X31_Y10_N6
\aProcessor|ALU|Add3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~38_combout\ = (\aProcessor|RA|Q\(19) & ((\aProcessor|ALU|Add3~37\) # (GND))) # (!\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add3~37\))
-- \aProcessor|ALU|Add3~39\ = CARRY((\aProcessor|RA|Q\(19)) # (!\aProcessor|ALU|Add3~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(19),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~37\,
	combout => \aProcessor|ALU|Add3~38_combout\,
	cout => \aProcessor|ALU|Add3~39\);

-- Location: LCCOMB_X33_Y11_N10
\aProcessor|ALU|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~42_combout\ = (\aProcessor|RA|Q\(21) & (!\aProcessor|ALU|Add0~41\)) # (!\aProcessor|RA|Q\(21) & ((\aProcessor|ALU|Add0~41\) # (GND)))
-- \aProcessor|ALU|Add0~43\ = CARRY((!\aProcessor|ALU|Add0~41\) # (!\aProcessor|RA|Q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(21),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~41\,
	combout => \aProcessor|ALU|Add0~42_combout\,
	cout => \aProcessor|ALU|Add0~43\);

-- Location: LCCOMB_X25_Y15_N10
\aProcessor|InstAddGen|PC[21]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[21]~75_combout\ = (\aProcessor|InstAddGen|PC\(21) & (!\aProcessor|InstAddGen|PC[20]~74\)) # (!\aProcessor|InstAddGen|PC\(21) & ((\aProcessor|InstAddGen|PC[20]~74\) # (GND)))
-- \aProcessor|InstAddGen|PC[21]~76\ = CARRY((!\aProcessor|InstAddGen|PC[20]~74\) # (!\aProcessor|InstAddGen|PC\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(21),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[20]~74\,
	combout => \aProcessor|InstAddGen|PC[21]~75_combout\,
	cout => \aProcessor|InstAddGen|PC[21]~76\);

-- Location: LCCOMB_X31_Y10_N14
\aProcessor|ALU|Add3~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~46_combout\ = (\aProcessor|RA|Q\(23) & ((\aProcessor|ALU|Add3~45\) # (GND))) # (!\aProcessor|RA|Q\(23) & (!\aProcessor|ALU|Add3~45\))
-- \aProcessor|ALU|Add3~47\ = CARRY((\aProcessor|RA|Q\(23)) # (!\aProcessor|ALU|Add3~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(23),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~45\,
	combout => \aProcessor|ALU|Add3~46_combout\,
	cout => \aProcessor|ALU|Add3~47\);

-- Location: LCCOMB_X30_Y12_N0
\aProcessor|ALU|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~48_combout\ = ((\aProcessor|RA|Q\(24) $ (\aProcessor|MuxB|ShiftRight0~24_combout\ $ (!\aProcessor|ALU|Add1~47\)))) # (GND)
-- \aProcessor|ALU|Add1~49\ = CARRY((\aProcessor|RA|Q\(24) & ((\aProcessor|MuxB|ShiftRight0~24_combout\) # (!\aProcessor|ALU|Add1~47\))) # (!\aProcessor|RA|Q\(24) & (\aProcessor|MuxB|ShiftRight0~24_combout\ & !\aProcessor|ALU|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datab => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~47\,
	combout => \aProcessor|ALU|Add1~48_combout\,
	cout => \aProcessor|ALU|Add1~49\);

-- Location: LCCOMB_X33_Y11_N16
\aProcessor|ALU|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~48_combout\ = (\aProcessor|RA|Q\(24) & (\aProcessor|ALU|Add0~47\ $ (GND))) # (!\aProcessor|RA|Q\(24) & (!\aProcessor|ALU|Add0~47\ & VCC))
-- \aProcessor|ALU|Add0~49\ = CARRY((\aProcessor|RA|Q\(24) & !\aProcessor|ALU|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(24),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~47\,
	combout => \aProcessor|ALU|Add0~48_combout\,
	cout => \aProcessor|ALU|Add0~49\);

-- Location: LCCOMB_X31_Y10_N16
\aProcessor|ALU|Add3~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~48_combout\ = (\aProcessor|RA|Q\(24) & (!\aProcessor|ALU|Add3~47\ & VCC)) # (!\aProcessor|RA|Q\(24) & (\aProcessor|ALU|Add3~47\ $ (GND)))
-- \aProcessor|ALU|Add3~49\ = CARRY((!\aProcessor|RA|Q\(24) & !\aProcessor|ALU|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(24),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~47\,
	combout => \aProcessor|ALU|Add3~48_combout\,
	cout => \aProcessor|ALU|Add3~49\);

-- Location: LCCOMB_X25_Y15_N20
\aProcessor|InstAddGen|PC[26]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[26]~85_combout\ = (\aProcessor|InstAddGen|PC\(26) & (\aProcessor|InstAddGen|PC[25]~84\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(26) & (!\aProcessor|InstAddGen|PC[25]~84\ & VCC))
-- \aProcessor|InstAddGen|PC[26]~86\ = CARRY((\aProcessor|InstAddGen|PC\(26) & !\aProcessor|InstAddGen|PC[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(26),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[25]~84\,
	combout => \aProcessor|InstAddGen|PC[26]~85_combout\,
	cout => \aProcessor|InstAddGen|PC[26]~86\);

-- Location: LCCOMB_X30_Y12_N4
\aProcessor|ALU|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~52_combout\ = ((\aProcessor|RA|Q\(26) $ (\aProcessor|MuxB|ShiftRight0~26_combout\ $ (!\aProcessor|ALU|Add1~51\)))) # (GND)
-- \aProcessor|ALU|Add1~53\ = CARRY((\aProcessor|RA|Q\(26) & ((\aProcessor|MuxB|ShiftRight0~26_combout\) # (!\aProcessor|ALU|Add1~51\))) # (!\aProcessor|RA|Q\(26) & (\aProcessor|MuxB|ShiftRight0~26_combout\ & !\aProcessor|ALU|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(26),
	datab => \aProcessor|MuxB|ShiftRight0~26_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~51\,
	combout => \aProcessor|ALU|Add1~52_combout\,
	cout => \aProcessor|ALU|Add1~53\);

-- Location: LCCOMB_X33_Y11_N20
\aProcessor|ALU|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~52_combout\ = (\aProcessor|RA|Q\(26) & (\aProcessor|ALU|Add0~51\ $ (GND))) # (!\aProcessor|RA|Q\(26) & (!\aProcessor|ALU|Add0~51\ & VCC))
-- \aProcessor|ALU|Add0~53\ = CARRY((\aProcessor|RA|Q\(26) & !\aProcessor|ALU|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(26),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~51\,
	combout => \aProcessor|ALU|Add0~52_combout\,
	cout => \aProcessor|ALU|Add0~53\);

-- Location: LCCOMB_X31_Y10_N20
\aProcessor|ALU|Add3~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~52_combout\ = (\aProcessor|RA|Q\(26) & (!\aProcessor|ALU|Add3~51\ & VCC)) # (!\aProcessor|RA|Q\(26) & (\aProcessor|ALU|Add3~51\ $ (GND)))
-- \aProcessor|ALU|Add3~53\ = CARRY((!\aProcessor|RA|Q\(26) & !\aProcessor|ALU|Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(26),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~51\,
	combout => \aProcessor|ALU|Add3~52_combout\,
	cout => \aProcessor|ALU|Add3~53\);

-- Location: LCCOMB_X31_Y10_N22
\aProcessor|ALU|Add3~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~54_combout\ = (\aProcessor|RA|Q\(27) & ((\aProcessor|ALU|Add3~53\) # (GND))) # (!\aProcessor|RA|Q\(27) & (!\aProcessor|ALU|Add3~53\))
-- \aProcessor|ALU|Add3~55\ = CARRY((\aProcessor|RA|Q\(27)) # (!\aProcessor|ALU|Add3~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(27),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~53\,
	combout => \aProcessor|ALU|Add3~54_combout\,
	cout => \aProcessor|ALU|Add3~55\);

-- Location: LCCOMB_X30_Y12_N8
\aProcessor|ALU|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~56_combout\ = ((\aProcessor|MuxB|ShiftRight0~28_combout\ $ (\aProcessor|RA|Q\(28) $ (!\aProcessor|ALU|Add1~55\)))) # (GND)
-- \aProcessor|ALU|Add1~57\ = CARRY((\aProcessor|MuxB|ShiftRight0~28_combout\ & ((\aProcessor|RA|Q\(28)) # (!\aProcessor|ALU|Add1~55\))) # (!\aProcessor|MuxB|ShiftRight0~28_combout\ & (\aProcessor|RA|Q\(28) & !\aProcessor|ALU|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datab => \aProcessor|RA|Q\(28),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~55\,
	combout => \aProcessor|ALU|Add1~56_combout\,
	cout => \aProcessor|ALU|Add1~57\);

-- Location: LCCOMB_X30_Y12_N10
\aProcessor|ALU|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~58_combout\ = (\aProcessor|MuxB|ShiftRight0~29_combout\ & ((\aProcessor|RA|Q\(29) & (\aProcessor|ALU|Add1~57\ & VCC)) # (!\aProcessor|RA|Q\(29) & (!\aProcessor|ALU|Add1~57\)))) # (!\aProcessor|MuxB|ShiftRight0~29_combout\ & 
-- ((\aProcessor|RA|Q\(29) & (!\aProcessor|ALU|Add1~57\)) # (!\aProcessor|RA|Q\(29) & ((\aProcessor|ALU|Add1~57\) # (GND)))))
-- \aProcessor|ALU|Add1~59\ = CARRY((\aProcessor|MuxB|ShiftRight0~29_combout\ & (!\aProcessor|RA|Q\(29) & !\aProcessor|ALU|Add1~57\)) # (!\aProcessor|MuxB|ShiftRight0~29_combout\ & ((!\aProcessor|ALU|Add1~57\) # (!\aProcessor|RA|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datab => \aProcessor|RA|Q\(29),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~57\,
	combout => \aProcessor|ALU|Add1~58_combout\,
	cout => \aProcessor|ALU|Add1~59\);

-- Location: LCCOMB_X31_Y10_N26
\aProcessor|ALU|Add3~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~58_combout\ = (\aProcessor|RA|Q\(29) & ((\aProcessor|ALU|Add3~57\) # (GND))) # (!\aProcessor|RA|Q\(29) & (!\aProcessor|ALU|Add3~57\))
-- \aProcessor|ALU|Add3~59\ = CARRY((\aProcessor|RA|Q\(29)) # (!\aProcessor|ALU|Add3~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(29),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~57\,
	combout => \aProcessor|ALU|Add3~58_combout\,
	cout => \aProcessor|ALU|Add3~59\);

-- Location: LCFF_X50_Y22_N31
\debounceit0|PB_cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[15]~46_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(15));

-- Location: LCFF_X50_Y22_N7
\debounceit0|PB_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[3]~22_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(3));

-- Location: LCFF_X50_Y22_N11
\debounceit0|PB_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[5]~26_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(5));

-- Location: LCCOMB_X41_Y15_N6
\debounceit1|PB_cnt[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[3]~22_combout\ = (\debounceit1|PB_cnt\(3) & (!\debounceit1|PB_cnt[2]~21\)) # (!\debounceit1|PB_cnt\(3) & ((\debounceit1|PB_cnt[2]~21\) # (GND)))
-- \debounceit1|PB_cnt[3]~23\ = CARRY((!\debounceit1|PB_cnt[2]~21\) # (!\debounceit1|PB_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(3),
	datad => VCC,
	cin => \debounceit1|PB_cnt[2]~21\,
	combout => \debounceit1|PB_cnt[3]~22_combout\,
	cout => \debounceit1|PB_cnt[3]~23\);

-- Location: LCCOMB_X41_Y15_N16
\debounceit1|PB_cnt[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[8]~32_combout\ = (\debounceit1|PB_cnt\(8) & (\debounceit1|PB_cnt[7]~31\ $ (GND))) # (!\debounceit1|PB_cnt\(8) & (!\debounceit1|PB_cnt[7]~31\ & VCC))
-- \debounceit1|PB_cnt[8]~33\ = CARRY((\debounceit1|PB_cnt\(8) & !\debounceit1|PB_cnt[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(8),
	datad => VCC,
	cin => \debounceit1|PB_cnt[7]~31\,
	combout => \debounceit1|PB_cnt[8]~32_combout\,
	cout => \debounceit1|PB_cnt[8]~33\);

-- Location: LCCOMB_X41_Y15_N20
\debounceit1|PB_cnt[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[10]~36_combout\ = (\debounceit1|PB_cnt\(10) & (\debounceit1|PB_cnt[9]~35\ $ (GND))) # (!\debounceit1|PB_cnt\(10) & (!\debounceit1|PB_cnt[9]~35\ & VCC))
-- \debounceit1|PB_cnt[10]~37\ = CARRY((\debounceit1|PB_cnt\(10) & !\debounceit1|PB_cnt[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(10),
	datad => VCC,
	cin => \debounceit1|PB_cnt[9]~35\,
	combout => \debounceit1|PB_cnt[10]~36_combout\,
	cout => \debounceit1|PB_cnt[10]~37\);

-- Location: LCCOMB_X41_Y15_N24
\debounceit1|PB_cnt[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[12]~40_combout\ = (\debounceit1|PB_cnt\(12) & (\debounceit1|PB_cnt[11]~39\ $ (GND))) # (!\debounceit1|PB_cnt\(12) & (!\debounceit1|PB_cnt[11]~39\ & VCC))
-- \debounceit1|PB_cnt[12]~41\ = CARRY((\debounceit1|PB_cnt\(12) & !\debounceit1|PB_cnt[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(12),
	datad => VCC,
	cin => \debounceit1|PB_cnt[11]~39\,
	combout => \debounceit1|PB_cnt[12]~40_combout\,
	cout => \debounceit1|PB_cnt[12]~41\);

-- Location: LCCOMB_X41_Y15_N28
\debounceit1|PB_cnt[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[14]~44_combout\ = (\debounceit1|PB_cnt\(14) & (\debounceit1|PB_cnt[13]~43\ $ (GND))) # (!\debounceit1|PB_cnt\(14) & (!\debounceit1|PB_cnt[13]~43\ & VCC))
-- \debounceit1|PB_cnt[14]~45\ = CARRY((\debounceit1|PB_cnt\(14) & !\debounceit1|PB_cnt[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(14),
	datad => VCC,
	cin => \debounceit1|PB_cnt[13]~43\,
	combout => \debounceit1|PB_cnt[14]~44_combout\,
	cout => \debounceit1|PB_cnt[14]~45\);

-- Location: LCCOMB_X41_Y15_N30
\debounceit1|PB_cnt[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[15]~46_combout\ = \debounceit1|PB_cnt[14]~45\ $ (\debounceit1|PB_cnt\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounceit1|PB_cnt\(15),
	cin => \debounceit1|PB_cnt[14]~45\,
	combout => \debounceit1|PB_cnt[15]~46_combout\);

-- Location: LCFF_X23_Y15_N31
\debounceit3|PB_cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[15]~46_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(15));

-- Location: LCFF_X23_Y15_N21
\debounceit3|PB_cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[10]~36_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(10));

-- Location: LCFF_X23_Y15_N25
\debounceit3|PB_cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[12]~40_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(12));

-- Location: LCCOMB_X50_Y22_N6
\debounceit0|PB_cnt[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[3]~22_combout\ = (\debounceit0|PB_cnt\(3) & (!\debounceit0|PB_cnt[2]~21\)) # (!\debounceit0|PB_cnt\(3) & ((\debounceit0|PB_cnt[2]~21\) # (GND)))
-- \debounceit0|PB_cnt[3]~23\ = CARRY((!\debounceit0|PB_cnt[2]~21\) # (!\debounceit0|PB_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(3),
	datad => VCC,
	cin => \debounceit0|PB_cnt[2]~21\,
	combout => \debounceit0|PB_cnt[3]~22_combout\,
	cout => \debounceit0|PB_cnt[3]~23\);

-- Location: LCCOMB_X50_Y22_N10
\debounceit0|PB_cnt[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[5]~26_combout\ = (\debounceit0|PB_cnt\(5) & (!\debounceit0|PB_cnt[4]~25\)) # (!\debounceit0|PB_cnt\(5) & ((\debounceit0|PB_cnt[4]~25\) # (GND)))
-- \debounceit0|PB_cnt[5]~27\ = CARRY((!\debounceit0|PB_cnt[4]~25\) # (!\debounceit0|PB_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(5),
	datad => VCC,
	cin => \debounceit0|PB_cnt[4]~25\,
	combout => \debounceit0|PB_cnt[5]~26_combout\,
	cout => \debounceit0|PB_cnt[5]~27\);

-- Location: LCCOMB_X50_Y22_N28
\debounceit0|PB_cnt[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[14]~44_combout\ = (\debounceit0|PB_cnt\(14) & (\debounceit0|PB_cnt[13]~43\ $ (GND))) # (!\debounceit0|PB_cnt\(14) & (!\debounceit0|PB_cnt[13]~43\ & VCC))
-- \debounceit0|PB_cnt[14]~45\ = CARRY((\debounceit0|PB_cnt\(14) & !\debounceit0|PB_cnt[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(14),
	datad => VCC,
	cin => \debounceit0|PB_cnt[13]~43\,
	combout => \debounceit0|PB_cnt[14]~44_combout\,
	cout => \debounceit0|PB_cnt[14]~45\);

-- Location: LCCOMB_X50_Y22_N30
\debounceit0|PB_cnt[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[15]~46_combout\ = \debounceit0|PB_cnt[14]~45\ $ (\debounceit0|PB_cnt\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounceit0|PB_cnt\(15),
	cin => \debounceit0|PB_cnt[14]~45\,
	combout => \debounceit0|PB_cnt[15]~46_combout\);

-- Location: LCCOMB_X23_Y15_N20
\debounceit3|PB_cnt[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[10]~36_combout\ = (\debounceit3|PB_cnt\(10) & (\debounceit3|PB_cnt[9]~35\ $ (GND))) # (!\debounceit3|PB_cnt\(10) & (!\debounceit3|PB_cnt[9]~35\ & VCC))
-- \debounceit3|PB_cnt[10]~37\ = CARRY((\debounceit3|PB_cnt\(10) & !\debounceit3|PB_cnt[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(10),
	datad => VCC,
	cin => \debounceit3|PB_cnt[9]~35\,
	combout => \debounceit3|PB_cnt[10]~36_combout\,
	cout => \debounceit3|PB_cnt[10]~37\);

-- Location: LCCOMB_X23_Y15_N24
\debounceit3|PB_cnt[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[12]~40_combout\ = (\debounceit3|PB_cnt\(12) & (\debounceit3|PB_cnt[11]~39\ $ (GND))) # (!\debounceit3|PB_cnt\(12) & (!\debounceit3|PB_cnt[11]~39\ & VCC))
-- \debounceit3|PB_cnt[12]~41\ = CARRY((\debounceit3|PB_cnt\(12) & !\debounceit3|PB_cnt[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(12),
	datad => VCC,
	cin => \debounceit3|PB_cnt[11]~39\,
	combout => \debounceit3|PB_cnt[12]~40_combout\,
	cout => \debounceit3|PB_cnt[12]~41\);

-- Location: LCCOMB_X23_Y15_N28
\debounceit3|PB_cnt[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[14]~44_combout\ = (\debounceit3|PB_cnt\(14) & (\debounceit3|PB_cnt[13]~43\ $ (GND))) # (!\debounceit3|PB_cnt\(14) & (!\debounceit3|PB_cnt[13]~43\ & VCC))
-- \debounceit3|PB_cnt[14]~45\ = CARRY((\debounceit3|PB_cnt\(14) & !\debounceit3|PB_cnt[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(14),
	datad => VCC,
	cin => \debounceit3|PB_cnt[13]~43\,
	combout => \debounceit3|PB_cnt[14]~44_combout\,
	cout => \debounceit3|PB_cnt[14]~45\);

-- Location: LCCOMB_X23_Y15_N30
\debounceit3|PB_cnt[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[15]~46_combout\ = \debounceit3|PB_cnt[14]~45\ $ (\debounceit3|PB_cnt\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounceit3|PB_cnt\(15),
	cin => \debounceit3|PB_cnt[14]~45\,
	combout => \debounceit3|PB_cnt[15]~46_combout\);

-- Location: LCCOMB_X24_Y16_N10
\aProcessor|displayAll|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~0_combout\ = (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|IR|Q\(6))) # (!\switch~combout\(1) & ((\aProcessor|CSG|SelectSignals|C_Select\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(6),
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux31~0_combout\);

-- Location: LCCOMB_X24_Y16_N2
\aProcessor|displayAll|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~1_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux31~0_combout\) # ((\aProcessor|displayAll|Mux28~14_combout\ & \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~0_combout\,
	datab => \aProcessor|displayAll|Mux28~14_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux31~1_combout\);

-- Location: LCCOMB_X29_Y14_N0
\aProcessor|displayAll|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~15_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\))) # (!\switch~combout\(1) & 
-- (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \switch~combout\(0),
	datac => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~15_combout\);

-- Location: LCFF_X17_Y15_N21
\aProcessor|RegFile|R[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][0]~regout\);

-- Location: LCFF_X16_Y15_N1
\aProcessor|RegFile|R[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][0]~regout\);

-- Location: LCFF_X18_Y15_N17
\aProcessor|RegFile|R[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][0]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][0]~regout\);

-- Location: LCCOMB_X16_Y15_N0
\aProcessor|RegFile|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~0_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[26][0]~regout\))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[18][0]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[26][0]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux31~0_combout\);

-- Location: LCFF_X17_Y15_N3
\aProcessor|RegFile|R[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][0]~regout\);

-- Location: LCCOMB_X17_Y15_N20
\aProcessor|RegFile|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~1_combout\ = (\aProcessor|RegFile|Mux31~0_combout\ & (((\aProcessor|RegFile|R[30][0]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux31~0_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[22][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~0_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][0]~regout\,
	datad => \aProcessor|RegFile|R[30][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~1_combout\);

-- Location: LCFF_X22_Y12_N9
\aProcessor|RegFile|R[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][0]~regout\);

-- Location: LCFF_X21_Y13_N17
\aProcessor|RegFile|R[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][0]~regout\);

-- Location: LCFF_X18_Y13_N9
\aProcessor|RegFile|R[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[17][0]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][0]~regout\);

-- Location: LCCOMB_X21_Y13_N16
\aProcessor|RegFile|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~2_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[21][0]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[21][0]~regout\,
	datad => \aProcessor|RegFile|R[17][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~2_combout\);

-- Location: LCFF_X20_Y11_N25
\aProcessor|RegFile|R[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][0]~regout\);

-- Location: LCCOMB_X22_Y12_N8
\aProcessor|RegFile|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~3_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux31~2_combout\ & (\aProcessor|RegFile|R[29][0]~regout\)) # (!\aProcessor|RegFile|Mux31~2_combout\ & ((\aProcessor|RegFile|R[25][0]~regout\))))) # (!\switch~combout\(16) 
-- & (((\aProcessor|RegFile|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[29][0]~regout\,
	datac => \aProcessor|RegFile|R[25][0]~regout\,
	datad => \aProcessor|RegFile|Mux31~2_combout\,
	combout => \aProcessor|RegFile|Mux31~3_combout\);

-- Location: LCFF_X21_Y14_N13
\aProcessor|RegFile|R[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][0]~regout\);

-- Location: LCFF_X21_Y16_N25
\aProcessor|RegFile|R[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][0]~regout\);

-- Location: LCFF_X18_Y16_N21
\aProcessor|RegFile|R[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][0]~regout\);

-- Location: LCCOMB_X21_Y16_N24
\aProcessor|RegFile|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~4_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[24][0]~regout\))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[16][0]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[24][0]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux31~4_combout\);

-- Location: LCFF_X23_Y14_N9
\aProcessor|RegFile|R[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][0]~regout\);

-- Location: LCCOMB_X21_Y14_N12
\aProcessor|RegFile|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~5_combout\ = (\aProcessor|RegFile|Mux31~4_combout\ & (((\aProcessor|RegFile|R[28][0]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux31~4_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[20][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~4_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][0]~regout\,
	datad => \aProcessor|RegFile|R[28][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~5_combout\);

-- Location: LCCOMB_X21_Y14_N30
\aProcessor|RegFile|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~6_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|Mux31~3_combout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|Mux31~5_combout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~5_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux31~3_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux31~6_combout\);

-- Location: LCFF_X19_Y16_N21
\aProcessor|RegFile|R[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][0]~regout\);

-- Location: LCFF_X20_Y14_N21
\aProcessor|RegFile|R[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][0]~regout\);

-- Location: LCFF_X19_Y8_N5
\aProcessor|RegFile|R[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][0]~regout\);

-- Location: LCCOMB_X20_Y14_N20
\aProcessor|RegFile|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~7_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[23][0]~regout\))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[19][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][0]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[23][0]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux31~7_combout\);

-- Location: LCFF_X22_Y15_N1
\aProcessor|RegFile|R[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[31][0]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][0]~regout\);

-- Location: LCCOMB_X19_Y16_N20
\aProcessor|RegFile|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~8_combout\ = (\aProcessor|RegFile|Mux31~7_combout\ & ((\aProcessor|RegFile|R[31][0]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux31~7_combout\ & (((\aProcessor|RegFile|R[27][0]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~7_combout\,
	datab => \aProcessor|RegFile|R[31][0]~regout\,
	datac => \aProcessor|RegFile|R[27][0]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux31~8_combout\);

-- Location: LCCOMB_X17_Y16_N12
\aProcessor|RegFile|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~9_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux31~6_combout\ & (\aProcessor|RegFile|Mux31~8_combout\)) # (!\aProcessor|RegFile|Mux31~6_combout\ & ((\aProcessor|RegFile|Mux31~1_combout\))))) # (!\switch~combout\(14) 
-- & (((\aProcessor|RegFile|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~8_combout\,
	datab => \aProcessor|RegFile|Mux31~1_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|RegFile|Mux31~6_combout\,
	combout => \aProcessor|RegFile|Mux31~9_combout\);

-- Location: LCFF_X19_Y12_N17
\aProcessor|RegFile|R[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][0]~regout\);

-- Location: LCFF_X17_Y12_N13
\aProcessor|RegFile|R[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][0]~regout\);

-- Location: LCFF_X25_Y12_N21
\aProcessor|RegFile|R[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[8][0]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][0]~regout\);

-- Location: LCCOMB_X17_Y12_N12
\aProcessor|RegFile|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~10_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[9][0]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[8][0]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[8][0]~regout\,
	datac => \aProcessor|RegFile|R[9][0]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux31~10_combout\);

-- Location: LCFF_X20_Y9_N25
\aProcessor|RegFile|R[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][0]~regout\);

-- Location: LCCOMB_X19_Y12_N16
\aProcessor|RegFile|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~11_combout\ = (\aProcessor|RegFile|Mux31~10_combout\ & (((\aProcessor|RegFile|R[11][0]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|RegFile|Mux31~10_combout\ & (\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[10][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~10_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][0]~regout\,
	datad => \aProcessor|RegFile|R[11][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~11_combout\);

-- Location: LCFF_X23_Y8_N17
\aProcessor|RegFile|R[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][0]~regout\);

-- Location: LCFF_X19_Y11_N21
\aProcessor|RegFile|R[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][0]~regout\);

-- Location: LCFF_X23_Y11_N5
\aProcessor|RegFile|R[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][0]~regout\);

-- Location: LCCOMB_X19_Y11_N20
\aProcessor|RegFile|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~12_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[6][0]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[6][0]~regout\,
	datad => \aProcessor|RegFile|R[4][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~12_combout\);

-- Location: LCFF_X23_Y8_N11
\aProcessor|RegFile|R[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][0]~regout\);

-- Location: LCCOMB_X23_Y8_N16
\aProcessor|RegFile|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~13_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux31~12_combout\ & ((\aProcessor|RegFile|R[7][0]~regout\))) # (!\aProcessor|RegFile|Mux31~12_combout\ & (\aProcessor|RegFile|R[5][0]~regout\)))) # 
-- (!\switch~combout\(13) & (\aProcessor|RegFile|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|Mux31~12_combout\,
	datac => \aProcessor|RegFile|R[5][0]~regout\,
	datad => \aProcessor|RegFile|R[7][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~13_combout\);

-- Location: LCFF_X20_Y10_N17
\aProcessor|RegFile|R[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][0]~regout\);

-- Location: LCFF_X16_Y14_N25
\aProcessor|RegFile|R[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][0]~regout\);

-- Location: LCFF_X16_Y14_N15
\aProcessor|RegFile|R[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][0]~regout\);

-- Location: LCCOMB_X16_Y14_N24
\aProcessor|RegFile|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~14_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[1][0]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[0][0]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[0][0]~regout\,
	datac => \aProcessor|RegFile|R[1][0]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux31~14_combout\);

-- Location: LCFF_X20_Y10_N27
\aProcessor|RegFile|R[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][0]~regout\);

-- Location: LCCOMB_X20_Y10_N16
\aProcessor|RegFile|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~15_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux31~14_combout\ & ((\aProcessor|RegFile|R[3][0]~regout\))) # (!\aProcessor|RegFile|Mux31~14_combout\ & (\aProcessor|RegFile|R[2][0]~regout\)))) # 
-- (!\switch~combout\(14) & (\aProcessor|RegFile|Mux31~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|Mux31~14_combout\,
	datac => \aProcessor|RegFile|R[2][0]~regout\,
	datad => \aProcessor|RegFile|R[3][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~15_combout\);

-- Location: LCCOMB_X23_Y8_N4
\aProcessor|RegFile|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~16_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|Mux31~13_combout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|Mux31~15_combout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux31~15_combout\,
	datac => \aProcessor|RegFile|Mux31~13_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux31~16_combout\);

-- Location: LCFF_X22_Y8_N25
\aProcessor|RegFile|R[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][0]~regout\);

-- Location: LCFF_X19_Y11_N15
\aProcessor|RegFile|R[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][0]~regout\);

-- Location: LCFF_X22_Y11_N21
\aProcessor|RegFile|R[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][0]~regout\);

-- Location: LCCOMB_X19_Y11_N14
\aProcessor|RegFile|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~17_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[14][0]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[14][0]~regout\,
	datad => \aProcessor|RegFile|R[12][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~17_combout\);

-- Location: LCFF_X22_Y8_N3
\aProcessor|RegFile|R[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][0]~regout\);

-- Location: LCCOMB_X22_Y8_N24
\aProcessor|RegFile|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~18_combout\ = (\aProcessor|RegFile|Mux31~17_combout\ & (((\aProcessor|RegFile|R[15][0]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux31~17_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[13][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~17_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][0]~regout\,
	datad => \aProcessor|RegFile|R[15][0]~regout\,
	combout => \aProcessor|RegFile|Mux31~18_combout\);

-- Location: LCCOMB_X23_Y9_N20
\aProcessor|RegFile|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~19_combout\ = (\aProcessor|RegFile|Mux31~16_combout\ & ((\aProcessor|RegFile|Mux31~18_combout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux31~16_combout\ & (((\aProcessor|RegFile|Mux31~11_combout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~18_combout\,
	datab => \aProcessor|RegFile|Mux31~16_combout\,
	datac => \aProcessor|RegFile|Mux31~11_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux31~19_combout\);

-- Location: LCCOMB_X24_Y16_N12
\aProcessor|RegFile|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux31~20_combout\ = (\switch~combout\(17) & (\aProcessor|RegFile|Mux31~9_combout\)) # (!\switch~combout\(17) & ((\aProcessor|RegFile|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(17),
	datab => \aProcessor|RegFile|Mux31~9_combout\,
	datad => \aProcessor|RegFile|Mux31~19_combout\,
	combout => \aProcessor|RegFile|Mux31~20_combout\);

-- Location: LCCOMB_X24_Y16_N6
\aProcessor|displayAll|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~16_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~15_combout\ & (\aProcessor|RegFile|Mux31~20_combout\)) # (!\aProcessor|displayAll|Mux28~15_combout\ & ((\aProcessor|MuxB|ShiftRight0~0_combout\))))) # 
-- (!\switch~combout\(0) & (((\aProcessor|displayAll|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux31~20_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~0_combout\,
	datac => \switch~combout\(0),
	datad => \aProcessor|displayAll|Mux28~15_combout\,
	combout => \aProcessor|displayAll|Mux28~16_combout\);

-- Location: LCCOMB_X24_Y16_N28
\aProcessor|displayAll|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~2_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\ & ((\aProcessor|displayAll|Mux31~1_combout\) # ((\aProcessor|displayAll|Mux28~16_combout\ & \switch~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~16_combout\,
	datab => \aProcessor|displayAll|Mux31~1_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux31~2_combout\);

-- Location: LCCOMB_X28_Y10_N14
\aProcessor|displayAll|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~19_combout\ = (\switch~combout\(0) & (\switch~combout\(1))) # (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|RB|Q\(0))) # (!\switch~combout\(1) & ((\aProcessor|MuxC|ShiftRight0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|RB|Q\(0),
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|displayAll|Mux28~19_combout\);

-- Location: LCCOMB_X29_Y10_N16
\aProcessor|displayAll|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~20_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~19_combout\ & (\aProcessor|RZ|Q\(0))) # (!\aProcessor|displayAll|Mux28~19_combout\ & ((\aProcessor|RA|Q\(0)))))) # (!\switch~combout\(0) & 
-- (((\aProcessor|displayAll|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RZ|Q\(0),
	datac => \aProcessor|RA|Q\(0),
	datad => \aProcessor|displayAll|Mux28~19_combout\,
	combout => \aProcessor|displayAll|Mux28~20_combout\);

-- Location: LCCOMB_X28_Y10_N28
\aProcessor|displayAll|Mux28~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~21_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|IR|Q\(0)))) # (!\switch~combout\(1) & (!\aProcessor|CSG|StageGenerator|ClockCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|IR|Q\(0),
	combout => \aProcessor|displayAll|Mux28~21_combout\);

-- Location: LCCOMB_X28_Y10_N22
\aProcessor|displayAll|Mux28~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~22_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~21_combout\ & (\aProcessor|CCR|Q\(0))) # (!\aProcessor|displayAll|Mux28~21_combout\ & ((\aProcessor|InstAddGen|PC\(0)))))) # (!\switch~combout\(0) & 
-- (\aProcessor|displayAll|Mux28~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|Mux28~21_combout\,
	datac => \aProcessor|CCR|Q\(0),
	datad => \aProcessor|InstAddGen|PC\(0),
	combout => \aProcessor|displayAll|Mux28~22_combout\);

-- Location: LCCOMB_X29_Y10_N6
\aProcessor|displayAll|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~3_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux28~20_combout\) # ((\switch~combout\(3))))) # (!\switch~combout\(2) & (((\aProcessor|displayAll|Mux28~22_combout\ & !\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~20_combout\,
	datab => \aProcessor|displayAll|Mux28~22_combout\,
	datac => \switch~combout\(2),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux31~3_combout\);

-- Location: LCCOMB_X28_Y14_N14
\aProcessor|displayAll|Mux28~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~26_combout\ = (!\switch~combout\(0) & (\aProcessor|IR|Q\(7) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datac => \aProcessor|IR|Q\(7),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~26_combout\);

-- Location: LCCOMB_X35_Y12_N24
\aProcessor|displayAll|Mux28~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~27_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|RB|Q\(1))) # (!\switch~combout\(1) & ((\aProcessor|MuxC|ShiftRight0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(1),
	datab => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~27_combout\);

-- Location: LCCOMB_X35_Y12_N10
\aProcessor|displayAll|Mux28~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~28_combout\ = (\aProcessor|displayAll|Mux28~27_combout\ & (((\aProcessor|RZ|Q\(1))) # (!\switch~combout\(0)))) # (!\aProcessor|displayAll|Mux28~27_combout\ & (\switch~combout\(0) & ((\aProcessor|RA|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~27_combout\,
	datab => \switch~combout\(0),
	datac => \aProcessor|RZ|Q\(1),
	datad => \aProcessor|RA|Q\(1),
	combout => \aProcessor|displayAll|Mux28~28_combout\);

-- Location: LCCOMB_X24_Y15_N24
\aProcessor|displayAll|Mux28~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~29_combout\ = (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|IR|Q\(1))) # (!\switch~combout\(1) & ((\aProcessor|CSG|StageGenerator|ClockCount\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(1),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	combout => \aProcessor|displayAll|Mux28~29_combout\);

-- Location: LCFF_X20_Y14_N11
\aProcessor|RegFile|R[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][1]~regout\);

-- Location: LCFF_X17_Y11_N21
\aProcessor|RegFile|R[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][1]~regout\);

-- Location: LCFF_X18_Y13_N27
\aProcessor|RegFile|R[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[17][1]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][1]~regout\);

-- Location: LCCOMB_X17_Y11_N20
\aProcessor|RegFile|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~0_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[25][1]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[17][1]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[17][1]~regout\,
	datac => \aProcessor|RegFile|R[25][1]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux30~0_combout\);

-- Location: LCFF_X21_Y10_N5
\aProcessor|RegFile|R[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[29][1]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][1]~regout\);

-- Location: LCCOMB_X20_Y14_N10
\aProcessor|RegFile|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~1_combout\ = (\aProcessor|RegFile|Mux30~0_combout\ & ((\aProcessor|RegFile|R[29][1]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|RegFile|Mux30~0_combout\ & (((\aProcessor|RegFile|R[21][1]~regout\ & 
-- \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[29][1]~regout\,
	datab => \aProcessor|RegFile|Mux30~0_combout\,
	datac => \aProcessor|RegFile|R[21][1]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux30~1_combout\);

-- Location: LCFF_X17_Y15_N5
\aProcessor|RegFile|R[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][1]~regout\);

-- Location: LCFF_X18_Y15_N19
\aProcessor|RegFile|R[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][1]~regout\);

-- Location: LCCOMB_X17_Y15_N4
\aProcessor|RegFile|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~2_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[22][1]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[22][1]~regout\,
	datad => \aProcessor|RegFile|R[18][1]~regout\,
	combout => \aProcessor|RegFile|Mux30~2_combout\);

-- Location: LCFF_X17_Y16_N11
\aProcessor|RegFile|R[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][1]~regout\);

-- Location: LCFF_X17_Y16_N25
\aProcessor|RegFile|R[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][1]~regout\);

-- Location: LCCOMB_X17_Y16_N10
\aProcessor|RegFile|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~4_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[20][1]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[16][1]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[16][1]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][1]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux30~4_combout\);

-- Location: LCFF_X21_Y10_N3
\aProcessor|RegFile|R[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[31][1]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][1]~regout\);

-- Location: LCFF_X16_Y11_N1
\aProcessor|RegFile|R[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][1]~regout\);

-- Location: LCFF_X19_Y10_N5
\aProcessor|RegFile|R[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][1]~regout\);

-- Location: LCFF_X23_Y10_N21
\aProcessor|RegFile|R[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][1]~regout\);

-- Location: LCCOMB_X19_Y10_N4
\aProcessor|RegFile|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~10_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|R[5][1]~regout\))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[4][1]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[5][1]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux30~10_combout\);

-- Location: LCFF_X18_Y8_N9
\aProcessor|RegFile|R[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[7][1]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][1]~regout\);

-- Location: LCCOMB_X16_Y11_N0
\aProcessor|RegFile|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~11_combout\ = (\aProcessor|RegFile|Mux30~10_combout\ & ((\aProcessor|RegFile|R[7][1]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|RegFile|Mux30~10_combout\ & (((\aProcessor|RegFile|R[6][1]~regout\ & 
-- \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux30~10_combout\,
	datab => \aProcessor|RegFile|R[7][1]~regout\,
	datac => \aProcessor|RegFile|R[6][1]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux30~11_combout\);

-- Location: LCFF_X17_Y12_N23
\aProcessor|RegFile|R[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][1]~regout\);

-- Location: LCFF_X19_Y12_N15
\aProcessor|RegFile|R[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][1]~regout\);

-- Location: LCFF_X23_Y12_N7
\aProcessor|RegFile|R[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[8][1]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][1]~regout\);

-- Location: LCCOMB_X19_Y12_N14
\aProcessor|RegFile|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~12_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[10][1]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][1]~regout\,
	datad => \aProcessor|RegFile|R[8][1]~regout\,
	combout => \aProcessor|RegFile|Mux30~12_combout\);

-- Location: LCFF_X17_Y8_N1
\aProcessor|RegFile|R[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][1]~regout\);

-- Location: LCCOMB_X17_Y12_N22
\aProcessor|RegFile|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~13_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux30~12_combout\ & ((\aProcessor|RegFile|R[11][1]~regout\))) # (!\aProcessor|RegFile|Mux30~12_combout\ & (\aProcessor|RegFile|R[9][1]~regout\)))) # 
-- (!\switch~combout\(13) & (\aProcessor|RegFile|Mux30~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|Mux30~12_combout\,
	datac => \aProcessor|RegFile|R[9][1]~regout\,
	datad => \aProcessor|RegFile|R[11][1]~regout\,
	combout => \aProcessor|RegFile|Mux30~13_combout\);

-- Location: LCFF_X16_Y10_N5
\aProcessor|RegFile|R[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][1]~regout\);

-- Location: LCFF_X17_Y10_N25
\aProcessor|RegFile|R[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][1]~regout\);

-- Location: LCFF_X17_Y10_N27
\aProcessor|RegFile|R[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][1]~regout\);

-- Location: LCCOMB_X17_Y10_N24
\aProcessor|RegFile|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~14_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[2][1]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][1]~regout\,
	datad => \aProcessor|RegFile|R[0][1]~regout\,
	combout => \aProcessor|RegFile|Mux30~14_combout\);

-- Location: LCFF_X16_Y10_N15
\aProcessor|RegFile|R[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][1]~regout\);

-- Location: LCCOMB_X16_Y10_N4
\aProcessor|RegFile|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~15_combout\ = (\aProcessor|RegFile|Mux30~14_combout\ & ((\aProcessor|RegFile|R[3][1]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux30~14_combout\ & (((\aProcessor|RegFile|R[1][1]~regout\ & 
-- \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux30~14_combout\,
	datab => \aProcessor|RegFile|R[3][1]~regout\,
	datac => \aProcessor|RegFile|R[1][1]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux30~15_combout\);

-- Location: LCCOMB_X16_Y11_N10
\aProcessor|RegFile|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~16_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|Mux30~13_combout\))) # (!\switch~combout\(16) & 
-- (\aProcessor|RegFile|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux30~15_combout\,
	datab => \switch~combout\(15),
	datac => \switch~combout\(16),
	datad => \aProcessor|RegFile|Mux30~13_combout\,
	combout => \aProcessor|RegFile|Mux30~16_combout\);

-- Location: LCFF_X16_Y11_N5
\aProcessor|RegFile|R[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][1]~regout\);

-- Location: LCFF_X17_Y12_N9
\aProcessor|RegFile|R[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][1]~regout\);

-- Location: LCFF_X23_Y10_N31
\aProcessor|RegFile|R[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][1]~regout\);

-- Location: LCCOMB_X17_Y12_N8
\aProcessor|RegFile|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~17_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[13][1]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[12][1]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[12][1]~regout\,
	datac => \aProcessor|RegFile|R[13][1]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux30~17_combout\);

-- Location: LCFF_X17_Y8_N23
\aProcessor|RegFile|R[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][1]~regout\);

-- Location: LCCOMB_X16_Y11_N4
\aProcessor|RegFile|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~18_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux30~17_combout\ & (\aProcessor|RegFile|R[15][1]~regout\)) # (!\aProcessor|RegFile|Mux30~17_combout\ & ((\aProcessor|RegFile|R[14][1]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[15][1]~regout\,
	datac => \aProcessor|RegFile|R[14][1]~regout\,
	datad => \aProcessor|RegFile|Mux30~17_combout\,
	combout => \aProcessor|RegFile|Mux30~18_combout\);

-- Location: LCCOMB_X16_Y11_N14
\aProcessor|RegFile|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~19_combout\ = (\aProcessor|RegFile|Mux30~16_combout\ & ((\aProcessor|RegFile|Mux30~18_combout\) # ((!\switch~combout\(15))))) # (!\aProcessor|RegFile|Mux30~16_combout\ & (((\switch~combout\(15) & 
-- \aProcessor|RegFile|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux30~16_combout\,
	datab => \aProcessor|RegFile|Mux30~18_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux30~11_combout\,
	combout => \aProcessor|RegFile|Mux30~19_combout\);

-- Location: LCCOMB_X28_Y15_N30
\aProcessor|displayAll|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~0_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(2)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RM|Q\(2),
	datac => \aProcessor|RY|Q\(2),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux29~0_combout\);

-- Location: LCCOMB_X27_Y16_N16
\aProcessor|displayAll|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~1_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux29~0_combout\) # ((\aProcessor|displayAll|Mux28~14_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux28~14_combout\,
	datac => \aProcessor|displayAll|Mux29~0_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(2),
	combout => \aProcessor|displayAll|Mux29~1_combout\);

-- Location: LCCOMB_X27_Y16_N4
\aProcessor|displayAll|Mux28~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~34_combout\ = (\aProcessor|IR|Q\(8) & (!\switch~combout\(0) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(8),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~34_combout\);

-- Location: LCCOMB_X28_Y15_N0
\aProcessor|displayAll|Mux28~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~35_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|RB|Q\(2)))) # (!\switch~combout\(1) & (\aProcessor|MuxC|ShiftRight0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datab => \switch~combout\(0),
	datac => \aProcessor|RB|Q\(2),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~35_combout\);

-- Location: LCCOMB_X28_Y16_N8
\aProcessor|displayAll|Mux28~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~36_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~35_combout\ & (\aProcessor|RZ|Q\(2))) # (!\aProcessor|displayAll|Mux28~35_combout\ & ((\aProcessor|RA|Q\(2)))))) # (!\switch~combout\(0) & 
-- (((\aProcessor|displayAll|Mux28~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(2),
	datab => \switch~combout\(0),
	datac => \aProcessor|RA|Q\(2),
	datad => \aProcessor|displayAll|Mux28~35_combout\,
	combout => \aProcessor|displayAll|Mux28~36_combout\);

-- Location: LCCOMB_X27_Y16_N10
\aProcessor|displayAll|Mux28~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~37_combout\ = (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|IR|Q\(2))) # (!\switch~combout\(1) & ((\aProcessor|CSG|StageGenerator|ClockCount\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(2),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|displayAll|Mux28~37_combout\);

-- Location: LCCOMB_X27_Y16_N20
\aProcessor|displayAll|Mux28~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~38_combout\ = (\aProcessor|displayAll|Mux28~37_combout\) # ((\switch~combout\(0) & (!\switch~combout\(1) & \aProcessor|InstAddGen|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~37_combout\,
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|InstAddGen|PC\(2),
	combout => \aProcessor|displayAll|Mux28~38_combout\);

-- Location: LCCOMB_X27_Y16_N30
\aProcessor|displayAll|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~3_combout\ = (\switch~combout\(2) & (((\aProcessor|displayAll|Mux28~36_combout\) # (\switch~combout\(4))))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux28~38_combout\ & ((!\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~38_combout\,
	datab => \aProcessor|displayAll|Mux28~36_combout\,
	datac => \switch~combout\(2),
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux29~3_combout\);

-- Location: LCFF_X17_Y15_N29
\aProcessor|RegFile|R[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][2]~regout\);

-- Location: LCFF_X16_Y15_N13
\aProcessor|RegFile|R[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][2]~regout\);

-- Location: LCFF_X18_Y15_N29
\aProcessor|RegFile|R[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][2]~regout\);

-- Location: LCCOMB_X16_Y15_N12
\aProcessor|RegFile|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~0_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[26][2]~regout\))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[18][2]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[26][2]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux29~0_combout\);

-- Location: LCFF_X17_Y15_N31
\aProcessor|RegFile|R[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][2]~regout\);

-- Location: LCCOMB_X17_Y15_N28
\aProcessor|RegFile|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~1_combout\ = (\aProcessor|RegFile|Mux29~0_combout\ & (((\aProcessor|RegFile|R[30][2]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux29~0_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[22][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux29~0_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][2]~regout\,
	datad => \aProcessor|RegFile|R[30][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~1_combout\);

-- Location: LCFF_X21_Y16_N15
\aProcessor|RegFile|R[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][2]~regout\);

-- Location: LCFF_X21_Y13_N27
\aProcessor|RegFile|R[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][2]~regout\);

-- Location: LCFF_X17_Y13_N1
\aProcessor|RegFile|R[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[17][2]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][2]~regout\);

-- Location: LCCOMB_X21_Y13_N26
\aProcessor|RegFile|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~2_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[21][2]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[17][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[21][2]~regout\,
	datad => \aProcessor|RegFile|R[17][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~2_combout\);

-- Location: LCFF_X21_Y10_N29
\aProcessor|RegFile|R[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[29][2]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][2]~regout\);

-- Location: LCCOMB_X21_Y16_N14
\aProcessor|RegFile|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~3_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux29~2_combout\ & (\aProcessor|RegFile|R[29][2]~regout\)) # (!\aProcessor|RegFile|Mux29~2_combout\ & ((\aProcessor|RegFile|R[25][2]~regout\))))) # (!\switch~combout\(16) 
-- & (((\aProcessor|RegFile|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[29][2]~regout\,
	datac => \aProcessor|RegFile|R[25][2]~regout\,
	datad => \aProcessor|RegFile|Mux29~2_combout\,
	combout => \aProcessor|RegFile|Mux29~3_combout\);

-- Location: LCFF_X21_Y15_N1
\aProcessor|RegFile|R[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][2]~regout\);

-- Location: LCFF_X16_Y16_N17
\aProcessor|RegFile|R[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][2]~regout\);

-- Location: LCFF_X17_Y16_N7
\aProcessor|RegFile|R[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[16][2]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][2]~regout\);

-- Location: LCCOMB_X16_Y16_N16
\aProcessor|RegFile|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~4_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[24][2]~regout\)) # (!\switch~combout\(16) & ((\aProcessor|RegFile|R[16][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[24][2]~regout\,
	datad => \aProcessor|RegFile|R[16][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~4_combout\);

-- Location: LCFF_X23_Y12_N29
\aProcessor|RegFile|R[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][2]~regout\);

-- Location: LCCOMB_X21_Y15_N0
\aProcessor|RegFile|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~5_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux29~4_combout\ & (\aProcessor|RegFile|R[28][2]~regout\)) # (!\aProcessor|RegFile|Mux29~4_combout\ & ((\aProcessor|RegFile|R[20][2]~regout\))))) # (!\switch~combout\(15) 
-- & (((\aProcessor|RegFile|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[28][2]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][2]~regout\,
	datad => \aProcessor|RegFile|Mux29~4_combout\,
	combout => \aProcessor|RegFile|Mux29~5_combout\);

-- Location: LCCOMB_X21_Y16_N4
\aProcessor|RegFile|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~6_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|Mux29~3_combout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|Mux29~5_combout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|Mux29~5_combout\,
	datac => \aProcessor|RegFile|Mux29~3_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux29~6_combout\);

-- Location: LCFF_X20_Y13_N3
\aProcessor|RegFile|R[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][2]~regout\);

-- Location: LCFF_X21_Y13_N5
\aProcessor|RegFile|R[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][2]~regout\);

-- Location: LCFF_X17_Y13_N27
\aProcessor|RegFile|R[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[19][2]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][2]~regout\);

-- Location: LCCOMB_X21_Y13_N4
\aProcessor|RegFile|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~7_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[23][2]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[19][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][2]~regout\,
	datad => \aProcessor|RegFile|R[19][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~7_combout\);

-- Location: LCFF_X21_Y10_N23
\aProcessor|RegFile|R[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[31][2]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][2]~regout\);

-- Location: LCCOMB_X20_Y13_N2
\aProcessor|RegFile|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~8_combout\ = (\aProcessor|RegFile|Mux29~7_combout\ & ((\aProcessor|RegFile|R[31][2]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux29~7_combout\ & (((\aProcessor|RegFile|R[27][2]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux29~7_combout\,
	datab => \aProcessor|RegFile|R[31][2]~regout\,
	datac => \aProcessor|RegFile|R[27][2]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux29~8_combout\);

-- Location: LCCOMB_X21_Y16_N30
\aProcessor|RegFile|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~9_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux29~6_combout\ & (\aProcessor|RegFile|Mux29~8_combout\)) # (!\aProcessor|RegFile|Mux29~6_combout\ & ((\aProcessor|RegFile|Mux29~1_combout\))))) # (!\switch~combout\(14) 
-- & (((\aProcessor|RegFile|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux29~8_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|Mux29~6_combout\,
	datad => \aProcessor|RegFile|Mux29~1_combout\,
	combout => \aProcessor|RegFile|Mux29~9_combout\);

-- Location: LCFF_X19_Y12_N13
\aProcessor|RegFile|R[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][2]~regout\);

-- Location: LCFF_X17_Y12_N19
\aProcessor|RegFile|R[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][2]~regout\);

-- Location: LCFF_X23_Y12_N11
\aProcessor|RegFile|R[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][2]~regout\);

-- Location: LCCOMB_X17_Y12_N18
\aProcessor|RegFile|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~10_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[9][2]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[8][2]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[8][2]~regout\,
	datac => \aProcessor|RegFile|R[9][2]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux29~10_combout\);

-- Location: LCFF_X20_Y9_N7
\aProcessor|RegFile|R[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[11][2]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][2]~regout\);

-- Location: LCCOMB_X19_Y12_N12
\aProcessor|RegFile|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~11_combout\ = (\aProcessor|RegFile|Mux29~10_combout\ & (((\aProcessor|RegFile|R[11][2]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|RegFile|Mux29~10_combout\ & (\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[10][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux29~10_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][2]~regout\,
	datad => \aProcessor|RegFile|R[11][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~11_combout\);

-- Location: LCFF_X23_Y8_N19
\aProcessor|RegFile|R[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][2]~regout\);

-- Location: LCFF_X19_Y11_N9
\aProcessor|RegFile|R[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][2]~regout\);

-- Location: LCFF_X24_Y12_N9
\aProcessor|RegFile|R[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][2]~regout\);

-- Location: LCCOMB_X19_Y11_N8
\aProcessor|RegFile|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~12_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[6][2]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[6][2]~regout\,
	datad => \aProcessor|RegFile|R[4][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~12_combout\);

-- Location: LCFF_X23_Y8_N1
\aProcessor|RegFile|R[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][2]~regout\);

-- Location: LCCOMB_X23_Y8_N18
\aProcessor|RegFile|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~13_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux29~12_combout\ & ((\aProcessor|RegFile|R[7][2]~regout\))) # (!\aProcessor|RegFile|Mux29~12_combout\ & (\aProcessor|RegFile|R[5][2]~regout\)))) # 
-- (!\switch~combout\(13) & (\aProcessor|RegFile|Mux29~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|Mux29~12_combout\,
	datac => \aProcessor|RegFile|R[5][2]~regout\,
	datad => \aProcessor|RegFile|R[7][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~13_combout\);

-- Location: LCFF_X20_Y10_N5
\aProcessor|RegFile|R[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][2]~regout\);

-- Location: LCFF_X14_Y12_N21
\aProcessor|RegFile|R[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][2]~regout\);

-- Location: LCFF_X14_Y12_N23
\aProcessor|RegFile|R[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][2]~regout\);

-- Location: LCCOMB_X14_Y12_N20
\aProcessor|RegFile|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~14_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[1][2]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[0][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][2]~regout\,
	datad => \aProcessor|RegFile|R[0][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~14_combout\);

-- Location: LCFF_X20_Y10_N31
\aProcessor|RegFile|R[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][2]~regout\);

-- Location: LCCOMB_X20_Y10_N4
\aProcessor|RegFile|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~15_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux29~14_combout\ & (\aProcessor|RegFile|R[3][2]~regout\)) # (!\aProcessor|RegFile|Mux29~14_combout\ & ((\aProcessor|RegFile|R[2][2]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[3][2]~regout\,
	datac => \aProcessor|RegFile|R[2][2]~regout\,
	datad => \aProcessor|RegFile|Mux29~14_combout\,
	combout => \aProcessor|RegFile|Mux29~15_combout\);

-- Location: LCCOMB_X23_Y8_N26
\aProcessor|RegFile|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~16_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|Mux29~13_combout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux29~15_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux29~13_combout\,
	combout => \aProcessor|RegFile|Mux29~16_combout\);

-- Location: LCFF_X22_Y8_N21
\aProcessor|RegFile|R[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][2]~regout\);

-- Location: LCFF_X19_Y11_N19
\aProcessor|RegFile|R[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][2]~regout\);

-- Location: LCFF_X22_Y10_N9
\aProcessor|RegFile|R[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][2]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][2]~regout\);

-- Location: LCCOMB_X19_Y11_N18
\aProcessor|RegFile|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~17_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[14][2]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[14][2]~regout\,
	datad => \aProcessor|RegFile|R[12][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~17_combout\);

-- Location: LCFF_X22_Y8_N19
\aProcessor|RegFile|R[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][2]~regout\);

-- Location: LCCOMB_X22_Y8_N20
\aProcessor|RegFile|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~18_combout\ = (\aProcessor|RegFile|Mux29~17_combout\ & (((\aProcessor|RegFile|R[15][2]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux29~17_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[13][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux29~17_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][2]~regout\,
	datad => \aProcessor|RegFile|R[15][2]~regout\,
	combout => \aProcessor|RegFile|Mux29~18_combout\);

-- Location: LCCOMB_X23_Y8_N12
\aProcessor|RegFile|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux29~19_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux29~16_combout\ & ((\aProcessor|RegFile|Mux29~18_combout\))) # (!\aProcessor|RegFile|Mux29~16_combout\ & (\aProcessor|RegFile|Mux29~11_combout\)))) # 
-- (!\switch~combout\(16) & (((\aProcessor|RegFile|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux29~11_combout\,
	datac => \aProcessor|RegFile|Mux29~18_combout\,
	datad => \aProcessor|RegFile|Mux29~16_combout\,
	combout => \aProcessor|RegFile|Mux29~19_combout\);

-- Location: LCCOMB_X24_Y13_N20
\aProcessor|displayAll|Mux28~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~39_combout\ = (\aProcessor|displayAll|Mux28~14_combout\ & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux29~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux29~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux29~19_combout\,
	datab => \switch~combout\(17),
	datac => \aProcessor|RegFile|Mux29~9_combout\,
	datad => \aProcessor|displayAll|Mux28~14_combout\,
	combout => \aProcessor|displayAll|Mux28~39_combout\);

-- Location: LCCOMB_X29_Y14_N12
\aProcessor|displayAll|Mux28~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~40_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|MuxB|ShiftRight0~2_combout\)) # (!\switch~combout\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~40_combout\);

-- Location: LCCOMB_X28_Y14_N30
\aProcessor|displayAll|Mux28~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~41_combout\ = (\aProcessor|displayAll|Mux28~40_combout\) # (\aProcessor|displayAll|Mux28~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|Mux28~40_combout\,
	datac => \aProcessor|displayAll|Mux28~39_combout\,
	combout => \aProcessor|displayAll|Mux28~41_combout\);

-- Location: LCCOMB_X27_Y16_N24
\aProcessor|displayAll|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~4_combout\ = (\switch~combout\(4) & ((\aProcessor|displayAll|Mux29~3_combout\ & (\aProcessor|displayAll|Mux28~41_combout\)) # (!\aProcessor|displayAll|Mux29~3_combout\ & ((\aProcessor|displayAll|Mux28~34_combout\))))) # 
-- (!\switch~combout\(4) & (((\aProcessor|displayAll|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux28~41_combout\,
	datac => \aProcessor|displayAll|Mux28~34_combout\,
	datad => \aProcessor|displayAll|Mux29~3_combout\,
	combout => \aProcessor|displayAll|Mux29~4_combout\);

-- Location: LCCOMB_X27_Y12_N16
\aProcessor|displayAll|Mux28~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~45_combout\ = (\aProcessor|IR|Q\(9) & (!\switch~combout\(0) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(9),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~45_combout\);

-- Location: LCCOMB_X27_Y11_N20
\aProcessor|displayAll|Mux28~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~46_combout\ = (\switch~combout\(1) & (((\switch~combout\(0)) # (\aProcessor|RB|Q\(3))))) # (!\switch~combout\(1) & (\aProcessor|MuxC|ShiftRight0~3_combout\ & (!\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datac => \switch~combout\(0),
	datad => \aProcessor|RB|Q\(3),
	combout => \aProcessor|displayAll|Mux28~46_combout\);

-- Location: LCFF_X17_Y11_N7
\aProcessor|RegFile|R[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][3]~regout\);

-- Location: LCFF_X17_Y13_N9
\aProcessor|RegFile|R[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][3]~regout\);

-- Location: LCCOMB_X17_Y11_N6
\aProcessor|RegFile|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~0_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[25][3]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[17][3]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[17][3]~regout\,
	datac => \aProcessor|RegFile|R[25][3]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux28~0_combout\);

-- Location: LCFF_X18_Y15_N31
\aProcessor|RegFile|R[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][3]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][3]~regout\);

-- Location: LCFF_X17_Y15_N15
\aProcessor|RegFile|R[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][3]~regout\);

-- Location: LCFF_X17_Y16_N17
\aProcessor|RegFile|R[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][3]~regout\);

-- Location: LCFF_X17_Y16_N3
\aProcessor|RegFile|R[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][3]~regout\);

-- Location: LCCOMB_X17_Y16_N16
\aProcessor|RegFile|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~4_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[20][3]~regout\))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[16][3]~regout\,
	datac => \aProcessor|RegFile|R[20][3]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux28~4_combout\);

-- Location: LCFF_X21_Y11_N13
\aProcessor|RegFile|R[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][3]~regout\);

-- Location: LCFF_X20_Y13_N29
\aProcessor|RegFile|R[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][3]~regout\);

-- Location: LCFF_X20_Y13_N23
\aProcessor|RegFile|R[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][3]~regout\);

-- Location: LCCOMB_X20_Y13_N28
\aProcessor|RegFile|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~7_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[27][3]~regout\)) # (!\switch~combout\(16) & ((\aProcessor|RegFile|R[19][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][3]~regout\,
	datad => \aProcessor|RegFile|R[19][3]~regout\,
	combout => \aProcessor|RegFile|Mux28~7_combout\);

-- Location: LCFF_X21_Y11_N19
\aProcessor|RegFile|R[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][3]~regout\);

-- Location: LCCOMB_X21_Y11_N12
\aProcessor|RegFile|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~8_combout\ = (\aProcessor|RegFile|Mux28~7_combout\ & (((\aProcessor|RegFile|R[31][3]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux28~7_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[23][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux28~7_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][3]~regout\,
	datad => \aProcessor|RegFile|R[31][3]~regout\,
	combout => \aProcessor|RegFile|Mux28~8_combout\);

-- Location: LCFF_X19_Y9_N1
\aProcessor|RegFile|R[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][3]~regout\);

-- Location: LCFF_X24_Y9_N29
\aProcessor|RegFile|R[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][3]~regout\);

-- Location: LCCOMB_X19_Y9_N0
\aProcessor|RegFile|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~10_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|R[5][3]~regout\))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[4][3]~regout\,
	datac => \aProcessor|RegFile|R[5][3]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux28~10_combout\);

-- Location: LCFF_X16_Y10_N11
\aProcessor|RegFile|R[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][3]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][3]~regout\);

-- Location: LCFF_X18_Y9_N15
\aProcessor|RegFile|R[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][3]~regout\);

-- Location: LCFF_X22_Y9_N29
\aProcessor|RegFile|R[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][3]~regout\);

-- Location: LCFF_X22_Y10_N19
\aProcessor|RegFile|R[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][3]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][3]~regout\);

-- Location: LCCOMB_X22_Y9_N28
\aProcessor|RegFile|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~17_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[13][3]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][3]~regout\,
	datad => \aProcessor|RegFile|R[12][3]~regout\,
	combout => \aProcessor|RegFile|Mux28~17_combout\);

-- Location: LCFF_X21_Y12_N3
\aProcessor|RegFile|R[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][3]~regout\);

-- Location: LCCOMB_X18_Y9_N14
\aProcessor|RegFile|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~18_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux28~17_combout\ & (\aProcessor|RegFile|R[15][3]~regout\)) # (!\aProcessor|RegFile|Mux28~17_combout\ & ((\aProcessor|RegFile|R[14][3]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][3]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[14][3]~regout\,
	datad => \aProcessor|RegFile|Mux28~17_combout\,
	combout => \aProcessor|RegFile|Mux28~18_combout\);

-- Location: LCCOMB_X28_Y15_N22
\aProcessor|displayAll|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~0_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(4))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RY|Q\(4),
	datac => \aProcessor|RM|Q\(4),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux27~0_combout\);

-- Location: LCCOMB_X33_Y17_N2
\aProcessor|displayAll|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~1_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux27~0_combout\) # ((\aProcessor|displayAll|Mux28~14_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~0_combout\,
	datab => \switch~combout\(2),
	datac => \aProcessor|displayAll|Mux28~14_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(4),
	combout => \aProcessor|displayAll|Mux27~1_combout\);

-- Location: LCCOMB_X33_Y17_N12
\aProcessor|displayAll|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~2_combout\ = (\switch~combout\(3) & ((\switch~combout\(4)) # ((\aProcessor|displayAll|Mux27~1_combout\) # (\aProcessor|displayAll|Mux10~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux27~1_combout\,
	datac => \switch~combout\(3),
	datad => \aProcessor|displayAll|Mux10~35_combout\,
	combout => \aProcessor|displayAll|Mux27~2_combout\);

-- Location: LCFF_X20_Y15_N9
\aProcessor|RegFile|R[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][4]~regout\);

-- Location: LCFF_X16_Y15_N11
\aProcessor|RegFile|R[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][4]~regout\);

-- Location: LCFF_X18_Y15_N21
\aProcessor|RegFile|R[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][4]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][4]~regout\);

-- Location: LCCOMB_X16_Y15_N10
\aProcessor|RegFile|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~0_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[26][4]~regout\))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[18][4]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[26][4]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux27~0_combout\);

-- Location: LCFF_X17_Y15_N25
\aProcessor|RegFile|R[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][4]~regout\);

-- Location: LCCOMB_X20_Y15_N8
\aProcessor|RegFile|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~1_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux27~0_combout\ & ((\aProcessor|RegFile|R[30][4]~regout\))) # (!\aProcessor|RegFile|Mux27~0_combout\ & (\aProcessor|RegFile|R[22][4]~regout\)))) # (!\switch~combout\(15) 
-- & (\aProcessor|RegFile|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux27~0_combout\,
	datac => \aProcessor|RegFile|R[22][4]~regout\,
	datad => \aProcessor|RegFile|R[30][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~1_combout\);

-- Location: LCFF_X21_Y16_N21
\aProcessor|RegFile|R[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][4]~regout\);

-- Location: LCFF_X21_Y13_N15
\aProcessor|RegFile|R[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][4]~regout\);

-- Location: LCFF_X17_Y13_N23
\aProcessor|RegFile|R[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][4]~regout\);

-- Location: LCCOMB_X21_Y13_N14
\aProcessor|RegFile|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~2_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[21][4]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[21][4]~regout\,
	datad => \aProcessor|RegFile|R[17][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~2_combout\);

-- Location: LCFF_X21_Y10_N17
\aProcessor|RegFile|R[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][4]~regout\);

-- Location: LCCOMB_X21_Y16_N20
\aProcessor|RegFile|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~3_combout\ = (\aProcessor|RegFile|Mux27~2_combout\ & ((\aProcessor|RegFile|R[29][4]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux27~2_combout\ & (((\aProcessor|RegFile|R[25][4]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~2_combout\,
	datab => \aProcessor|RegFile|R[29][4]~regout\,
	datac => \aProcessor|RegFile|R[25][4]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux27~3_combout\);

-- Location: LCFF_X22_Y16_N21
\aProcessor|RegFile|R[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][4]~regout\);

-- Location: LCFF_X21_Y16_N3
\aProcessor|RegFile|R[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][4]~regout\);

-- Location: LCFF_X18_Y16_N23
\aProcessor|RegFile|R[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[16][4]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][4]~regout\);

-- Location: LCCOMB_X21_Y16_N2
\aProcessor|RegFile|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~4_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[24][4]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[24][4]~regout\,
	datad => \aProcessor|RegFile|R[16][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~4_combout\);

-- Location: LCFF_X23_Y14_N13
\aProcessor|RegFile|R[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[28][4]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][4]~regout\);

-- Location: LCCOMB_X22_Y16_N20
\aProcessor|RegFile|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~5_combout\ = (\aProcessor|RegFile|Mux27~4_combout\ & (((\aProcessor|RegFile|R[28][4]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux27~4_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[20][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~4_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][4]~regout\,
	datad => \aProcessor|RegFile|R[28][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~5_combout\);

-- Location: LCCOMB_X21_Y16_N28
\aProcessor|RegFile|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~6_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|Mux27~3_combout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|Mux27~3_combout\,
	datad => \aProcessor|RegFile|Mux27~5_combout\,
	combout => \aProcessor|RegFile|Mux27~6_combout\);

-- Location: LCFF_X20_Y13_N13
\aProcessor|RegFile|R[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][4]~regout\);

-- Location: LCFF_X20_Y14_N17
\aProcessor|RegFile|R[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][4]~regout\);

-- Location: LCFF_X19_Y14_N15
\aProcessor|RegFile|R[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[19][4]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][4]~regout\);

-- Location: LCCOMB_X20_Y14_N16
\aProcessor|RegFile|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~7_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[23][4]~regout\))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][4]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[23][4]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux27~7_combout\);

-- Location: LCFF_X22_Y13_N9
\aProcessor|RegFile|R[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][4]~regout\);

-- Location: LCCOMB_X20_Y13_N12
\aProcessor|RegFile|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~8_combout\ = (\aProcessor|RegFile|Mux27~7_combout\ & (((\aProcessor|RegFile|R[31][4]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|RegFile|Mux27~7_combout\ & (\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[27][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~7_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][4]~regout\,
	datad => \aProcessor|RegFile|R[31][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~8_combout\);

-- Location: LCCOMB_X21_Y16_N26
\aProcessor|RegFile|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~9_combout\ = (\aProcessor|RegFile|Mux27~6_combout\ & (((\aProcessor|RegFile|Mux27~8_combout\) # (!\switch~combout\(14))))) # (!\aProcessor|RegFile|Mux27~6_combout\ & (\aProcessor|RegFile|Mux27~1_combout\ & 
-- ((\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~1_combout\,
	datab => \aProcessor|RegFile|Mux27~6_combout\,
	datac => \aProcessor|RegFile|Mux27~8_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux27~9_combout\);

-- Location: LCFF_X19_Y12_N1
\aProcessor|RegFile|R[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][4]~regout\);

-- Location: LCFF_X17_Y12_N27
\aProcessor|RegFile|R[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][4]~regout\);

-- Location: LCFF_X23_Y12_N31
\aProcessor|RegFile|R[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][4]~regout\);

-- Location: LCCOMB_X17_Y12_N26
\aProcessor|RegFile|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~10_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[9][4]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[8][4]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[8][4]~regout\,
	datac => \aProcessor|RegFile|R[9][4]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux27~10_combout\);

-- Location: LCFF_X20_Y9_N27
\aProcessor|RegFile|R[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[11][4]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][4]~regout\);

-- Location: LCCOMB_X19_Y12_N0
\aProcessor|RegFile|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~11_combout\ = (\aProcessor|RegFile|Mux27~10_combout\ & (((\aProcessor|RegFile|R[11][4]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|RegFile|Mux27~10_combout\ & (\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[10][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~10_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][4]~regout\,
	datad => \aProcessor|RegFile|R[11][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~11_combout\);

-- Location: LCFF_X18_Y8_N15
\aProcessor|RegFile|R[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][4]~regout\);

-- Location: LCFF_X19_Y11_N25
\aProcessor|RegFile|R[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][4]~regout\);

-- Location: LCFF_X23_Y11_N11
\aProcessor|RegFile|R[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][4]~regout\);

-- Location: LCCOMB_X19_Y11_N24
\aProcessor|RegFile|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~12_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[6][4]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[6][4]~regout\,
	datad => \aProcessor|RegFile|R[4][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~12_combout\);

-- Location: LCFF_X18_Y8_N5
\aProcessor|RegFile|R[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][4]~regout\);

-- Location: LCCOMB_X18_Y8_N14
\aProcessor|RegFile|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~13_combout\ = (\aProcessor|RegFile|Mux27~12_combout\ & ((\aProcessor|RegFile|R[7][4]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux27~12_combout\ & (((\aProcessor|RegFile|R[5][4]~regout\ & 
-- \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~12_combout\,
	datab => \aProcessor|RegFile|R[7][4]~regout\,
	datac => \aProcessor|RegFile|R[5][4]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux27~13_combout\);

-- Location: LCFF_X19_Y12_N31
\aProcessor|RegFile|R[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][4]~regout\);

-- Location: LCFF_X14_Y12_N1
\aProcessor|RegFile|R[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][4]~regout\);

-- Location: LCFF_X14_Y12_N19
\aProcessor|RegFile|R[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][4]~regout\);

-- Location: LCCOMB_X14_Y12_N0
\aProcessor|RegFile|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~14_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[1][4]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[0][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][4]~regout\,
	datad => \aProcessor|RegFile|R[0][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~14_combout\);

-- Location: LCFF_X20_Y10_N25
\aProcessor|RegFile|R[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][4]~regout\);

-- Location: LCCOMB_X19_Y12_N30
\aProcessor|RegFile|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~15_combout\ = (\aProcessor|RegFile|Mux27~14_combout\ & (((\aProcessor|RegFile|R[3][4]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|RegFile|Mux27~14_combout\ & (\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~14_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][4]~regout\,
	datad => \aProcessor|RegFile|R[3][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~15_combout\);

-- Location: LCCOMB_X19_Y12_N28
\aProcessor|RegFile|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~16_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|Mux27~13_combout\)) # (!\switch~combout\(15) & 
-- ((\aProcessor|RegFile|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~13_combout\,
	datab => \switch~combout\(16),
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux27~15_combout\,
	combout => \aProcessor|RegFile|Mux27~16_combout\);

-- Location: LCFF_X22_Y9_N27
\aProcessor|RegFile|R[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][4]~regout\);

-- Location: LCFF_X19_Y11_N23
\aProcessor|RegFile|R[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][4]~regout\);

-- Location: LCFF_X22_Y10_N1
\aProcessor|RegFile|R[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][4]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][4]~regout\);

-- Location: LCCOMB_X19_Y11_N22
\aProcessor|RegFile|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~17_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[14][4]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[14][4]~regout\,
	datad => \aProcessor|RegFile|R[12][4]~regout\,
	combout => \aProcessor|RegFile|Mux27~17_combout\);

-- Location: LCFF_X22_Y8_N13
\aProcessor|RegFile|R[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[15][4]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][4]~regout\);

-- Location: LCCOMB_X22_Y9_N26
\aProcessor|RegFile|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~18_combout\ = (\aProcessor|RegFile|Mux27~17_combout\ & ((\aProcessor|RegFile|R[15][4]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux27~17_combout\ & (((\aProcessor|RegFile|R[13][4]~regout\ & 
-- \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][4]~regout\,
	datab => \aProcessor|RegFile|Mux27~17_combout\,
	datac => \aProcessor|RegFile|R[13][4]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux27~18_combout\);

-- Location: LCCOMB_X19_Y12_N26
\aProcessor|RegFile|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux27~19_combout\ = (\aProcessor|RegFile|Mux27~16_combout\ & (((\aProcessor|RegFile|Mux27~18_combout\) # (!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux27~16_combout\ & (\aProcessor|RegFile|Mux27~11_combout\ & 
-- (\switch~combout\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~16_combout\,
	datab => \aProcessor|RegFile|Mux27~11_combout\,
	datac => \switch~combout\(16),
	datad => \aProcessor|RegFile|Mux27~18_combout\,
	combout => \aProcessor|RegFile|Mux27~19_combout\);

-- Location: LCCOMB_X22_Y14_N24
\aProcessor|displayAll|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~3_combout\ = (\switch~combout\(1) & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux27~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux27~19_combout\,
	datab => \switch~combout\(17),
	datac => \aProcessor|RegFile|Mux27~9_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux27~3_combout\);

-- Location: LCCOMB_X33_Y14_N12
\aProcessor|displayAll|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~4_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|Mux27~3_combout\) # ((\aProcessor|MuxB|ShiftRight0~4_combout\ & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datab => \aProcessor|displayAll|Mux27~3_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux27~4_combout\);

-- Location: LCCOMB_X34_Y11_N16
\aProcessor|displayAll|Mux28~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~56_combout\ = (\aProcessor|IR|Q\(10) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|IR|Q\(10),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~56_combout\);

-- Location: LCCOMB_X33_Y10_N8
\aProcessor|displayAll|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~5_combout\ = (\aProcessor|displayAll|Mux27~4_combout\) # ((!\switch~combout\(2) & (!\switch~combout\(0) & \aProcessor|displayAll|Mux28~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(0),
	datac => \aProcessor|displayAll|Mux27~4_combout\,
	datad => \aProcessor|displayAll|Mux28~56_combout\,
	combout => \aProcessor|displayAll|Mux27~5_combout\);

-- Location: LCCOMB_X28_Y14_N28
\aProcessor|displayAll|Mux28~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~57_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|RB|Q\(4))) # (!\switch~combout\(1) & ((\aProcessor|MuxC|ShiftRight0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(4),
	datab => \switch~combout\(0),
	datac => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~57_combout\);

-- Location: LCCOMB_X28_Y14_N26
\aProcessor|displayAll|Mux28~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~58_combout\ = (\aProcessor|displayAll|Mux28~57_combout\ & ((\aProcessor|RZ|Q\(4)) # ((!\switch~combout\(0))))) # (!\aProcessor|displayAll|Mux28~57_combout\ & (((\aProcessor|RA|Q\(4) & \switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(4),
	datab => \aProcessor|displayAll|Mux28~57_combout\,
	datac => \aProcessor|RA|Q\(4),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~58_combout\);

-- Location: LCFF_X28_Y14_N25
\aProcessor|CCR|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|CSG|DecodeInst|Decoder1~9_combout\,
	ena => \aProcessor|CSG|DecodeInst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(5));

-- Location: LCCOMB_X33_Y17_N18
\aProcessor|displayAll|Mux28~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~59_combout\ = (\switch~combout\(0) & (\switch~combout\(1))) # (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|CCR|Q\(5))) # (!\switch~combout\(1) & ((\aProcessor|RM|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|CCR|Q\(5),
	datad => \aProcessor|RM|Q\(5),
	combout => \aProcessor|displayAll|Mux28~59_combout\);

-- Location: LCCOMB_X33_Y17_N0
\aProcessor|displayAll|Mux28~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~60_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~59_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(5))) # (!\aProcessor|displayAll|Mux28~59_combout\ & ((\aProcessor|RY|Q\(5)))))) # 
-- (!\switch~combout\(0) & (\aProcessor|displayAll|Mux28~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|Mux28~59_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(5),
	datad => \aProcessor|RY|Q\(5),
	combout => \aProcessor|displayAll|Mux28~60_combout\);

-- Location: LCCOMB_X33_Y17_N10
\aProcessor|displayAll|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~0_combout\ = (!\switch~combout\(4) & (\switch~combout\(3) & (!\switch~combout\(2) & \aProcessor|displayAll|Mux28~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \switch~combout\(3),
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~60_combout\,
	combout => \aProcessor|displayAll|Mux26~0_combout\);

-- Location: LCCOMB_X32_Y15_N14
\aProcessor|displayAll|Mux28~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~61_combout\ = (\switch~combout\(1) & (\aProcessor|IR|Q\(11) & !\switch~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datac => \aProcessor|IR|Q\(11),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~61_combout\);

-- Location: LCFF_X16_Y15_N29
\aProcessor|RegFile|R[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][5]~regout\);

-- Location: LCFF_X17_Y15_N11
\aProcessor|RegFile|R[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][5]~regout\);

-- Location: LCFF_X18_Y15_N3
\aProcessor|RegFile|R[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][5]~regout\);

-- Location: LCCOMB_X17_Y15_N10
\aProcessor|RegFile|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~2_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[22][5]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[18][5]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[18][5]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][5]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux26~2_combout\);

-- Location: LCFF_X17_Y15_N1
\aProcessor|RegFile|R[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][5]~regout\);

-- Location: LCCOMB_X16_Y15_N28
\aProcessor|RegFile|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~3_combout\ = (\aProcessor|RegFile|Mux26~2_combout\ & ((\aProcessor|RegFile|R[30][5]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux26~2_combout\ & (((\aProcessor|RegFile|R[26][5]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux26~2_combout\,
	datab => \aProcessor|RegFile|R[30][5]~regout\,
	datac => \aProcessor|RegFile|R[26][5]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux26~3_combout\);

-- Location: LCFF_X19_Y17_N5
\aProcessor|RegFile|R[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][5]~regout\);

-- Location: LCFF_X17_Y16_N1
\aProcessor|RegFile|R[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][5]~regout\);

-- Location: LCFF_X17_Y16_N27
\aProcessor|RegFile|R[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][5]~regout\);

-- Location: LCCOMB_X17_Y16_N0
\aProcessor|RegFile|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~4_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[20][5]~regout\))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[16][5]~regout\,
	datac => \aProcessor|RegFile|R[20][5]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux26~4_combout\);

-- Location: LCFF_X23_Y14_N15
\aProcessor|RegFile|R[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[28][5]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][5]~regout\);

-- Location: LCCOMB_X19_Y17_N4
\aProcessor|RegFile|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~5_combout\ = (\aProcessor|RegFile|Mux26~4_combout\ & (((\aProcessor|RegFile|R[28][5]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|RegFile|Mux26~4_combout\ & (\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[24][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux26~4_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[24][5]~regout\,
	datad => \aProcessor|RegFile|R[28][5]~regout\,
	combout => \aProcessor|RegFile|Mux26~5_combout\);

-- Location: LCCOMB_X16_Y14_N12
\aProcessor|RegFile|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~6_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & ((\aProcessor|RegFile|Mux26~3_combout\))) # (!\switch~combout\(14) & (\aProcessor|RegFile|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|Mux26~5_combout\,
	datac => \aProcessor|RegFile|Mux26~3_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux26~6_combout\);

-- Location: LCFF_X20_Y13_N25
\aProcessor|RegFile|R[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][5]~regout\);

-- Location: LCFF_X21_Y11_N11
\aProcessor|RegFile|R[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][5]~regout\);

-- Location: LCFF_X24_Y9_N23
\aProcessor|RegFile|R[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[4][5]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][5]~regout\);

-- Location: LCFF_X17_Y11_N9
\aProcessor|RegFile|R[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][5]~regout\);

-- Location: LCFF_X18_Y10_N13
\aProcessor|RegFile|R[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][5]~regout\);

-- Location: LCFF_X15_Y10_N13
\aProcessor|RegFile|R[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][5]~regout\);

-- Location: LCFF_X15_Y10_N11
\aProcessor|RegFile|R[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][5]~regout\);

-- Location: LCCOMB_X15_Y10_N12
\aProcessor|RegFile|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~12_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[10][5]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][5]~regout\,
	datad => \aProcessor|RegFile|R[8][5]~regout\,
	combout => \aProcessor|RegFile|Mux26~12_combout\);

-- Location: LCFF_X17_Y8_N17
\aProcessor|RegFile|R[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[11][5]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][5]~regout\);

-- Location: LCCOMB_X18_Y10_N12
\aProcessor|RegFile|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~13_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux26~12_combout\ & (\aProcessor|RegFile|R[11][5]~regout\)) # (!\aProcessor|RegFile|Mux26~12_combout\ & ((\aProcessor|RegFile|R[9][5]~regout\))))) # 
-- (!\switch~combout\(13) & (((\aProcessor|RegFile|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[11][5]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[9][5]~regout\,
	datad => \aProcessor|RegFile|Mux26~12_combout\,
	combout => \aProcessor|RegFile|Mux26~13_combout\);

-- Location: LCFF_X17_Y10_N5
\aProcessor|RegFile|R[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][5]~regout\);

-- Location: LCFF_X17_Y10_N15
\aProcessor|RegFile|R[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][5]~regout\);

-- Location: LCCOMB_X17_Y10_N4
\aProcessor|RegFile|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~14_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & ((\aProcessor|RegFile|R[2][5]~regout\))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[0][5]~regout\,
	datac => \aProcessor|RegFile|R[2][5]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux26~14_combout\);

-- Location: LCFF_X18_Y9_N11
\aProcessor|RegFile|R[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][5]~regout\);

-- Location: LCFF_X22_Y9_N5
\aProcessor|RegFile|R[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][5]~regout\);

-- Location: LCFF_X22_Y10_N11
\aProcessor|RegFile|R[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][5]~regout\);

-- Location: LCCOMB_X22_Y9_N4
\aProcessor|RegFile|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~17_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[13][5]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][5]~regout\,
	datad => \aProcessor|RegFile|R[12][5]~regout\,
	combout => \aProcessor|RegFile|Mux26~17_combout\);

-- Location: LCFF_X21_Y8_N5
\aProcessor|RegFile|R[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][5]~regout\);

-- Location: LCCOMB_X18_Y9_N10
\aProcessor|RegFile|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~18_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux26~17_combout\ & (\aProcessor|RegFile|R[15][5]~regout\)) # (!\aProcessor|RegFile|Mux26~17_combout\ & ((\aProcessor|RegFile|R[14][5]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][5]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[14][5]~regout\,
	datad => \aProcessor|RegFile|Mux26~17_combout\,
	combout => \aProcessor|RegFile|Mux26~18_combout\);

-- Location: LCFF_X17_Y15_N27
\aProcessor|RegFile|R[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][6]~regout\);

-- Location: LCFF_X16_Y15_N15
\aProcessor|RegFile|R[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][6]~regout\);

-- Location: LCFF_X18_Y15_N5
\aProcessor|RegFile|R[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][6]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][6]~regout\);

-- Location: LCCOMB_X16_Y15_N14
\aProcessor|RegFile|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~0_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[26][6]~regout\))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[18][6]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[26][6]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux25~0_combout\);

-- Location: LCFF_X17_Y15_N13
\aProcessor|RegFile|R[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][6]~regout\);

-- Location: LCCOMB_X17_Y15_N26
\aProcessor|RegFile|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~1_combout\ = (\aProcessor|RegFile|Mux25~0_combout\ & (((\aProcessor|RegFile|R[30][6]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux25~0_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[22][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux25~0_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][6]~regout\,
	datad => \aProcessor|RegFile|R[30][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~1_combout\);

-- Location: LCFF_X21_Y16_N9
\aProcessor|RegFile|R[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][6]~regout\);

-- Location: LCFF_X21_Y13_N9
\aProcessor|RegFile|R[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][6]~regout\);

-- Location: LCFF_X17_Y13_N15
\aProcessor|RegFile|R[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[17][6]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][6]~regout\);

-- Location: LCCOMB_X21_Y13_N8
\aProcessor|RegFile|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~2_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[21][6]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[21][6]~regout\,
	datad => \aProcessor|RegFile|R[17][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~2_combout\);

-- Location: LCFF_X20_Y11_N15
\aProcessor|RegFile|R[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[29][6]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][6]~regout\);

-- Location: LCCOMB_X21_Y16_N8
\aProcessor|RegFile|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~3_combout\ = (\aProcessor|RegFile|Mux25~2_combout\ & ((\aProcessor|RegFile|R[29][6]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux25~2_combout\ & (((\aProcessor|RegFile|R[25][6]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[29][6]~regout\,
	datab => \aProcessor|RegFile|Mux25~2_combout\,
	datac => \aProcessor|RegFile|R[25][6]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux25~3_combout\);

-- Location: LCFF_X21_Y15_N19
\aProcessor|RegFile|R[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][6]~regout\);

-- Location: LCFF_X21_Y16_N7
\aProcessor|RegFile|R[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][6]~regout\);

-- Location: LCFF_X18_Y16_N13
\aProcessor|RegFile|R[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[16][6]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][6]~regout\);

-- Location: LCCOMB_X21_Y16_N6
\aProcessor|RegFile|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~4_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[24][6]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[24][6]~regout\,
	datad => \aProcessor|RegFile|R[16][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~4_combout\);

-- Location: LCFF_X23_Y12_N21
\aProcessor|RegFile|R[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][6]~regout\);

-- Location: LCCOMB_X21_Y15_N18
\aProcessor|RegFile|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~5_combout\ = (\aProcessor|RegFile|Mux25~4_combout\ & (((\aProcessor|RegFile|R[28][6]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux25~4_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[20][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux25~4_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][6]~regout\,
	datad => \aProcessor|RegFile|R[28][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~5_combout\);

-- Location: LCCOMB_X21_Y16_N16
\aProcessor|RegFile|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~6_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux25~3_combout\) # ((\switch~combout\(14))))) # (!\switch~combout\(13) & (((\aProcessor|RegFile|Mux25~5_combout\ & !\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|Mux25~3_combout\,
	datac => \aProcessor|RegFile|Mux25~5_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux25~6_combout\);

-- Location: LCFF_X22_Y13_N3
\aProcessor|RegFile|R[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][6]~regout\);

-- Location: LCFF_X21_Y13_N31
\aProcessor|RegFile|R[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][6]~regout\);

-- Location: LCFF_X20_Y13_N27
\aProcessor|RegFile|R[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[19][6]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][6]~regout\);

-- Location: LCCOMB_X21_Y13_N30
\aProcessor|RegFile|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~7_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[23][6]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[19][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][6]~regout\,
	datad => \aProcessor|RegFile|R[19][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~7_combout\);

-- Location: LCFF_X22_Y13_N1
\aProcessor|RegFile|R[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][6]~regout\);

-- Location: LCCOMB_X22_Y13_N2
\aProcessor|RegFile|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~8_combout\ = (\aProcessor|RegFile|Mux25~7_combout\ & (((\aProcessor|RegFile|R[31][6]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|RegFile|Mux25~7_combout\ & (\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[27][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux25~7_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][6]~regout\,
	datad => \aProcessor|RegFile|R[31][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~8_combout\);

-- Location: LCCOMB_X19_Y15_N24
\aProcessor|RegFile|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~9_combout\ = (\aProcessor|RegFile|Mux25~6_combout\ & (((\aProcessor|RegFile|Mux25~8_combout\) # (!\switch~combout\(14))))) # (!\aProcessor|RegFile|Mux25~6_combout\ & (\aProcessor|RegFile|Mux25~1_combout\ & 
-- (\switch~combout\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux25~6_combout\,
	datab => \aProcessor|RegFile|Mux25~1_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|RegFile|Mux25~8_combout\,
	combout => \aProcessor|RegFile|Mux25~9_combout\);

-- Location: LCFF_X15_Y12_N17
\aProcessor|RegFile|R[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][6]~regout\);

-- Location: LCFF_X17_Y12_N25
\aProcessor|RegFile|R[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][6]~regout\);

-- Location: LCFF_X23_Y12_N3
\aProcessor|RegFile|R[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][6]~regout\);

-- Location: LCCOMB_X17_Y12_N24
\aProcessor|RegFile|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~10_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[9][6]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[8][6]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[8][6]~regout\,
	datac => \aProcessor|RegFile|R[9][6]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux25~10_combout\);

-- Location: LCFF_X16_Y8_N13
\aProcessor|RegFile|R[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[11][6]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][6]~regout\);

-- Location: LCCOMB_X15_Y12_N16
\aProcessor|RegFile|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~11_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux25~10_combout\ & (\aProcessor|RegFile|R[11][6]~regout\)) # (!\aProcessor|RegFile|Mux25~10_combout\ & ((\aProcessor|RegFile|R[10][6]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[11][6]~regout\,
	datac => \aProcessor|RegFile|R[10][6]~regout\,
	datad => \aProcessor|RegFile|Mux25~10_combout\,
	combout => \aProcessor|RegFile|Mux25~11_combout\);

-- Location: LCFF_X19_Y10_N15
\aProcessor|RegFile|R[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][6]~regout\);

-- Location: LCFF_X19_Y11_N17
\aProcessor|RegFile|R[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][6]~regout\);

-- Location: LCFF_X23_Y11_N25
\aProcessor|RegFile|R[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][6]~regout\);

-- Location: LCCOMB_X19_Y11_N16
\aProcessor|RegFile|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~12_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & ((\aProcessor|RegFile|R[6][6]~regout\))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[4][6]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[6][6]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux25~12_combout\);

-- Location: LCFF_X21_Y12_N9
\aProcessor|RegFile|R[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][6]~regout\);

-- Location: LCCOMB_X19_Y10_N14
\aProcessor|RegFile|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~13_combout\ = (\aProcessor|RegFile|Mux25~12_combout\ & (((\aProcessor|RegFile|R[7][6]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux25~12_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[5][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux25~12_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[5][6]~regout\,
	datad => \aProcessor|RegFile|R[7][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~13_combout\);

-- Location: LCFF_X20_Y10_N23
\aProcessor|RegFile|R[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][6]~regout\);

-- Location: LCFF_X16_Y14_N19
\aProcessor|RegFile|R[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][6]~regout\);

-- Location: LCFF_X16_Y14_N21
\aProcessor|RegFile|R[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][6]~regout\);

-- Location: LCCOMB_X16_Y14_N18
\aProcessor|RegFile|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~14_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[1][6]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[0][6]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[0][6]~regout\,
	datac => \aProcessor|RegFile|R[1][6]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux25~14_combout\);

-- Location: LCFF_X20_Y10_N29
\aProcessor|RegFile|R[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][6]~regout\);

-- Location: LCCOMB_X20_Y10_N22
\aProcessor|RegFile|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~15_combout\ = (\aProcessor|RegFile|Mux25~14_combout\ & (((\aProcessor|RegFile|R[3][6]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|RegFile|Mux25~14_combout\ & (\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux25~14_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][6]~regout\,
	datad => \aProcessor|RegFile|R[3][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~15_combout\);

-- Location: LCCOMB_X16_Y11_N12
\aProcessor|RegFile|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~16_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux25~13_combout\) # ((\switch~combout\(16))))) # (!\switch~combout\(15) & (((!\switch~combout\(16) & \aProcessor|RegFile|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux25~13_combout\,
	datac => \switch~combout\(16),
	datad => \aProcessor|RegFile|Mux25~15_combout\,
	combout => \aProcessor|RegFile|Mux25~16_combout\);

-- Location: LCFF_X22_Y8_N15
\aProcessor|RegFile|R[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][6]~regout\);

-- Location: LCFF_X19_Y11_N11
\aProcessor|RegFile|R[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][6]~regout\);

-- Location: LCFF_X22_Y10_N5
\aProcessor|RegFile|R[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][6]~regout\);

-- Location: LCCOMB_X19_Y11_N10
\aProcessor|RegFile|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~17_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[14][6]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[14][6]~regout\,
	datad => \aProcessor|RegFile|R[12][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~17_combout\);

-- Location: LCFF_X22_Y8_N29
\aProcessor|RegFile|R[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][6]~regout\);

-- Location: LCCOMB_X22_Y8_N14
\aProcessor|RegFile|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~18_combout\ = (\aProcessor|RegFile|Mux25~17_combout\ & (((\aProcessor|RegFile|R[15][6]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux25~17_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[13][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux25~17_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][6]~regout\,
	datad => \aProcessor|RegFile|R[15][6]~regout\,
	combout => \aProcessor|RegFile|Mux25~18_combout\);

-- Location: LCCOMB_X16_Y11_N26
\aProcessor|RegFile|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux25~19_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux25~16_combout\ & (\aProcessor|RegFile|Mux25~18_combout\)) # (!\aProcessor|RegFile|Mux25~16_combout\ & ((\aProcessor|RegFile|Mux25~11_combout\))))) # 
-- (!\switch~combout\(16) & (((\aProcessor|RegFile|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux25~18_combout\,
	datac => \aProcessor|RegFile|Mux25~11_combout\,
	datad => \aProcessor|RegFile|Mux25~16_combout\,
	combout => \aProcessor|RegFile|Mux25~19_combout\);

-- Location: LCCOMB_X16_Y15_N24
\aProcessor|displayAll|Mux28~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~70_combout\ = (\aProcessor|displayAll|Mux28~14_combout\ & ((\switch~combout\(17) & (\aProcessor|RegFile|Mux25~9_combout\)) # (!\switch~combout\(17) & ((\aProcessor|RegFile|Mux25~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux25~9_combout\,
	datab => \aProcessor|RegFile|Mux25~19_combout\,
	datac => \switch~combout\(17),
	datad => \aProcessor|displayAll|Mux28~14_combout\,
	combout => \aProcessor|displayAll|Mux28~70_combout\);

-- Location: LCCOMB_X29_Y14_N14
\aProcessor|displayAll|Mux28~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~71_combout\ = (\aProcessor|displayAll|Mux28~70_combout\) # ((\switch~combout\(0) & (\aProcessor|MuxB|ShiftRight0~6_combout\ & !\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|Mux28~70_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~71_combout\);

-- Location: LCFF_X16_Y16_N7
\aProcessor|RegFile|R[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][7]~regout\);

-- Location: LCFF_X21_Y16_N11
\aProcessor|RegFile|R[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][7]~regout\);

-- Location: LCFF_X21_Y16_N1
\aProcessor|RegFile|R[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][7]~regout\);

-- Location: LCCOMB_X21_Y16_N10
\aProcessor|displayAll|HexDisplay32Bits[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~2_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][7]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][7]~regout\,
	datad => \aProcessor|RegFile|R[24][7]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~2_combout\);

-- Location: LCFF_X20_Y13_N9
\aProcessor|RegFile|R[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][7]~regout\);

-- Location: LCCOMB_X16_Y16_N6
\aProcessor|displayAll|HexDisplay32Bits[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~3_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[7]~2_combout\ & (\aProcessor|RegFile|R[27][7]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~2_combout\ & 
-- ((\aProcessor|RegFile|R[26][7]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[27][7]~regout\,
	datac => \aProcessor|RegFile|R[26][7]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~2_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~3_combout\);

-- Location: LCFF_X20_Y14_N19
\aProcessor|RegFile|R[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][7]~regout\);

-- Location: LCFF_X21_Y9_N17
\aProcessor|RegFile|R[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][7]~regout\);

-- Location: LCFF_X21_Y9_N23
\aProcessor|RegFile|R[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][7]~regout\);

-- Location: LCCOMB_X21_Y9_N16
\aProcessor|displayAll|HexDisplay32Bits[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[22][7]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[20][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[22][7]~regout\,
	datad => \aProcessor|RegFile|R[20][7]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\);

-- Location: LCFF_X20_Y14_N9
\aProcessor|RegFile|R[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][7]~regout\);

-- Location: LCCOMB_X20_Y14_N18
\aProcessor|displayAll|HexDisplay32Bits[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~5_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\ & ((\aProcessor|RegFile|R[23][7]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\ & 
-- (((\aProcessor|RegFile|R[21][7]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\,
	datab => \aProcessor|RegFile|R[23][7]~regout\,
	datac => \aProcessor|RegFile|R[21][7]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~5_combout\);

-- Location: LCFF_X18_Y14_N21
\aProcessor|RegFile|R[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][7]~regout\);

-- Location: LCFF_X17_Y14_N17
\aProcessor|RegFile|R[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][7]~regout\);

-- Location: LCFF_X17_Y14_N11
\aProcessor|RegFile|R[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][7]~regout\);

-- Location: LCCOMB_X17_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~6_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[17][7]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[16][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][7]~regout\,
	datad => \aProcessor|RegFile|R[16][7]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~6_combout\);

-- Location: LCFF_X19_Y14_N29
\aProcessor|RegFile|R[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][7]~regout\);

-- Location: LCCOMB_X18_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[7]~6_combout\ & ((\aProcessor|RegFile|R[19][7]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~6_combout\ & 
-- (\aProcessor|RegFile|R[18][7]~regout\)))) # (!\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[7]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~6_combout\,
	datac => \aProcessor|RegFile|R[18][7]~regout\,
	datad => \aProcessor|RegFile|R[19][7]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\);

-- Location: LCCOMB_X20_Y10_N10
\aProcessor|displayAll|HexDisplay32Bits[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[7]~5_combout\) # ((\switch~combout\(16))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\ & 
-- !\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[7]~5_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\,
	datac => \switch~combout\(15),
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\);

-- Location: LCFF_X21_Y10_N19
\aProcessor|RegFile|R[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][7]~regout\);

-- Location: LCFF_X24_Y10_N13
\aProcessor|RegFile|R[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][7]~regout\);

-- Location: LCFF_X24_Y10_N7
\aProcessor|RegFile|R[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][7]~regout\);

-- Location: LCCOMB_X24_Y10_N12
\aProcessor|displayAll|HexDisplay32Bits[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~9_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[30][7]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[28][7]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[28][7]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[30][7]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~9_combout\);

-- Location: LCFF_X21_Y10_N1
\aProcessor|RegFile|R[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][7]~regout\);

-- Location: LCCOMB_X21_Y10_N18
\aProcessor|displayAll|HexDisplay32Bits[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~10_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[7]~9_combout\ & (\aProcessor|RegFile|R[31][7]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~9_combout\ & 
-- ((\aProcessor|RegFile|R[29][7]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[31][7]~regout\,
	datac => \aProcessor|RegFile|R[29][7]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~9_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~10_combout\);

-- Location: LCCOMB_X20_Y10_N12
\aProcessor|displayAll|HexDisplay32Bits[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~10_combout\) # ((!\switch~combout\(16))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[7]~3_combout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~3_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\);

-- Location: LCFF_X17_Y8_N31
\aProcessor|RegFile|R[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][7]~regout\);

-- Location: LCFF_X18_Y8_N31
\aProcessor|RegFile|R[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][7]~regout\);

-- Location: LCFF_X19_Y8_N31
\aProcessor|RegFile|R[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][7]~regout\);

-- Location: LCCOMB_X18_Y8_N30
\aProcessor|displayAll|HexDisplay32Bits[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~19_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[7][7]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[3][7]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[3][7]~regout\,
	datac => \aProcessor|RegFile|R[7][7]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~19_combout\);

-- Location: LCFF_X17_Y8_N21
\aProcessor|RegFile|R[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][7]~regout\);

-- Location: LCCOMB_X17_Y8_N30
\aProcessor|displayAll|HexDisplay32Bits[7]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~20_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~19_combout\ & ((\aProcessor|RegFile|R[15][7]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~19_combout\ & 
-- (((\aProcessor|RegFile|R[11][7]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][7]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~19_combout\,
	datac => \aProcessor|RegFile|R[11][7]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~20_combout\);

-- Location: LCCOMB_X33_Y14_N18
\aProcessor|displayAll|Mux28~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~72_combout\ = (\aProcessor|IR|Q\(7) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(7),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~72_combout\);

-- Location: LCCOMB_X33_Y14_N24
\aProcessor|displayAll|HexDisplay32Bits[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~32_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|RB|Q\(7) & (\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (((\aProcessor|displayAll|Mux28~72_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(7),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	datad => \aProcessor|displayAll|Mux28~72_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~32_combout\);

-- Location: LCCOMB_X33_Y14_N14
\aProcessor|displayAll|HexDisplay32Bits[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~33_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~32_combout\ & (\aProcessor|RA|Q\(7))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~32_combout\ & ((\aProcessor|RZ|Q\(7)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[7]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~32_combout\,
	datad => \aProcessor|RZ|Q\(7),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~33_combout\);

-- Location: LCCOMB_X33_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[7]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~36_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(7))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~33_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datab => \aProcessor|RM|Q\(7),
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~33_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~36_combout\);

-- Location: LCFF_X20_Y11_N17
\aProcessor|RegFile|R[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][8]~regout\);

-- Location: LCFF_X17_Y11_N15
\aProcessor|RegFile|R[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][8]~regout\);

-- Location: LCFF_X17_Y13_N13
\aProcessor|RegFile|R[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[17][8]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][8]~regout\);

-- Location: LCCOMB_X17_Y11_N14
\aProcessor|RegFile|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~0_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[25][8]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[17][8]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[17][8]~regout\,
	datac => \aProcessor|RegFile|R[25][8]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux23~0_combout\);

-- Location: LCFF_X20_Y11_N27
\aProcessor|RegFile|R[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][8]~regout\);

-- Location: LCCOMB_X20_Y11_N16
\aProcessor|RegFile|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~1_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux23~0_combout\ & ((\aProcessor|RegFile|R[29][8]~regout\))) # (!\aProcessor|RegFile|Mux23~0_combout\ & (\aProcessor|RegFile|R[21][8]~regout\)))) # (!\switch~combout\(15) 
-- & (\aProcessor|RegFile|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux23~0_combout\,
	datac => \aProcessor|RegFile|R[21][8]~regout\,
	datad => \aProcessor|RegFile|R[29][8]~regout\,
	combout => \aProcessor|RegFile|Mux23~1_combout\);

-- Location: LCFF_X17_Y15_N7
\aProcessor|RegFile|R[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][8]~regout\);

-- Location: LCFF_X18_Y15_N27
\aProcessor|RegFile|R[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][8]~regout\);

-- Location: LCCOMB_X17_Y15_N6
\aProcessor|RegFile|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~2_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[22][8]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[18][8]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[18][8]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][8]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux23~2_combout\);

-- Location: LCFF_X17_Y16_N5
\aProcessor|RegFile|R[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][8]~regout\);

-- Location: LCFF_X17_Y16_N23
\aProcessor|RegFile|R[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][8]~regout\);

-- Location: LCCOMB_X17_Y16_N4
\aProcessor|RegFile|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~4_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[20][8]~regout\))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[16][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[16][8]~regout\,
	datac => \aProcessor|RegFile|R[20][8]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux23~4_combout\);

-- Location: LCFF_X20_Y13_N11
\aProcessor|RegFile|R[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][8]~regout\);

-- Location: LCFF_X20_Y13_N5
\aProcessor|RegFile|R[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][8]~regout\);

-- Location: LCCOMB_X20_Y13_N10
\aProcessor|RegFile|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~7_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[27][8]~regout\))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[19][8]~regout\,
	datac => \aProcessor|RegFile|R[27][8]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux23~7_combout\);

-- Location: LCFF_X24_Y12_N3
\aProcessor|RegFile|R[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[4][8]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][8]~regout\);

-- Location: LCFF_X17_Y11_N29
\aProcessor|RegFile|R[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[7][8]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][8]~regout\);

-- Location: LCFF_X17_Y8_N3
\aProcessor|RegFile|R[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[11][8]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][8]~regout\);

-- Location: LCFF_X17_Y10_N7
\aProcessor|RegFile|R[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][8]~regout\);

-- Location: LCFF_X17_Y10_N1
\aProcessor|RegFile|R[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][8]~regout\);

-- Location: LCCOMB_X17_Y10_N6
\aProcessor|RegFile|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~14_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[2][8]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[0][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][8]~regout\,
	datad => \aProcessor|RegFile|R[0][8]~regout\,
	combout => \aProcessor|RegFile|Mux23~14_combout\);

-- Location: LCFF_X18_Y10_N7
\aProcessor|RegFile|R[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][8]~regout\);

-- Location: LCFF_X22_Y10_N15
\aProcessor|RegFile|R[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][8]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][8]~regout\);

-- Location: LCCOMB_X18_Y10_N6
\aProcessor|RegFile|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~17_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|R[13][8]~regout\))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[12][8]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[13][8]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux23~17_combout\);

-- Location: LCCOMB_X33_Y10_N4
\aProcessor|displayAll|Mux28~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~74_combout\ = (\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|RZ|Q\(8))) # (!\switch~combout\(1) & ((\aProcessor|RA|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(8),
	datab => \switch~combout\(0),
	datac => \aProcessor|RA|Q\(8),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~74_combout\);

-- Location: LCCOMB_X33_Y10_N30
\aProcessor|displayAll|Mux28~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~75_combout\ = (\switch~combout\(1) & (((\aProcessor|IR|Q\(8) & !\switch~combout\(0))))) # (!\switch~combout\(1) & (\aProcessor|InstAddGen|PC\(8) & ((\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|InstAddGen|PC\(8),
	datac => \aProcessor|IR|Q\(8),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~75_combout\);

-- Location: LCCOMB_X33_Y10_N20
\aProcessor|displayAll|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux23~4_combout\ = (\switch~combout\(2) & (((\switch~combout\(3)) # (\aProcessor|displayAll|Mux28~100_combout\)))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux28~75_combout\ & (!\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux28~75_combout\,
	datac => \switch~combout\(3),
	datad => \aProcessor|displayAll|Mux28~100_combout\,
	combout => \aProcessor|displayAll|Mux23~4_combout\);

-- Location: LCFF_X20_Y15_N27
\aProcessor|RegFile|R[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][9]~regout\);

-- Location: LCFF_X19_Y15_N15
\aProcessor|RegFile|R[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][9]~regout\);

-- Location: LCFF_X19_Y15_N13
\aProcessor|RegFile|R[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][9]~regout\);

-- Location: LCCOMB_X19_Y15_N14
\aProcessor|displayAll|HexDisplay32Bits[9]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[21][9]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[20][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][9]~regout\,
	datad => \aProcessor|RegFile|R[20][9]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\);

-- Location: LCFF_X20_Y15_N29
\aProcessor|RegFile|R[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][9]~regout\);

-- Location: LCCOMB_X20_Y15_N26
\aProcessor|displayAll|HexDisplay32Bits[9]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~42_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ & ((\aProcessor|RegFile|R[23][9]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ & 
-- (((\aProcessor|RegFile|R[22][9]~regout\ & \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\,
	datab => \aProcessor|RegFile|R[23][9]~regout\,
	datac => \aProcessor|RegFile|R[22][9]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~42_combout\);

-- Location: LCFF_X19_Y16_N7
\aProcessor|RegFile|R[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][9]~regout\);

-- Location: LCFF_X20_Y16_N5
\aProcessor|RegFile|R[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][9]~regout\);

-- Location: LCFF_X20_Y16_N3
\aProcessor|RegFile|R[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][9]~regout\);

-- Location: LCCOMB_X20_Y16_N4
\aProcessor|displayAll|HexDisplay32Bits[9]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~43_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[26][9]~regout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|RegFile|R[24][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][9]~regout\,
	datad => \aProcessor|RegFile|R[24][9]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~43_combout\);

-- Location: LCFF_X19_Y16_N5
\aProcessor|RegFile|R[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][9]~regout\);

-- Location: LCCOMB_X19_Y16_N6
\aProcessor|displayAll|HexDisplay32Bits[9]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~44_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[9]~43_combout\ & (\aProcessor|RegFile|R[27][9]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~43_combout\ & 
-- ((\aProcessor|RegFile|R[25][9]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[9]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[27][9]~regout\,
	datac => \aProcessor|RegFile|R[25][9]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~43_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~44_combout\);

-- Location: LCFF_X17_Y13_N11
\aProcessor|RegFile|R[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][9]~regout\);

-- Location: LCFF_X19_Y13_N9
\aProcessor|RegFile|R[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][9]~regout\);

-- Location: LCFF_X19_Y13_N23
\aProcessor|RegFile|R[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][9]~regout\);

-- Location: LCCOMB_X19_Y13_N8
\aProcessor|displayAll|HexDisplay32Bits[9]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~45_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[18][9]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[16][9]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[16][9]~regout\,
	datac => \aProcessor|RegFile|R[18][9]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~45_combout\);

-- Location: LCFF_X17_Y13_N25
\aProcessor|RegFile|R[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][9]~regout\);

-- Location: LCCOMB_X17_Y13_N10
\aProcessor|displayAll|HexDisplay32Bits[9]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~46_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[9]~45_combout\ & (\aProcessor|RegFile|R[19][9]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~45_combout\ & 
-- ((\aProcessor|RegFile|R[17][9]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[9]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][9]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][9]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~45_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~46_combout\);

-- Location: LCCOMB_X16_Y15_N26
\aProcessor|displayAll|HexDisplay32Bits[9]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~47_combout\ = (\switch~combout\(16) & (((\switch~combout\(15)) # (\aProcessor|displayAll|HexDisplay32Bits[9]~44_combout\)))) # (!\switch~combout\(16) & (\aProcessor|displayAll|HexDisplay32Bits[9]~46_combout\ & 
-- (!\switch~combout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~46_combout\,
	datab => \switch~combout\(16),
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~44_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~47_combout\);

-- Location: LCFF_X22_Y15_N11
\aProcessor|RegFile|R[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][9]~regout\);

-- Location: LCFF_X23_Y14_N27
\aProcessor|RegFile|R[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][9]~regout\);

-- Location: LCFF_X23_Y14_N25
\aProcessor|RegFile|R[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][9]~regout\);

-- Location: LCCOMB_X23_Y14_N26
\aProcessor|displayAll|HexDisplay32Bits[9]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~48_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[29][9]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[28][9]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[28][9]~regout\,
	datac => \aProcessor|RegFile|R[29][9]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~48_combout\);

-- Location: LCFF_X22_Y15_N9
\aProcessor|RegFile|R[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][9]~regout\);

-- Location: LCCOMB_X22_Y15_N10
\aProcessor|displayAll|HexDisplay32Bits[9]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~49_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[9]~48_combout\ & (\aProcessor|RegFile|R[31][9]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~48_combout\ & 
-- ((\aProcessor|RegFile|R[30][9]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[9]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[31][9]~regout\,
	datac => \aProcessor|RegFile|R[30][9]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~48_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~49_combout\);

-- Location: LCCOMB_X20_Y15_N6
\aProcessor|displayAll|HexDisplay32Bits[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~50_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[9]~47_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[9]~49_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~47_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~42_combout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[9]~49_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~47_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~42_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~50_combout\);

-- Location: LCFF_X15_Y12_N11
\aProcessor|RegFile|R[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][9]~regout\);

-- Location: LCFF_X16_Y11_N17
\aProcessor|RegFile|R[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][9]~regout\);

-- Location: LCFF_X15_Y11_N17
\aProcessor|RegFile|R[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[2][9]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][9]~regout\);

-- Location: LCCOMB_X16_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[9]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~53_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[6][9]~regout\)) # (!\switch~combout\(15) & 
-- ((\aProcessor|RegFile|R[2][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[6][9]~regout\,
	datad => \aProcessor|RegFile|R[2][9]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~53_combout\);

-- Location: LCFF_X15_Y12_N1
\aProcessor|RegFile|R[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][9]~regout\);

-- Location: LCCOMB_X15_Y12_N10
\aProcessor|displayAll|HexDisplay32Bits[9]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~54_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~53_combout\ & ((\aProcessor|RegFile|R[14][9]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~53_combout\ & 
-- (((\aProcessor|RegFile|R[10][9]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~53_combout\,
	datab => \aProcessor|RegFile|R[14][9]~regout\,
	datac => \aProcessor|RegFile|R[10][9]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~54_combout\);

-- Location: LCFF_X23_Y10_N19
\aProcessor|RegFile|R[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][9]~regout\);

-- Location: LCFF_X23_Y8_N31
\aProcessor|RegFile|R[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][9]~regout\);

-- Location: LCFF_X16_Y8_N3
\aProcessor|RegFile|R[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][9]~regout\);

-- Location: LCFF_X16_Y10_N23
\aProcessor|RegFile|R[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][9]~regout\);

-- Location: LCCOMB_X16_Y8_N2
\aProcessor|displayAll|HexDisplay32Bits[9]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~58_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[11][9]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[3][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][9]~regout\,
	datad => \aProcessor|RegFile|R[3][9]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~58_combout\);

-- Location: LCFF_X22_Y8_N9
\aProcessor|RegFile|R[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[15][9]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][9]~regout\);

-- Location: LCCOMB_X23_Y8_N30
\aProcessor|displayAll|HexDisplay32Bits[9]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~59_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~58_combout\ & ((\aProcessor|RegFile|R[15][9]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~58_combout\ & 
-- (((\aProcessor|RegFile|R[7][9]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][9]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[9]~58_combout\,
	datac => \aProcessor|RegFile|R[7][9]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~59_combout\);

-- Location: LCCOMB_X27_Y12_N18
\aProcessor|displayAll|HexDisplay32Bits[9]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~61_combout\ = (\aProcessor|IR|Q\(15) & (!\switch~combout\(0) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(15),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~61_combout\);

-- Location: LCCOMB_X27_Y12_N12
\aProcessor|displayAll|Mux28~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~77_combout\ = (\aProcessor|IR|Q\(9) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|IR|Q\(9),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~77_combout\);

-- Location: LCCOMB_X34_Y12_N26
\aProcessor|displayAll|HexDisplay32Bits[9]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~65_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & ((\aProcessor|RB|Q\(9)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|displayAll|Mux28~77_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~77_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	datac => \aProcessor|RB|Q\(9),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~65_combout\);

-- Location: LCCOMB_X34_Y14_N10
\aProcessor|displayAll|HexDisplay32Bits[9]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~66_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~65_combout\ & ((\aProcessor|RA|Q\(9)) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~65_combout\ & (((\aProcessor|RZ|Q\(9) & \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|displayAll|HexDisplay32Bits[9]~65_combout\,
	datac => \aProcessor|RZ|Q\(9),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~66_combout\);

-- Location: LCCOMB_X33_Y14_N2
\aProcessor|displayAll|HexDisplay32Bits[9]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~67_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|RM|Q\(9)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[9]~66_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~66_combout\,
	datad => \aProcessor|RM|Q\(9),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~67_combout\);

-- Location: LCFF_X19_Y16_N15
\aProcessor|RegFile|R[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][10]~regout\);

-- Location: LCFF_X22_Y16_N23
\aProcessor|RegFile|R[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][10]~regout\);

-- Location: LCCOMB_X19_Y16_N14
\aProcessor|displayAll|HexDisplay32Bits[10]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~71_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][10]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][10]~regout\,
	datad => \aProcessor|RegFile|R[24][10]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~71_combout\);

-- Location: LCFF_X20_Y14_N27
\aProcessor|RegFile|R[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][10]~regout\);

-- Location: LCFF_X21_Y9_N21
\aProcessor|RegFile|R[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][10]~regout\);

-- Location: LCFF_X21_Y9_N11
\aProcessor|RegFile|R[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][10]~regout\);

-- Location: LCCOMB_X21_Y9_N20
\aProcessor|displayAll|HexDisplay32Bits[10]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~73_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[22][10]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[20][10]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[20][10]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[22][10]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~73_combout\);

-- Location: LCFF_X20_Y14_N25
\aProcessor|RegFile|R[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][10]~regout\);

-- Location: LCCOMB_X20_Y14_N26
\aProcessor|displayAll|HexDisplay32Bits[10]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~74_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~73_combout\ & ((\aProcessor|RegFile|R[23][10]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~73_combout\ & 
-- (((\aProcessor|RegFile|R[21][10]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[23][10]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~73_combout\,
	datac => \aProcessor|RegFile|R[21][10]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~74_combout\);

-- Location: LCFF_X19_Y14_N11
\aProcessor|RegFile|R[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][10]~regout\);

-- Location: LCFF_X17_Y14_N9
\aProcessor|RegFile|R[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][10]~regout\);

-- Location: LCFF_X17_Y14_N3
\aProcessor|RegFile|R[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][10]~regout\);

-- Location: LCCOMB_X17_Y14_N8
\aProcessor|displayAll|HexDisplay32Bits[10]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~75_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[17][10]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][10]~regout\,
	datad => \aProcessor|RegFile|R[16][10]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~75_combout\);

-- Location: LCFF_X19_Y14_N13
\aProcessor|RegFile|R[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][10]~regout\);

-- Location: LCCOMB_X19_Y14_N10
\aProcessor|displayAll|HexDisplay32Bits[10]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~76_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~75_combout\ & ((\aProcessor|RegFile|R[19][10]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~75_combout\ & 
-- (((\aProcessor|RegFile|R[18][10]~regout\ & \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~75_combout\,
	datab => \aProcessor|RegFile|R[19][10]~regout\,
	datac => \aProcessor|RegFile|R[18][10]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~76_combout\);

-- Location: LCCOMB_X20_Y14_N30
\aProcessor|displayAll|HexDisplay32Bits[10]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~77_combout\ = (\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[10]~74_combout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[10]~76_combout\ & 
-- ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~76_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~74_combout\,
	datac => \switch~combout\(15),
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~77_combout\);

-- Location: LCFF_X18_Y9_N23
\aProcessor|RegFile|R[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][10]~regout\);

-- Location: LCFF_X17_Y9_N29
\aProcessor|RegFile|R[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][10]~regout\);

-- Location: LCFF_X17_Y9_N19
\aProcessor|RegFile|R[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][10]~regout\);

-- Location: LCCOMB_X17_Y9_N28
\aProcessor|displayAll|HexDisplay32Bits[10]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~81_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[10][10]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[2][10]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[2][10]~regout\,
	datac => \aProcessor|RegFile|R[10][10]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~81_combout\);

-- Location: LCFF_X18_Y9_N17
\aProcessor|RegFile|R[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][10]~regout\);

-- Location: LCCOMB_X18_Y9_N22
\aProcessor|displayAll|HexDisplay32Bits[10]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~82_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~81_combout\ & ((\aProcessor|RegFile|R[14][10]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~81_combout\ & 
-- (((\aProcessor|RegFile|R[6][10]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[14][10]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~81_combout\,
	datac => \aProcessor|RegFile|R[6][10]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~82_combout\);

-- Location: LCFF_X18_Y10_N11
\aProcessor|RegFile|R[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][10]~regout\);

-- Location: LCFF_X23_Y10_N25
\aProcessor|RegFile|R[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][10]~regout\);

-- Location: LCFF_X23_Y12_N19
\aProcessor|RegFile|R[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][10]~regout\);

-- Location: LCFF_X23_Y9_N15
\aProcessor|RegFile|R[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][10]~regout\);

-- Location: LCCOMB_X23_Y12_N18
\aProcessor|displayAll|HexDisplay32Bits[10]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~85_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[8][10]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[0][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][10]~regout\,
	datad => \aProcessor|RegFile|R[0][10]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~85_combout\);

-- Location: LCFF_X23_Y10_N11
\aProcessor|RegFile|R[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][10]~regout\);

-- Location: LCCOMB_X23_Y10_N24
\aProcessor|displayAll|HexDisplay32Bits[10]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~86_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[10]~85_combout\ & (\aProcessor|RegFile|R[12][10]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~85_combout\ & 
-- ((\aProcessor|RegFile|R[4][10]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[10]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[12][10]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[4][10]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~85_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~86_combout\);

-- Location: LCFF_X23_Y8_N21
\aProcessor|RegFile|R[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][10]~regout\);

-- Location: LCFF_X19_Y8_N21
\aProcessor|RegFile|R[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][10]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][10]~regout\);

-- Location: LCCOMB_X23_Y8_N20
\aProcessor|displayAll|HexDisplay32Bits[10]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~88_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[7][10]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[3][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[3][10]~regout\,
	datac => \aProcessor|RegFile|R[7][10]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~88_combout\);

-- Location: LCFF_X27_Y13_N17
\aProcessor|IR|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(16));

-- Location: LCCOMB_X28_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[10]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~91_combout\ = (\switch~combout\(1) & (!\switch~combout\(0) & \aProcessor|IR|Q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|IR|Q\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~91_combout\);

-- Location: LCCOMB_X27_Y12_N6
\aProcessor|displayAll|HexDisplay32Bits[10]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~92_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & \aProcessor|MuxB|ShiftRight0~10_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[10]~91_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~91_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~92_combout\);

-- Location: LCCOMB_X34_Y11_N14
\aProcessor|displayAll|HexDisplay32Bits[10]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~95_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (((\aProcessor|RB|Q\(10) & \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & ((\aProcessor|displayAll|Mux28~56_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~56_combout\,
	datab => \aProcessor|RB|Q\(10),
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~95_combout\);

-- Location: LCCOMB_X34_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[10]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~96_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[10]~95_combout\ & (\aProcessor|RA|Q\(10))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[10]~95_combout\ & ((\aProcessor|RZ|Q\(10)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[10]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[10]~95_combout\,
	datad => \aProcessor|RZ|Q\(10),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~96_combout\);

-- Location: LCCOMB_X34_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[10]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~97_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|RM|Q\(10)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~96_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~96_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|RM|Q\(10),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~97_combout\);

-- Location: LCFF_X20_Y15_N5
\aProcessor|RegFile|R[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][11]~regout\);

-- Location: LCFF_X21_Y15_N25
\aProcessor|RegFile|R[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][11]~regout\);

-- Location: LCFF_X21_Y15_N7
\aProcessor|RegFile|R[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][11]~regout\);

-- Location: LCCOMB_X21_Y15_N24
\aProcessor|displayAll|HexDisplay32Bits[11]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~101_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[21][11]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[20][11]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[20][11]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][11]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~101_combout\);

-- Location: LCFF_X20_Y15_N3
\aProcessor|RegFile|R[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][11]~regout\);

-- Location: LCCOMB_X20_Y15_N4
\aProcessor|displayAll|HexDisplay32Bits[11]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~102_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[11]~101_combout\ & (\aProcessor|RegFile|R[23][11]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~101_combout\ & 
-- ((\aProcessor|RegFile|R[22][11]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[11]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[23][11]~regout\,
	datac => \aProcessor|RegFile|R[22][11]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~101_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~102_combout\);

-- Location: LCFF_X19_Y16_N23
\aProcessor|RegFile|R[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][11]~regout\);

-- Location: LCFF_X20_Y16_N27
\aProcessor|RegFile|R[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][11]~regout\);

-- Location: LCFF_X20_Y16_N13
\aProcessor|RegFile|R[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][11]~regout\);

-- Location: LCCOMB_X20_Y16_N26
\aProcessor|displayAll|HexDisplay32Bits[11]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~103_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[26][11]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[24][11]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[24][11]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][11]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~103_combout\);

-- Location: LCFF_X19_Y16_N1
\aProcessor|RegFile|R[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][11]~regout\);

-- Location: LCCOMB_X19_Y16_N22
\aProcessor|displayAll|HexDisplay32Bits[11]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~104_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[11]~103_combout\ & ((\aProcessor|RegFile|R[27][11]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~103_combout\ & 
-- (\aProcessor|RegFile|R[25][11]~regout\)))) # (!\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[11]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~103_combout\,
	datac => \aProcessor|RegFile|R[25][11]~regout\,
	datad => \aProcessor|RegFile|R[27][11]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~104_combout\);

-- Location: LCFF_X17_Y13_N3
\aProcessor|RegFile|R[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][11]~regout\);

-- Location: LCFF_X19_Y13_N1
\aProcessor|RegFile|R[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][11]~regout\);

-- Location: LCFF_X19_Y13_N27
\aProcessor|RegFile|R[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][11]~regout\);

-- Location: LCCOMB_X19_Y13_N0
\aProcessor|displayAll|HexDisplay32Bits[11]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~105_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[18][11]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[16][11]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[16][11]~regout\,
	datac => \aProcessor|RegFile|R[18][11]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~105_combout\);

-- Location: LCFF_X17_Y13_N17
\aProcessor|RegFile|R[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][11]~regout\);

-- Location: LCCOMB_X17_Y13_N2
\aProcessor|displayAll|HexDisplay32Bits[11]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~106_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~105_combout\ & ((\aProcessor|RegFile|R[19][11]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~105_combout\ & 
-- (((\aProcessor|RegFile|R[17][11]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][11]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~105_combout\,
	datac => \aProcessor|RegFile|R[17][11]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~106_combout\);

-- Location: LCCOMB_X18_Y16_N14
\aProcessor|displayAll|HexDisplay32Bits[11]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~107_combout\ = (\switch~combout\(16) & (((\switch~combout\(15)) # (\aProcessor|displayAll|HexDisplay32Bits[11]~104_combout\)))) # (!\switch~combout\(16) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[11]~106_combout\ & (!\switch~combout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~106_combout\,
	datab => \switch~combout\(16),
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~104_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~107_combout\);

-- Location: LCFF_X22_Y15_N31
\aProcessor|RegFile|R[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][11]~regout\);

-- Location: LCFF_X23_Y14_N11
\aProcessor|RegFile|R[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][11]~regout\);

-- Location: LCFF_X23_Y14_N5
\aProcessor|RegFile|R[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][11]~regout\);

-- Location: LCCOMB_X23_Y14_N10
\aProcessor|displayAll|HexDisplay32Bits[11]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~108_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[29][11]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[28][11]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[28][11]~regout\,
	datac => \aProcessor|RegFile|R[29][11]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~108_combout\);

-- Location: LCFF_X22_Y15_N13
\aProcessor|RegFile|R[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][11]~regout\);

-- Location: LCCOMB_X22_Y15_N30
\aProcessor|displayAll|HexDisplay32Bits[11]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~109_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[11]~108_combout\ & ((\aProcessor|RegFile|R[31][11]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~108_combout\ & 
-- (\aProcessor|RegFile|R[30][11]~regout\)))) # (!\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[11]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~108_combout\,
	datac => \aProcessor|RegFile|R[30][11]~regout\,
	datad => \aProcessor|RegFile|R[31][11]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~109_combout\);

-- Location: LCCOMB_X21_Y15_N28
\aProcessor|displayAll|HexDisplay32Bits[11]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~110_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~107_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[11]~109_combout\) # (!\switch~combout\(15))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[11]~107_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~102_combout\ & (\switch~combout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~107_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~102_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~109_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~110_combout\);

-- Location: LCFF_X15_Y12_N21
\aProcessor|RegFile|R[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][11]~regout\);

-- Location: LCFF_X22_Y10_N25
\aProcessor|RegFile|R[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][11]~regout\);

-- Location: LCFF_X20_Y9_N5
\aProcessor|RegFile|R[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][11]~regout\);

-- Location: LCFF_X20_Y10_N9
\aProcessor|RegFile|R[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][11]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][11]~regout\);

-- Location: LCCOMB_X20_Y9_N4
\aProcessor|displayAll|HexDisplay32Bits[11]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~118_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[11][11]~regout\))) # (!\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[3][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][11]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[11][11]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~118_combout\);

-- Location: LCCOMB_X34_Y11_N0
\aProcessor|displayAll|Mux28~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~78_combout\ = (\aProcessor|IR|Q\(11) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(11),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~78_combout\);

-- Location: LCCOMB_X34_Y11_N2
\aProcessor|displayAll|HexDisplay32Bits[11]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~125_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|RB|Q\(11) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (((\aProcessor|displayAll|Mux28~78_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(11),
	datab => \aProcessor|displayAll|Mux28~78_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~125_combout\);

-- Location: LCCOMB_X34_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[11]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~126_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~125_combout\ & ((\aProcessor|RA|Q\(11)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[11]~125_combout\ & (\aProcessor|RZ|Q\(11))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[11]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(11),
	datab => \aProcessor|RA|Q\(11),
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~125_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~126_combout\);

-- Location: LCCOMB_X34_Y11_N6
\aProcessor|displayAll|HexDisplay32Bits[11]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~127_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(11) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[11]~126_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datab => \aProcessor|RM|Q\(11),
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~126_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~127_combout\);

-- Location: LCFF_X20_Y15_N1
\aProcessor|RegFile|R[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][12]~regout\);

-- Location: LCFF_X16_Y15_N21
\aProcessor|RegFile|R[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][12]~regout\);

-- Location: LCFF_X19_Y14_N23
\aProcessor|RegFile|R[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][12]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][12]~regout\);

-- Location: LCCOMB_X16_Y15_N20
\aProcessor|RegFile|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~0_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[26][12]~regout\))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[18][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[18][12]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[26][12]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux19~0_combout\);

-- Location: LCFF_X22_Y15_N7
\aProcessor|RegFile|R[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][12]~regout\);

-- Location: LCCOMB_X20_Y15_N0
\aProcessor|RegFile|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~1_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux19~0_combout\ & (\aProcessor|RegFile|R[30][12]~regout\)) # (!\aProcessor|RegFile|Mux19~0_combout\ & ((\aProcessor|RegFile|R[22][12]~regout\))))) # 
-- (!\switch~combout\(15) & (((\aProcessor|RegFile|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[30][12]~regout\,
	datac => \aProcessor|RegFile|R[22][12]~regout\,
	datad => \aProcessor|RegFile|Mux19~0_combout\,
	combout => \aProcessor|RegFile|Mux19~1_combout\);

-- Location: LCFF_X22_Y12_N3
\aProcessor|RegFile|R[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][12]~regout\);

-- Location: LCFF_X21_Y13_N19
\aProcessor|RegFile|R[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][12]~regout\);

-- Location: LCFF_X17_Y13_N31
\aProcessor|RegFile|R[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[17][12]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][12]~regout\);

-- Location: LCCOMB_X21_Y13_N18
\aProcessor|RegFile|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~2_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[21][12]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[21][12]~regout\,
	datad => \aProcessor|RegFile|R[17][12]~regout\,
	combout => \aProcessor|RegFile|Mux19~2_combout\);

-- Location: LCFF_X20_Y11_N5
\aProcessor|RegFile|R[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[29][12]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][12]~regout\);

-- Location: LCCOMB_X22_Y12_N2
\aProcessor|RegFile|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~3_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux19~2_combout\ & ((\aProcessor|RegFile|R[29][12]~regout\))) # (!\aProcessor|RegFile|Mux19~2_combout\ & (\aProcessor|RegFile|R[25][12]~regout\)))) # 
-- (!\switch~combout\(16) & (\aProcessor|RegFile|Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux19~2_combout\,
	datac => \aProcessor|RegFile|R[25][12]~regout\,
	datad => \aProcessor|RegFile|R[29][12]~regout\,
	combout => \aProcessor|RegFile|Mux19~3_combout\);

-- Location: LCFF_X21_Y14_N17
\aProcessor|RegFile|R[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][12]~regout\);

-- Location: LCFF_X21_Y14_N23
\aProcessor|RegFile|R[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][12]~regout\);

-- Location: LCFF_X18_Y16_N17
\aProcessor|RegFile|R[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[16][12]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][12]~regout\);

-- Location: LCCOMB_X21_Y14_N22
\aProcessor|RegFile|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~4_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[24][12]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[24][12]~regout\,
	datad => \aProcessor|RegFile|R[16][12]~regout\,
	combout => \aProcessor|RegFile|Mux19~4_combout\);

-- Location: LCFF_X23_Y14_N3
\aProcessor|RegFile|R[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][12]~regout\);

-- Location: LCCOMB_X21_Y14_N16
\aProcessor|RegFile|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~5_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux19~4_combout\ & (\aProcessor|RegFile|R[28][12]~regout\)) # (!\aProcessor|RegFile|Mux19~4_combout\ & ((\aProcessor|RegFile|R[20][12]~regout\))))) # 
-- (!\switch~combout\(15) & (((\aProcessor|RegFile|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[28][12]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][12]~regout\,
	datad => \aProcessor|RegFile|Mux19~4_combout\,
	combout => \aProcessor|RegFile|Mux19~5_combout\);

-- Location: LCCOMB_X22_Y14_N26
\aProcessor|RegFile|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~6_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|Mux19~3_combout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux19~3_combout\,
	datab => \aProcessor|RegFile|Mux19~5_combout\,
	datac => \switch~combout\(14),
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux19~6_combout\);

-- Location: LCFF_X19_Y16_N31
\aProcessor|RegFile|R[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][12]~regout\);

-- Location: LCFF_X21_Y13_N21
\aProcessor|RegFile|R[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][12]~regout\);

-- Location: LCFF_X19_Y8_N7
\aProcessor|RegFile|R[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[19][12]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][12]~regout\);

-- Location: LCCOMB_X21_Y13_N20
\aProcessor|RegFile|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~7_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[23][12]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[19][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][12]~regout\,
	datad => \aProcessor|RegFile|R[19][12]~regout\,
	combout => \aProcessor|RegFile|Mux19~7_combout\);

-- Location: LCFF_X22_Y15_N25
\aProcessor|RegFile|R[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][12]~regout\);

-- Location: LCCOMB_X19_Y16_N30
\aProcessor|RegFile|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~8_combout\ = (\aProcessor|RegFile|Mux19~7_combout\ & ((\aProcessor|RegFile|R[31][12]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux19~7_combout\ & (((\aProcessor|RegFile|R[27][12]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[31][12]~regout\,
	datab => \aProcessor|RegFile|Mux19~7_combout\,
	datac => \aProcessor|RegFile|R[27][12]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux19~8_combout\);

-- Location: LCCOMB_X22_Y14_N12
\aProcessor|RegFile|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~9_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux19~6_combout\ & ((\aProcessor|RegFile|Mux19~8_combout\))) # (!\aProcessor|RegFile|Mux19~6_combout\ & (\aProcessor|RegFile|Mux19~1_combout\)))) # (!\switch~combout\(14) 
-- & (((\aProcessor|RegFile|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux19~1_combout\,
	datab => \aProcessor|RegFile|Mux19~8_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|RegFile|Mux19~6_combout\,
	combout => \aProcessor|RegFile|Mux19~9_combout\);

-- Location: LCFF_X17_Y9_N1
\aProcessor|RegFile|R[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][12]~regout\);

-- Location: LCFF_X25_Y12_N9
\aProcessor|RegFile|R[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][12]~regout\);

-- Location: LCFF_X25_Y12_N11
\aProcessor|RegFile|R[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][12]~regout\);

-- Location: LCCOMB_X25_Y12_N8
\aProcessor|RegFile|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~10_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|R[9][12]~regout\))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[8][12]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[9][12]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux19~10_combout\);

-- Location: LCFF_X17_Y8_N9
\aProcessor|RegFile|R[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[11][12]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][12]~regout\);

-- Location: LCCOMB_X17_Y9_N0
\aProcessor|RegFile|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~11_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux19~10_combout\ & (\aProcessor|RegFile|R[11][12]~regout\)) # (!\aProcessor|RegFile|Mux19~10_combout\ & ((\aProcessor|RegFile|R[10][12]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[11][12]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][12]~regout\,
	datad => \aProcessor|RegFile|Mux19~10_combout\,
	combout => \aProcessor|RegFile|Mux19~11_combout\);

-- Location: LCFF_X18_Y8_N27
\aProcessor|RegFile|R[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][12]~regout\);

-- Location: LCFF_X19_Y11_N29
\aProcessor|RegFile|R[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][12]~regout\);

-- Location: LCFF_X24_Y12_N15
\aProcessor|RegFile|R[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[4][12]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][12]~regout\);

-- Location: LCCOMB_X19_Y11_N28
\aProcessor|RegFile|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~12_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & ((\aProcessor|RegFile|R[6][12]~regout\))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[4][12]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[6][12]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux19~12_combout\);

-- Location: LCFF_X18_Y8_N25
\aProcessor|RegFile|R[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][12]~regout\);

-- Location: LCCOMB_X18_Y8_N26
\aProcessor|RegFile|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~13_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux19~12_combout\ & (\aProcessor|RegFile|R[7][12]~regout\)) # (!\aProcessor|RegFile|Mux19~12_combout\ & ((\aProcessor|RegFile|R[5][12]~regout\))))) # 
-- (!\switch~combout\(13) & (((\aProcessor|RegFile|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[7][12]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[5][12]~regout\,
	datad => \aProcessor|RegFile|Mux19~12_combout\,
	combout => \aProcessor|RegFile|Mux19~13_combout\);

-- Location: LCFF_X17_Y10_N17
\aProcessor|RegFile|R[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][12]~regout\);

-- Location: LCFF_X14_Y12_N9
\aProcessor|RegFile|R[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][12]~regout\);

-- Location: LCFF_X14_Y12_N7
\aProcessor|RegFile|R[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][12]~regout\);

-- Location: LCCOMB_X14_Y12_N8
\aProcessor|RegFile|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~14_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[1][12]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[0][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][12]~regout\,
	datad => \aProcessor|RegFile|R[0][12]~regout\,
	combout => \aProcessor|RegFile|Mux19~14_combout\);

-- Location: LCFF_X20_Y10_N3
\aProcessor|RegFile|R[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][12]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][12]~regout\);

-- Location: LCCOMB_X17_Y10_N16
\aProcessor|RegFile|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~15_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux19~14_combout\ & (\aProcessor|RegFile|R[3][12]~regout\)) # (!\aProcessor|RegFile|Mux19~14_combout\ & ((\aProcessor|RegFile|R[2][12]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][12]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][12]~regout\,
	datad => \aProcessor|RegFile|Mux19~14_combout\,
	combout => \aProcessor|RegFile|Mux19~15_combout\);

-- Location: LCCOMB_X18_Y8_N10
\aProcessor|RegFile|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~16_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|Mux19~13_combout\)) # (!\switch~combout\(15) & 
-- ((\aProcessor|RegFile|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux19~13_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux19~15_combout\,
	combout => \aProcessor|RegFile|Mux19~16_combout\);

-- Location: LCFF_X22_Y9_N19
\aProcessor|RegFile|R[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][12]~regout\);

-- Location: LCFF_X16_Y12_N21
\aProcessor|RegFile|R[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][12]~regout\);

-- Location: LCFF_X22_Y10_N27
\aProcessor|RegFile|R[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][12]~regout\);

-- Location: LCCOMB_X16_Y12_N20
\aProcessor|RegFile|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~17_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[14][12]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[14][12]~regout\,
	datad => \aProcessor|RegFile|R[12][12]~regout\,
	combout => \aProcessor|RegFile|Mux19~17_combout\);

-- Location: LCFF_X21_Y12_N15
\aProcessor|RegFile|R[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][12]~regout\);

-- Location: LCCOMB_X22_Y9_N18
\aProcessor|RegFile|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~18_combout\ = (\aProcessor|RegFile|Mux19~17_combout\ & (((\aProcessor|RegFile|R[15][12]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux19~17_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[13][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux19~17_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][12]~regout\,
	datad => \aProcessor|RegFile|R[15][12]~regout\,
	combout => \aProcessor|RegFile|Mux19~18_combout\);

-- Location: LCCOMB_X18_Y8_N28
\aProcessor|RegFile|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux19~19_combout\ = (\aProcessor|RegFile|Mux19~16_combout\ & (((\aProcessor|RegFile|Mux19~18_combout\) # (!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux19~16_combout\ & (\aProcessor|RegFile|Mux19~11_combout\ & 
-- ((\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux19~16_combout\,
	datab => \aProcessor|RegFile|Mux19~11_combout\,
	datac => \aProcessor|RegFile|Mux19~18_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux19~19_combout\);

-- Location: LCCOMB_X22_Y14_N10
\aProcessor|displayAll|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux19~0_combout\ = (\switch~combout\(1) & ((\switch~combout\(17) & (\aProcessor|RegFile|Mux19~9_combout\)) # (!\switch~combout\(17) & ((\aProcessor|RegFile|Mux19~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux19~9_combout\,
	datab => \switch~combout\(17),
	datac => \aProcessor|RegFile|Mux19~19_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux19~0_combout\);

-- Location: LCCOMB_X34_Y11_N20
\aProcessor|displayAll|Mux28~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~79_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(12)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(12),
	datab => \aProcessor|RY|Q\(12),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~79_combout\);

-- Location: LCCOMB_X33_Y10_N16
\aProcessor|displayAll|Mux28~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~80_combout\ = (\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|RZ|Q\(12)))) # (!\switch~combout\(1) & (\aProcessor|RA|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datab => \switch~combout\(0),
	datac => \aProcessor|RZ|Q\(12),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~80_combout\);

-- Location: LCCOMB_X33_Y17_N22
\aProcessor|displayAll|Mux28~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~81_combout\ = (\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|CCR|Q\(3))) # (!\switch~combout\(1) & ((\aProcessor|InstAddGen|PC\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CCR|Q\(3),
	datab => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(12),
	combout => \aProcessor|displayAll|Mux28~81_combout\);

-- Location: LCCOMB_X33_Y10_N10
\aProcessor|displayAll|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux19~3_combout\ = (\switch~combout\(2) & (((\switch~combout\(3)) # (\aProcessor|displayAll|Mux28~102_combout\)))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux28~103_combout\ & (!\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux28~103_combout\,
	datac => \switch~combout\(3),
	datad => \aProcessor|displayAll|Mux28~102_combout\,
	combout => \aProcessor|displayAll|Mux19~3_combout\);

-- Location: LCCOMB_X33_Y10_N0
\aProcessor|displayAll|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux19~4_combout\ = (\aProcessor|displayAll|Mux19~3_combout\ & (((\aProcessor|displayAll|Mux28~76_combout\)) # (!\switch~combout\(3)))) # (!\aProcessor|displayAll|Mux19~3_combout\ & (\switch~combout\(3) & 
-- ((\aProcessor|displayAll|Mux28~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux19~3_combout\,
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|Mux28~76_combout\,
	datad => \aProcessor|displayAll|Mux28~101_combout\,
	combout => \aProcessor|displayAll|Mux19~4_combout\);

-- Location: LCCOMB_X34_Y12_N0
\aProcessor|displayAll|Mux28~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~82_combout\ = (\aProcessor|IR|Q\(13) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(13),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~82_combout\);

-- Location: LCCOMB_X34_Y12_N6
\aProcessor|displayAll|HexDisplay32Bits[13]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~131_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & ((\aProcessor|RB|Q\(13)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|displayAll|Mux28~82_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~82_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	datac => \aProcessor|RB|Q\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~131_combout\);

-- Location: LCCOMB_X34_Y12_N20
\aProcessor|displayAll|HexDisplay32Bits[13]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~132_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~131_combout\ & (\aProcessor|RA|Q\(13))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~131_combout\ & ((\aProcessor|RZ|Q\(13)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datac => \aProcessor|RZ|Q\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~131_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~132_combout\);

-- Location: LCCOMB_X34_Y12_N22
\aProcessor|displayAll|HexDisplay32Bits[13]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~133_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|RM|Q\(13)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~132_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~132_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|RM|Q\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~133_combout\);

-- Location: LCCOMB_X27_Y16_N12
\aProcessor|displayAll|HexDisplay32Bits[13]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~134_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~133_combout\ & (((\aProcessor|RY|Q\(13)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~133_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~133_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(13),
	datac => \aProcessor|RY|Q\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~134_combout\);

-- Location: LCFF_X15_Y13_N1
\aProcessor|RegFile|R[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][13]~regout\);

-- Location: LCFF_X19_Y16_N9
\aProcessor|RegFile|R[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][13]~regout\);

-- Location: LCFF_X19_Y17_N27
\aProcessor|RegFile|R[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[24][13]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][13]~regout\);

-- Location: LCCOMB_X19_Y16_N8
\aProcessor|displayAll|HexDisplay32Bits[13]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~137_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][13]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][13]~regout\,
	datad => \aProcessor|RegFile|R[24][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~137_combout\);

-- Location: LCFF_X15_Y13_N23
\aProcessor|RegFile|R[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][13]~regout\);

-- Location: LCCOMB_X15_Y13_N0
\aProcessor|displayAll|HexDisplay32Bits[13]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~138_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~137_combout\ & (((\aProcessor|RegFile|R[27][13]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~137_combout\ & 
-- (\switch~combout\(14) & (\aProcessor|RegFile|R[26][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~137_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][13]~regout\,
	datad => \aProcessor|RegFile|R[27][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~138_combout\);

-- Location: LCFF_X19_Y15_N23
\aProcessor|RegFile|R[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][13]~regout\);

-- Location: LCFF_X20_Y15_N31
\aProcessor|RegFile|R[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][13]~regout\);

-- Location: LCFF_X19_Y15_N17
\aProcessor|RegFile|R[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][13]~regout\);

-- Location: LCCOMB_X20_Y15_N30
\aProcessor|displayAll|HexDisplay32Bits[13]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~139_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[22][13]~regout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|RegFile|R[20][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[22][13]~regout\,
	datad => \aProcessor|RegFile|R[20][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~139_combout\);

-- Location: LCFF_X20_Y15_N21
\aProcessor|RegFile|R[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][13]~regout\);

-- Location: LCCOMB_X19_Y15_N22
\aProcessor|displayAll|HexDisplay32Bits[13]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~140_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~139_combout\ & ((\aProcessor|RegFile|R[23][13]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~139_combout\ & 
-- (\aProcessor|RegFile|R[21][13]~regout\)))) # (!\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[13]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~139_combout\,
	datac => \aProcessor|RegFile|R[21][13]~regout\,
	datad => \aProcessor|RegFile|R[23][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~140_combout\);

-- Location: LCFF_X18_Y14_N3
\aProcessor|RegFile|R[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][13]~regout\);

-- Location: LCFF_X17_Y14_N13
\aProcessor|RegFile|R[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][13]~regout\);

-- Location: LCFF_X17_Y14_N7
\aProcessor|RegFile|R[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][13]~regout\);

-- Location: LCCOMB_X17_Y14_N12
\aProcessor|displayAll|HexDisplay32Bits[13]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~141_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[17][13]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[16][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][13]~regout\,
	datad => \aProcessor|RegFile|R[16][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~141_combout\);

-- Location: LCFF_X19_Y14_N21
\aProcessor|RegFile|R[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][13]~regout\);

-- Location: LCCOMB_X18_Y14_N2
\aProcessor|displayAll|HexDisplay32Bits[13]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~142_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~141_combout\ & (\aProcessor|RegFile|R[19][13]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~141_combout\ & 
-- ((\aProcessor|RegFile|R[18][13]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[13]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[19][13]~regout\,
	datac => \aProcessor|RegFile|R[18][13]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~141_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~142_combout\);

-- Location: LCCOMB_X18_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[13]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~143_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~140_combout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[13]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~142_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~140_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~143_combout\);

-- Location: LCFF_X21_Y10_N7
\aProcessor|RegFile|R[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][13]~regout\);

-- Location: LCFF_X25_Y10_N9
\aProcessor|RegFile|R[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][13]~regout\);

-- Location: LCFF_X25_Y10_N23
\aProcessor|RegFile|R[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][13]~regout\);

-- Location: LCCOMB_X25_Y10_N8
\aProcessor|displayAll|HexDisplay32Bits[13]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~144_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[30][13]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[28][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[30][13]~regout\,
	datad => \aProcessor|RegFile|R[28][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~144_combout\);

-- Location: LCFF_X21_Y10_N13
\aProcessor|RegFile|R[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][13]~regout\);

-- Location: LCCOMB_X21_Y10_N6
\aProcessor|displayAll|HexDisplay32Bits[13]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~145_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~144_combout\ & ((\aProcessor|RegFile|R[31][13]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~144_combout\ & 
-- (\aProcessor|RegFile|R[29][13]~regout\)))) # (!\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[13]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~144_combout\,
	datac => \aProcessor|RegFile|R[29][13]~regout\,
	datad => \aProcessor|RegFile|R[31][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~145_combout\);

-- Location: LCCOMB_X18_Y14_N26
\aProcessor|displayAll|HexDisplay32Bits[13]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~146_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~143_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~145_combout\) # (!\switch~combout\(16))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~143_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~138_combout\ & ((\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~143_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~138_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~145_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~146_combout\);

-- Location: LCFF_X16_Y9_N25
\aProcessor|RegFile|R[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][13]~regout\);

-- Location: LCFF_X17_Y9_N7
\aProcessor|RegFile|R[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][13]~regout\);

-- Location: LCFF_X17_Y9_N21
\aProcessor|RegFile|R[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][13]~regout\);

-- Location: LCCOMB_X17_Y9_N6
\aProcessor|displayAll|HexDisplay32Bits[13]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~147_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[10][13]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[2][13]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[2][13]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[10][13]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~147_combout\);

-- Location: LCFF_X16_Y12_N31
\aProcessor|RegFile|R[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][13]~regout\);

-- Location: LCCOMB_X16_Y9_N24
\aProcessor|displayAll|HexDisplay32Bits[13]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~148_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~147_combout\ & (\aProcessor|RegFile|R[14][13]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~147_combout\ & 
-- ((\aProcessor|RegFile|R[6][13]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[13]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[14][13]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[6][13]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~147_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~148_combout\);

-- Location: LCFF_X18_Y10_N5
\aProcessor|RegFile|R[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][13]~regout\);

-- Location: LCFF_X19_Y10_N1
\aProcessor|RegFile|R[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][13]~regout\);

-- Location: LCFF_X19_Y10_N23
\aProcessor|RegFile|R[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][13]~regout\);

-- Location: LCCOMB_X19_Y10_N0
\aProcessor|displayAll|HexDisplay32Bits[13]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~149_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[5][13]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[1][13]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[1][13]~regout\,
	datac => \aProcessor|RegFile|R[5][13]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~149_combout\);

-- Location: LCFF_X18_Y10_N19
\aProcessor|RegFile|R[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][13]~regout\);

-- Location: LCCOMB_X18_Y10_N4
\aProcessor|displayAll|HexDisplay32Bits[13]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~150_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~149_combout\ & (((\aProcessor|RegFile|R[13][13]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~149_combout\ & 
-- (\switch~combout\(16) & (\aProcessor|RegFile|R[9][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~149_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][13]~regout\,
	datad => \aProcessor|RegFile|R[13][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~150_combout\);

-- Location: LCFF_X23_Y10_N1
\aProcessor|RegFile|R[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][13]~regout\);

-- Location: LCFF_X18_Y12_N29
\aProcessor|RegFile|R[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][13]~regout\);

-- Location: LCFF_X18_Y12_N3
\aProcessor|RegFile|R[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][13]~regout\);

-- Location: LCCOMB_X18_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[13]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~151_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[8][13]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[0][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][13]~regout\,
	datad => \aProcessor|RegFile|R[0][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~151_combout\);

-- Location: LCFF_X23_Y10_N15
\aProcessor|RegFile|R[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][13]~regout\);

-- Location: LCCOMB_X23_Y10_N0
\aProcessor|displayAll|HexDisplay32Bits[13]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~152_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~151_combout\ & ((\aProcessor|RegFile|R[12][13]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~151_combout\ & 
-- (((\aProcessor|RegFile|R[4][13]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~151_combout\,
	datab => \aProcessor|RegFile|R[12][13]~regout\,
	datac => \aProcessor|RegFile|R[4][13]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~152_combout\);

-- Location: LCCOMB_X23_Y8_N6
\aProcessor|displayAll|HexDisplay32Bits[13]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~153_combout\ = (\switch~combout\(13) & (((\switch~combout\(14)) # (\aProcessor|displayAll|HexDisplay32Bits[13]~150_combout\)))) # (!\switch~combout\(13) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[13]~152_combout\ & (!\switch~combout\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~152_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~150_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~153_combout\);

-- Location: LCFF_X21_Y8_N31
\aProcessor|RegFile|R[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][13]~regout\);

-- Location: LCFF_X20_Y8_N13
\aProcessor|RegFile|R[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][13]~regout\);

-- Location: LCFF_X19_Y8_N17
\aProcessor|RegFile|R[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][13]~regout\);

-- Location: LCCOMB_X20_Y8_N12
\aProcessor|displayAll|HexDisplay32Bits[13]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~154_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[7][13]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[3][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[7][13]~regout\,
	datad => \aProcessor|RegFile|R[3][13]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~154_combout\);

-- Location: LCFF_X21_Y8_N13
\aProcessor|RegFile|R[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][13]~regout\);

-- Location: LCCOMB_X21_Y8_N30
\aProcessor|displayAll|HexDisplay32Bits[13]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~155_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~154_combout\ & (\aProcessor|RegFile|R[15][13]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~154_combout\ & 
-- ((\aProcessor|RegFile|R[11][13]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[13]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][13]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][13]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~154_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~155_combout\);

-- Location: LCCOMB_X20_Y8_N6
\aProcessor|displayAll|HexDisplay32Bits[13]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~156_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~153_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~155_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~153_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~148_combout\)))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[13]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~148_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~155_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~153_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~156_combout\);

-- Location: LCCOMB_X22_Y14_N22
\aProcessor|displayAll|HexDisplay32Bits[13]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~157_combout\ = (\aProcessor|IR|Q\(19) & (!\switch~combout\(0) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(19),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~157_combout\);

-- Location: LCCOMB_X22_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[13]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~158_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (((\aProcessor|MuxB|ShiftRight0~13_combout\ & \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~157_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~157_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~13_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~158_combout\);

-- Location: LCCOMB_X18_Y15_N0
\aProcessor|displayAll|HexDisplay32Bits[13]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~159_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~158_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~156_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~158_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~146_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~156_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~158_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~146_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~159_combout\);

-- Location: LCCOMB_X23_Y16_N14
\aProcessor|displayAll|HexDisplay32Bits[13]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~160_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~159_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[13]~134_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\ & \aProcessor|displayAll|HexDisplay32Bits[13]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~159_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~134_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~160_combout\);

-- Location: LCCOMB_X25_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[14]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~163_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & (!\switch~combout\(4) & (!\switch~combout\(1) & \aProcessor|InstAddGen|PC\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\,
	datab => \switch~combout\(4),
	datac => \switch~combout\(1),
	datad => \aProcessor|InstAddGen|PC\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~163_combout\);

-- Location: LCFF_X20_Y15_N19
\aProcessor|RegFile|R[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][14]~regout\);

-- Location: LCFF_X21_Y15_N31
\aProcessor|RegFile|R[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][14]~regout\);

-- Location: LCFF_X21_Y15_N13
\aProcessor|RegFile|R[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][14]~regout\);

-- Location: LCCOMB_X21_Y15_N30
\aProcessor|displayAll|HexDisplay32Bits[14]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~164_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[21][14]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[20][14]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[20][14]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][14]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~164_combout\);

-- Location: LCFF_X20_Y15_N25
\aProcessor|RegFile|R[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][14]~regout\);

-- Location: LCCOMB_X20_Y15_N18
\aProcessor|displayAll|HexDisplay32Bits[14]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~165_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~164_combout\ & (\aProcessor|RegFile|R[23][14]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~164_combout\ & 
-- ((\aProcessor|RegFile|R[22][14]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[14]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[23][14]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[22][14]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~164_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~165_combout\);

-- Location: LCFF_X19_Y16_N27
\aProcessor|RegFile|R[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][14]~regout\);

-- Location: LCFF_X20_Y16_N15
\aProcessor|RegFile|R[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][14]~regout\);

-- Location: LCFF_X20_Y16_N21
\aProcessor|RegFile|R[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][14]~regout\);

-- Location: LCCOMB_X20_Y16_N14
\aProcessor|displayAll|HexDisplay32Bits[14]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~166_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[26][14]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[24][14]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[24][14]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][14]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~166_combout\);

-- Location: LCFF_X19_Y16_N29
\aProcessor|RegFile|R[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][14]~regout\);

-- Location: LCCOMB_X19_Y16_N26
\aProcessor|displayAll|HexDisplay32Bits[14]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~167_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~166_combout\ & (\aProcessor|RegFile|R[27][14]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~166_combout\ & 
-- ((\aProcessor|RegFile|R[25][14]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[14]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[27][14]~regout\,
	datac => \aProcessor|RegFile|R[25][14]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~166_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~167_combout\);

-- Location: LCFF_X18_Y13_N25
\aProcessor|RegFile|R[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][14]~regout\);

-- Location: LCFF_X19_Y13_N17
\aProcessor|RegFile|R[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][14]~regout\);

-- Location: LCFF_X19_Y13_N7
\aProcessor|RegFile|R[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][14]~regout\);

-- Location: LCCOMB_X19_Y13_N16
\aProcessor|displayAll|HexDisplay32Bits[14]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~168_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[18][14]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[18][14]~regout\,
	datad => \aProcessor|RegFile|R[16][14]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~168_combout\);

-- Location: LCFF_X18_Y13_N15
\aProcessor|RegFile|R[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][14]~regout\);

-- Location: LCCOMB_X18_Y13_N24
\aProcessor|displayAll|HexDisplay32Bits[14]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~169_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~168_combout\ & ((\aProcessor|RegFile|R[19][14]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~168_combout\ & 
-- (((\aProcessor|RegFile|R[17][14]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~168_combout\,
	datab => \aProcessor|RegFile|R[19][14]~regout\,
	datac => \aProcessor|RegFile|R[17][14]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~169_combout\);

-- Location: LCCOMB_X17_Y16_N28
\aProcessor|displayAll|HexDisplay32Bits[14]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~170_combout\ = (\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[14]~167_combout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[14]~169_combout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~169_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~167_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~170_combout\);

-- Location: LCFF_X22_Y15_N27
\aProcessor|RegFile|R[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][14]~regout\);

-- Location: LCFF_X23_Y14_N21
\aProcessor|RegFile|R[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][14]~regout\);

-- Location: LCFF_X23_Y14_N19
\aProcessor|RegFile|R[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][14]~regout\);

-- Location: LCCOMB_X23_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[14]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~171_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[29][14]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[28][14]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[28][14]~regout\,
	datac => \aProcessor|RegFile|R[29][14]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~171_combout\);

-- Location: LCFF_X22_Y15_N29
\aProcessor|RegFile|R[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][14]~regout\);

-- Location: LCCOMB_X22_Y15_N26
\aProcessor|displayAll|HexDisplay32Bits[14]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~172_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~171_combout\ & ((\aProcessor|RegFile|R[31][14]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~171_combout\ & 
-- (\aProcessor|RegFile|R[30][14]~regout\)))) # (!\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[14]~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~171_combout\,
	datac => \aProcessor|RegFile|R[30][14]~regout\,
	datad => \aProcessor|RegFile|R[31][14]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~172_combout\);

-- Location: LCCOMB_X16_Y14_N22
\aProcessor|displayAll|HexDisplay32Bits[14]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~173_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~170_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~172_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~170_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~165_combout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[14]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~172_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~165_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~170_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~173_combout\);

-- Location: LCFF_X18_Y8_N3
\aProcessor|RegFile|R[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][14]~regout\);

-- Location: LCFF_X18_Y10_N9
\aProcessor|RegFile|R[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][14]~regout\);

-- Location: LCFF_X16_Y14_N9
\aProcessor|RegFile|R[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][14]~regout\);

-- Location: LCCOMB_X18_Y10_N8
\aProcessor|displayAll|HexDisplay32Bits[14]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~174_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[9][14]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[1][14]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[1][14]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][14]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~174_combout\);

-- Location: LCFF_X22_Y8_N17
\aProcessor|RegFile|R[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[13][14]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][14]~regout\);

-- Location: LCCOMB_X18_Y8_N2
\aProcessor|displayAll|HexDisplay32Bits[14]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~175_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~174_combout\ & ((\aProcessor|RegFile|R[13][14]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~174_combout\ & 
-- (\aProcessor|RegFile|R[5][14]~regout\)))) # (!\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[14]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~174_combout\,
	datac => \aProcessor|RegFile|R[5][14]~regout\,
	datad => \aProcessor|RegFile|R[13][14]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~175_combout\);

-- Location: LCFF_X15_Y11_N23
\aProcessor|RegFile|R[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][14]~regout\);

-- Location: LCFF_X16_Y11_N25
\aProcessor|RegFile|R[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][14]~regout\);

-- Location: LCFF_X15_Y11_N25
\aProcessor|RegFile|R[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][14]~regout\);

-- Location: LCCOMB_X16_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[14]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~176_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[6][14]~regout\)) # (!\switch~combout\(15) & 
-- ((\aProcessor|RegFile|R[2][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[6][14]~regout\,
	datad => \aProcessor|RegFile|R[2][14]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~176_combout\);

-- Location: LCFF_X16_Y11_N19
\aProcessor|RegFile|R[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][14]~regout\);

-- Location: LCCOMB_X15_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[14]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~177_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~176_combout\ & (\aProcessor|RegFile|R[14][14]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~176_combout\ & 
-- ((\aProcessor|RegFile|R[10][14]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[14]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[14][14]~regout\,
	datac => \aProcessor|RegFile|R[10][14]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~176_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~177_combout\);

-- Location: LCFF_X25_Y12_N17
\aProcessor|RegFile|R[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][14]~regout\);

-- Location: LCFF_X24_Y12_N29
\aProcessor|RegFile|R[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][14]~regout\);

-- Location: LCFF_X23_Y9_N29
\aProcessor|RegFile|R[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][14]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][14]~regout\);

-- Location: LCCOMB_X24_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[14]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~178_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[4][14]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[0][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][14]~regout\,
	datac => \aProcessor|RegFile|R[4][14]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~178_combout\);

-- Location: LCFF_X24_Y12_N7
\aProcessor|RegFile|R[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][14]~regout\);

-- Location: LCCOMB_X25_Y12_N16
\aProcessor|displayAll|HexDisplay32Bits[14]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~179_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~178_combout\ & (((\aProcessor|RegFile|R[12][14]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~178_combout\ & 
-- (\switch~combout\(16) & (\aProcessor|RegFile|R[8][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~178_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][14]~regout\,
	datad => \aProcessor|RegFile|R[12][14]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~179_combout\);

-- Location: LCCOMB_X18_Y8_N16
\aProcessor|displayAll|HexDisplay32Bits[14]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~180_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[14]~177_combout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[14]~179_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~177_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~179_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~180_combout\);

-- Location: LCFF_X18_Y8_N23
\aProcessor|RegFile|R[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][14]~regout\);

-- Location: LCFF_X17_Y8_N15
\aProcessor|RegFile|R[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][14]~regout\);

-- Location: LCFF_X19_Y8_N27
\aProcessor|RegFile|R[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][14]~regout\);

-- Location: LCCOMB_X17_Y8_N14
\aProcessor|displayAll|HexDisplay32Bits[14]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~181_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[11][14]~regout\))) # (!\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[3][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][14]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[11][14]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~181_combout\);

-- Location: LCFF_X22_Y8_N31
\aProcessor|RegFile|R[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[15][14]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][14]~regout\);

-- Location: LCCOMB_X18_Y8_N22
\aProcessor|displayAll|HexDisplay32Bits[14]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~182_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~181_combout\ & (\aProcessor|RegFile|R[15][14]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~181_combout\ & 
-- ((\aProcessor|RegFile|R[7][14]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[14]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[15][14]~regout\,
	datac => \aProcessor|RegFile|R[7][14]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~181_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~182_combout\);

-- Location: LCCOMB_X18_Y8_N20
\aProcessor|displayAll|HexDisplay32Bits[14]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~183_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~180_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~182_combout\) # ((!\switch~combout\(13))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~180_combout\ & (((\switch~combout\(13) & \aProcessor|displayAll|HexDisplay32Bits[14]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~180_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~182_combout\,
	datac => \switch~combout\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~175_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~183_combout\);

-- Location: LCCOMB_X28_Y14_N6
\aProcessor|displayAll|HexDisplay32Bits[14]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~184_combout\ = (!\switch~combout\(0) & (\aProcessor|IR|Q\(20) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datac => \aProcessor|IR|Q\(20),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~184_combout\);

-- Location: LCCOMB_X27_Y12_N22
\aProcessor|displayAll|HexDisplay32Bits[14]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~185_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~14_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~184_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~184_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~185_combout\);

-- Location: LCCOMB_X25_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[14]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~186_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~185_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~183_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~185_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & \aProcessor|displayAll|HexDisplay32Bits[14]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~185_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~183_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~173_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~186_combout\);

-- Location: LCCOMB_X25_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[14]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~187_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~163_combout\) # ((\switch~combout\(4) & ((\switch~combout\(3)) # (\aProcessor|displayAll|HexDisplay32Bits[14]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~186_combout\,
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~163_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~187_combout\);

-- Location: LCFF_X15_Y13_N29
\aProcessor|RegFile|R[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][15]~regout\);

-- Location: LCFF_X19_Y16_N11
\aProcessor|RegFile|R[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][15]~regout\);

-- Location: LCFF_X20_Y16_N31
\aProcessor|RegFile|R[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][15]~regout\);

-- Location: LCCOMB_X19_Y16_N10
\aProcessor|displayAll|HexDisplay32Bits[15]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~194_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][15]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][15]~regout\,
	datad => \aProcessor|RegFile|R[24][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~194_combout\);

-- Location: LCFF_X15_Y13_N19
\aProcessor|RegFile|R[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][15]~regout\);

-- Location: LCCOMB_X15_Y13_N28
\aProcessor|displayAll|HexDisplay32Bits[15]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~195_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~194_combout\ & (((\aProcessor|RegFile|R[27][15]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~194_combout\ & 
-- (\switch~combout\(14) & (\aProcessor|RegFile|R[26][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~194_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][15]~regout\,
	datad => \aProcessor|RegFile|R[27][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~195_combout\);

-- Location: LCFF_X20_Y11_N11
\aProcessor|RegFile|R[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][15]~regout\);

-- Location: LCFF_X21_Y9_N1
\aProcessor|RegFile|R[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][15]~regout\);

-- Location: LCFF_X21_Y9_N27
\aProcessor|RegFile|R[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][15]~regout\);

-- Location: LCCOMB_X21_Y9_N0
\aProcessor|displayAll|HexDisplay32Bits[15]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~196_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[22][15]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[20][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[22][15]~regout\,
	datad => \aProcessor|RegFile|R[20][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~196_combout\);

-- Location: LCFF_X21_Y11_N31
\aProcessor|RegFile|R[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[23][15]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][15]~regout\);

-- Location: LCCOMB_X20_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[15]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~197_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[15]~196_combout\ & ((\aProcessor|RegFile|R[23][15]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~196_combout\ & 
-- (\aProcessor|RegFile|R[21][15]~regout\)))) # (!\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[15]~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~196_combout\,
	datac => \aProcessor|RegFile|R[21][15]~regout\,
	datad => \aProcessor|RegFile|R[23][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~197_combout\);

-- Location: LCFF_X18_Y15_N7
\aProcessor|RegFile|R[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][15]~regout\);

-- Location: LCFF_X17_Y14_N21
\aProcessor|RegFile|R[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][15]~regout\);

-- Location: LCFF_X17_Y14_N27
\aProcessor|RegFile|R[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][15]~regout\);

-- Location: LCCOMB_X17_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[15]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~198_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[17][15]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[16][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][15]~regout\,
	datad => \aProcessor|RegFile|R[16][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~198_combout\);

-- Location: LCFF_X18_Y15_N13
\aProcessor|RegFile|R[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][15]~regout\);

-- Location: LCCOMB_X18_Y15_N6
\aProcessor|displayAll|HexDisplay32Bits[15]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~199_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[15]~198_combout\ & ((\aProcessor|RegFile|R[19][15]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~198_combout\ & 
-- (\aProcessor|RegFile|R[18][15]~regout\)))) # (!\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[15]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~198_combout\,
	datac => \aProcessor|RegFile|R[18][15]~regout\,
	datad => \aProcessor|RegFile|R[19][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~199_combout\);

-- Location: LCCOMB_X16_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[15]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~200_combout\ = (\switch~combout\(15) & (((\switch~combout\(16)) # (\aProcessor|displayAll|HexDisplay32Bits[15]~197_combout\)))) # (!\switch~combout\(15) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[15]~199_combout\ & (!\switch~combout\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~199_combout\,
	datab => \switch~combout\(15),
	datac => \switch~combout\(16),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~197_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~200_combout\);

-- Location: LCFF_X24_Y11_N25
\aProcessor|RegFile|R[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][15]~regout\);

-- Location: LCFF_X25_Y10_N29
\aProcessor|RegFile|R[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][15]~regout\);

-- Location: LCFF_X25_Y10_N19
\aProcessor|RegFile|R[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][15]~regout\);

-- Location: LCCOMB_X25_Y10_N28
\aProcessor|displayAll|HexDisplay32Bits[15]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~201_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[30][15]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[28][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[30][15]~regout\,
	datad => \aProcessor|RegFile|R[28][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~201_combout\);

-- Location: LCFF_X24_Y13_N9
\aProcessor|RegFile|R[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[31][15]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][15]~regout\);

-- Location: LCCOMB_X24_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[15]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~202_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[15]~201_combout\ & (\aProcessor|RegFile|R[31][15]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~201_combout\ & 
-- ((\aProcessor|RegFile|R[29][15]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[15]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[31][15]~regout\,
	datac => \aProcessor|RegFile|R[29][15]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~201_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~202_combout\);

-- Location: LCCOMB_X16_Y13_N0
\aProcessor|displayAll|HexDisplay32Bits[15]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~203_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~200_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[15]~202_combout\) # (!\switch~combout\(16))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[15]~200_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~195_combout\ & (\switch~combout\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~200_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~195_combout\,
	datac => \switch~combout\(16),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~202_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~203_combout\);

-- Location: LCFF_X16_Y11_N23
\aProcessor|RegFile|R[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][15]~regout\);

-- Location: LCFF_X17_Y9_N11
\aProcessor|RegFile|R[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][15]~regout\);

-- Location: LCFF_X17_Y9_N17
\aProcessor|RegFile|R[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][15]~regout\);

-- Location: LCCOMB_X17_Y9_N10
\aProcessor|displayAll|HexDisplay32Bits[15]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~204_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[10][15]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[2][15]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[2][15]~regout\,
	datac => \aProcessor|RegFile|R[10][15]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~204_combout\);

-- Location: LCFF_X16_Y12_N9
\aProcessor|RegFile|R[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][15]~regout\);

-- Location: LCCOMB_X16_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[15]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~205_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[15]~204_combout\ & (\aProcessor|RegFile|R[14][15]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~204_combout\ & 
-- ((\aProcessor|RegFile|R[6][15]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[15]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[14][15]~regout\,
	datac => \aProcessor|RegFile|R[6][15]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~204_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~205_combout\);

-- Location: LCFF_X18_Y10_N31
\aProcessor|RegFile|R[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][15]~regout\);

-- Location: LCFF_X19_Y10_N21
\aProcessor|RegFile|R[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][15]~regout\);

-- Location: LCFF_X19_Y10_N11
\aProcessor|RegFile|R[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][15]~regout\);

-- Location: LCCOMB_X19_Y10_N20
\aProcessor|displayAll|HexDisplay32Bits[15]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~206_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[5][15]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[5][15]~regout\,
	datad => \aProcessor|RegFile|R[1][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~206_combout\);

-- Location: LCFF_X18_Y10_N21
\aProcessor|RegFile|R[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][15]~regout\);

-- Location: LCCOMB_X18_Y10_N30
\aProcessor|displayAll|HexDisplay32Bits[15]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~207_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[15]~206_combout\ & (\aProcessor|RegFile|R[13][15]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~206_combout\ & 
-- ((\aProcessor|RegFile|R[9][15]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[15]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[13][15]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][15]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~206_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~207_combout\);

-- Location: LCFF_X23_Y10_N5
\aProcessor|RegFile|R[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][15]~regout\);

-- Location: LCFF_X18_Y12_N1
\aProcessor|RegFile|R[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][15]~regout\);

-- Location: LCFF_X18_Y12_N7
\aProcessor|RegFile|R[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][15]~regout\);

-- Location: LCCOMB_X18_Y12_N0
\aProcessor|displayAll|HexDisplay32Bits[15]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~208_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[8][15]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[0][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][15]~regout\,
	datad => \aProcessor|RegFile|R[0][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~208_combout\);

-- Location: LCFF_X23_Y10_N23
\aProcessor|RegFile|R[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][15]~regout\);

-- Location: LCCOMB_X23_Y10_N4
\aProcessor|displayAll|HexDisplay32Bits[15]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~209_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~208_combout\ & (((\aProcessor|RegFile|R[12][15]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~208_combout\ & 
-- (\switch~combout\(15) & (\aProcessor|RegFile|R[4][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~208_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[4][15]~regout\,
	datad => \aProcessor|RegFile|R[12][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~209_combout\);

-- Location: LCCOMB_X17_Y14_N28
\aProcessor|displayAll|HexDisplay32Bits[15]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~210_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[15]~207_combout\))) # (!\switch~combout\(13) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[15]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~209_combout\,
	datab => \switch~combout\(14),
	datac => \switch~combout\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~207_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~210_combout\);

-- Location: LCFF_X17_Y8_N29
\aProcessor|RegFile|R[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][15]~regout\);

-- Location: LCFF_X20_Y8_N5
\aProcessor|RegFile|R[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][15]~regout\);

-- Location: LCFF_X19_Y8_N9
\aProcessor|RegFile|R[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][15]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][15]~regout\);

-- Location: LCCOMB_X20_Y8_N4
\aProcessor|displayAll|HexDisplay32Bits[15]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~211_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[7][15]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[3][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[7][15]~regout\,
	datad => \aProcessor|RegFile|R[3][15]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~211_combout\);

-- Location: LCFF_X17_Y8_N27
\aProcessor|RegFile|R[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][15]~regout\);

-- Location: LCCOMB_X17_Y8_N28
\aProcessor|displayAll|HexDisplay32Bits[15]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~212_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~211_combout\ & ((\aProcessor|RegFile|R[15][15]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~211_combout\ & 
-- (((\aProcessor|RegFile|R[11][15]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~211_combout\,
	datab => \aProcessor|RegFile|R[15][15]~regout\,
	datac => \aProcessor|RegFile|R[11][15]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~212_combout\);

-- Location: LCCOMB_X17_Y14_N14
\aProcessor|displayAll|HexDisplay32Bits[15]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~213_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[15]~210_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~212_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[15]~210_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~205_combout\)))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[15]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~205_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~212_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~210_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~213_combout\);

-- Location: LCCOMB_X29_Y14_N2
\aProcessor|displayAll|HexDisplay32Bits[15]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~214_combout\ = (!\switch~combout\(0) & (\aProcessor|IR|Q\(21) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|IR|Q\(21),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~214_combout\);

-- Location: LCCOMB_X29_Y14_N26
\aProcessor|displayAll|HexDisplay32Bits[15]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~215_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~15_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[15]~214_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~214_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~215_combout\);

-- Location: LCCOMB_X17_Y14_N4
\aProcessor|displayAll|HexDisplay32Bits[15]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~216_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~215_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~213_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[15]~215_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~203_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[15]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~203_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[15]~213_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~215_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~216_combout\);

-- Location: LCCOMB_X34_Y11_N18
\aProcessor|displayAll|Mux28~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~84_combout\ = (\aProcessor|IR|Q\(15) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|IR|Q\(15),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~84_combout\);

-- Location: LCCOMB_X37_Y11_N30
\aProcessor|displayAll|HexDisplay32Bits[15]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~218_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|RB|Q\(15))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & ((\aProcessor|displayAll|Mux28~84_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datac => \aProcessor|RB|Q\(15),
	datad => \aProcessor|displayAll|Mux28~84_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~218_combout\);

-- Location: LCCOMB_X36_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[15]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~219_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~218_combout\ & (\aProcessor|RA|Q\(15))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[15]~218_combout\ & ((\aProcessor|RZ|Q\(15)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[15]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datab => \aProcessor|RA|Q\(15),
	datac => \aProcessor|RZ|Q\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~218_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~219_combout\);

-- Location: LCCOMB_X37_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[15]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~220_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (\aProcessor|RM|Q\(15)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[15]~219_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|RM|Q\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~219_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~220_combout\);

-- Location: LCCOMB_X34_Y10_N10
\aProcessor|displayAll|HexDisplay32Bits[15]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~221_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~220_combout\ & ((\aProcessor|RY|Q\(15)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[15]~220_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[15]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(15),
	datac => \aProcessor|RY|Q\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~220_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~221_combout\);

-- Location: LCFF_X20_Y11_N13
\aProcessor|RegFile|R[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][16]~regout\);

-- Location: LCFF_X17_Y11_N31
\aProcessor|RegFile|R[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][16]~regout\);

-- Location: LCFF_X17_Y13_N5
\aProcessor|RegFile|R[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[17][16]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][16]~regout\);

-- Location: LCCOMB_X17_Y11_N30
\aProcessor|RegFile|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~0_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[25][16]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[17][16]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[17][16]~regout\,
	datac => \aProcessor|RegFile|R[25][16]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux15~0_combout\);

-- Location: LCFF_X20_Y11_N31
\aProcessor|RegFile|R[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][16]~regout\);

-- Location: LCCOMB_X20_Y11_N12
\aProcessor|RegFile|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~1_combout\ = (\aProcessor|RegFile|Mux15~0_combout\ & ((\aProcessor|RegFile|R[29][16]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|RegFile|Mux15~0_combout\ & (((\aProcessor|RegFile|R[21][16]~regout\ & 
-- \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux15~0_combout\,
	datab => \aProcessor|RegFile|R[29][16]~regout\,
	datac => \aProcessor|RegFile|R[21][16]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux15~1_combout\);

-- Location: LCFF_X15_Y14_N17
\aProcessor|RegFile|R[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][16]~regout\);

-- Location: LCFF_X20_Y15_N11
\aProcessor|RegFile|R[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][16]~regout\);

-- Location: LCFF_X19_Y14_N31
\aProcessor|RegFile|R[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][16]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][16]~regout\);

-- Location: LCCOMB_X20_Y15_N10
\aProcessor|RegFile|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~2_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[22][16]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[18][16]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[18][16]~regout\,
	datac => \aProcessor|RegFile|R[22][16]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux15~2_combout\);

-- Location: LCFF_X22_Y15_N15
\aProcessor|RegFile|R[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][16]~regout\);

-- Location: LCCOMB_X15_Y14_N16
\aProcessor|RegFile|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~3_combout\ = (\aProcessor|RegFile|Mux15~2_combout\ & (((\aProcessor|RegFile|R[30][16]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|RegFile|Mux15~2_combout\ & (\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[26][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux15~2_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[26][16]~regout\,
	datad => \aProcessor|RegFile|R[30][16]~regout\,
	combout => \aProcessor|RegFile|Mux15~3_combout\);

-- Location: LCFF_X22_Y16_N29
\aProcessor|RegFile|R[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][16]~regout\);

-- Location: LCFF_X22_Y16_N27
\aProcessor|RegFile|R[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][16]~regout\);

-- Location: LCFF_X18_Y16_N19
\aProcessor|RegFile|R[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[16][16]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][16]~regout\);

-- Location: LCCOMB_X22_Y16_N26
\aProcessor|RegFile|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~4_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[20][16]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[16][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][16]~regout\,
	datad => \aProcessor|RegFile|R[16][16]~regout\,
	combout => \aProcessor|RegFile|Mux15~4_combout\);

-- Location: LCFF_X23_Y14_N1
\aProcessor|RegFile|R[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[28][16]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][16]~regout\);

-- Location: LCCOMB_X22_Y16_N28
\aProcessor|RegFile|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~5_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux15~4_combout\ & ((\aProcessor|RegFile|R[28][16]~regout\))) # (!\aProcessor|RegFile|Mux15~4_combout\ & (\aProcessor|RegFile|R[24][16]~regout\)))) # 
-- (!\switch~combout\(16) & (\aProcessor|RegFile|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux15~4_combout\,
	datac => \aProcessor|RegFile|R[24][16]~regout\,
	datad => \aProcessor|RegFile|R[28][16]~regout\,
	combout => \aProcessor|RegFile|Mux15~5_combout\);

-- Location: LCCOMB_X16_Y14_N2
\aProcessor|RegFile|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~6_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux15~3_combout\) # ((\switch~combout\(13))))) # (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux15~5_combout\ & !\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|Mux15~3_combout\,
	datac => \aProcessor|RegFile|Mux15~5_combout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux15~6_combout\);

-- Location: LCFF_X21_Y11_N17
\aProcessor|RegFile|R[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][16]~regout\);

-- Location: LCFF_X20_Y13_N15
\aProcessor|RegFile|R[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][16]~regout\);

-- Location: LCFF_X20_Y13_N21
\aProcessor|RegFile|R[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][16]~regout\);

-- Location: LCCOMB_X20_Y13_N14
\aProcessor|RegFile|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~7_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[27][16]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[19][16]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][16]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][16]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux15~7_combout\);

-- Location: LCFF_X21_Y11_N3
\aProcessor|RegFile|R[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][16]~regout\);

-- Location: LCCOMB_X21_Y11_N16
\aProcessor|RegFile|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~8_combout\ = (\aProcessor|RegFile|Mux15~7_combout\ & (((\aProcessor|RegFile|R[31][16]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux15~7_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[23][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux15~7_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][16]~regout\,
	datad => \aProcessor|RegFile|R[31][16]~regout\,
	combout => \aProcessor|RegFile|Mux15~8_combout\);

-- Location: LCCOMB_X16_Y14_N28
\aProcessor|RegFile|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~9_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux15~6_combout\ & ((\aProcessor|RegFile|Mux15~8_combout\))) # (!\aProcessor|RegFile|Mux15~6_combout\ & (\aProcessor|RegFile|Mux15~1_combout\)))) # (!\switch~combout\(13) 
-- & (((\aProcessor|RegFile|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|Mux15~1_combout\,
	datac => \aProcessor|RegFile|Mux15~8_combout\,
	datad => \aProcessor|RegFile|Mux15~6_combout\,
	combout => \aProcessor|RegFile|Mux15~9_combout\);

-- Location: LCFF_X19_Y11_N31
\aProcessor|RegFile|R[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][16]~regout\);

-- Location: LCFF_X19_Y9_N11
\aProcessor|RegFile|R[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][16]~regout\);

-- Location: LCFF_X24_Y12_N17
\aProcessor|RegFile|R[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[4][16]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][16]~regout\);

-- Location: LCCOMB_X19_Y9_N10
\aProcessor|RegFile|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~10_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[5][16]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[5][16]~regout\,
	datad => \aProcessor|RegFile|R[4][16]~regout\,
	combout => \aProcessor|RegFile|Mux15~10_combout\);

-- Location: LCFF_X22_Y10_N13
\aProcessor|RegFile|R[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][16]~regout\);

-- Location: LCCOMB_X19_Y11_N30
\aProcessor|RegFile|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~11_combout\ = (\aProcessor|RegFile|Mux15~10_combout\ & ((\aProcessor|RegFile|R[7][16]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|RegFile|Mux15~10_combout\ & (((\aProcessor|RegFile|R[6][16]~regout\ & 
-- \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux15~10_combout\,
	datab => \aProcessor|RegFile|R[7][16]~regout\,
	datac => \aProcessor|RegFile|R[6][16]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux15~11_combout\);

-- Location: LCFF_X16_Y13_N7
\aProcessor|RegFile|R[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][16]~regout\);

-- Location: LCFF_X15_Y12_N13
\aProcessor|RegFile|R[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][16]~regout\);

-- Location: LCFF_X18_Y12_N13
\aProcessor|RegFile|R[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[8][16]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][16]~regout\);

-- Location: LCCOMB_X15_Y12_N12
\aProcessor|RegFile|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~12_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[10][16]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[8][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[10][16]~regout\,
	datad => \aProcessor|RegFile|R[8][16]~regout\,
	combout => \aProcessor|RegFile|Mux15~12_combout\);

-- Location: LCFF_X16_Y8_N1
\aProcessor|RegFile|R[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][16]~regout\);

-- Location: LCCOMB_X16_Y13_N6
\aProcessor|RegFile|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~13_combout\ = (\aProcessor|RegFile|Mux15~12_combout\ & (((\aProcessor|RegFile|R[11][16]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux15~12_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[9][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux15~12_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[9][16]~regout\,
	datad => \aProcessor|RegFile|R[11][16]~regout\,
	combout => \aProcessor|RegFile|Mux15~13_combout\);

-- Location: LCFF_X16_Y13_N13
\aProcessor|RegFile|R[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][16]~regout\);

-- Location: LCFF_X19_Y12_N5
\aProcessor|RegFile|R[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][16]~regout\);

-- Location: LCFF_X18_Y12_N27
\aProcessor|RegFile|R[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][16]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][16]~regout\);

-- Location: LCCOMB_X19_Y12_N4
\aProcessor|RegFile|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~14_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[2][16]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[0][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][16]~regout\,
	datad => \aProcessor|RegFile|R[0][16]~regout\,
	combout => \aProcessor|RegFile|Mux15~14_combout\);

-- Location: LCFF_X19_Y8_N15
\aProcessor|RegFile|R[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][16]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][16]~regout\);

-- Location: LCCOMB_X16_Y13_N12
\aProcessor|RegFile|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~15_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux15~14_combout\ & (\aProcessor|RegFile|R[3][16]~regout\)) # (!\aProcessor|RegFile|Mux15~14_combout\ & ((\aProcessor|RegFile|R[1][16]~regout\))))) # 
-- (!\switch~combout\(13) & (((\aProcessor|RegFile|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][16]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][16]~regout\,
	datad => \aProcessor|RegFile|Mux15~14_combout\,
	combout => \aProcessor|RegFile|Mux15~15_combout\);

-- Location: LCCOMB_X16_Y13_N14
\aProcessor|RegFile|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~16_combout\ = (\switch~combout\(16) & (((\switch~combout\(15)) # (\aProcessor|RegFile|Mux15~13_combout\)))) # (!\switch~combout\(16) & (\aProcessor|RegFile|Mux15~15_combout\ & (!\switch~combout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux15~15_combout\,
	datab => \switch~combout\(16),
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux15~13_combout\,
	combout => \aProcessor|RegFile|Mux15~16_combout\);

-- Location: LCFF_X15_Y12_N19
\aProcessor|RegFile|R[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][16]~regout\);

-- Location: LCFF_X22_Y9_N17
\aProcessor|RegFile|R[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][16]~regout\);

-- Location: LCFF_X22_Y10_N23
\aProcessor|RegFile|R[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][16]~regout\);

-- Location: LCCOMB_X22_Y9_N16
\aProcessor|RegFile|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~17_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|R[13][16]~regout\))) # (!\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[12][16]~regout\,
	datac => \aProcessor|RegFile|R[13][16]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux15~17_combout\);

-- Location: LCFF_X16_Y8_N23
\aProcessor|RegFile|R[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][16]~regout\);

-- Location: LCCOMB_X15_Y12_N18
\aProcessor|RegFile|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~18_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux15~17_combout\ & (\aProcessor|RegFile|R[15][16]~regout\)) # (!\aProcessor|RegFile|Mux15~17_combout\ & ((\aProcessor|RegFile|R[14][16]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[15][16]~regout\,
	datac => \aProcessor|RegFile|R[14][16]~regout\,
	datad => \aProcessor|RegFile|Mux15~17_combout\,
	combout => \aProcessor|RegFile|Mux15~18_combout\);

-- Location: LCCOMB_X16_Y14_N30
\aProcessor|RegFile|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux15~19_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux15~16_combout\ & (\aProcessor|RegFile|Mux15~18_combout\)) # (!\aProcessor|RegFile|Mux15~16_combout\ & ((\aProcessor|RegFile|Mux15~11_combout\))))) # 
-- (!\switch~combout\(15) & (((\aProcessor|RegFile|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux15~18_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|Mux15~16_combout\,
	datad => \aProcessor|RegFile|Mux15~11_combout\,
	combout => \aProcessor|RegFile|Mux15~19_combout\);

-- Location: LCCOMB_X16_Y14_N16
\aProcessor|displayAll|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~8_combout\ = (\switch~combout\(1) & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux15~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(17),
	datab => \aProcessor|RegFile|Mux15~19_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|RegFile|Mux15~9_combout\,
	combout => \aProcessor|displayAll|Mux10~8_combout\);

-- Location: LCCOMB_X28_Y16_N30
\aProcessor|displayAll|Mux28~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~85_combout\ = (\switch~combout\(1) & ((\switch~combout\(0)) # ((\aProcessor|RB|Q\(16))))) # (!\switch~combout\(1) & (!\switch~combout\(0) & ((\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|RB|Q\(16),
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|displayAll|Mux28~85_combout\);

-- Location: LCCOMB_X29_Y16_N10
\aProcessor|displayAll|Mux28~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~86_combout\ = (\aProcessor|displayAll|Mux28~85_combout\ & ((\aProcessor|RZ|Q\(16)) # ((!\switch~combout\(0))))) # (!\aProcessor|displayAll|Mux28~85_combout\ & (((\switch~combout\(0) & \aProcessor|RA|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~85_combout\,
	datab => \aProcessor|RZ|Q\(16),
	datac => \switch~combout\(0),
	datad => \aProcessor|RA|Q\(16),
	combout => \aProcessor|displayAll|Mux28~86_combout\);

-- Location: LCCOMB_X27_Y15_N12
\aProcessor|displayAll|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~1_combout\ = (\switch~combout\(0) & (\aProcessor|InstAddGen|PC\(16))) # (!\switch~combout\(0) & ((\aProcessor|IR|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(16),
	datab => \aProcessor|IR|Q\(16),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux15~1_combout\);

-- Location: LCCOMB_X27_Y16_N18
\aProcessor|displayAll|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~2_combout\ = (\switch~combout\(2) & (((\aProcessor|displayAll|Mux28~86_combout\)))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux28~87_combout\ & (\aProcessor|displayAll|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~87_combout\,
	datab => \aProcessor|displayAll|Mux15~1_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~86_combout\,
	combout => \aProcessor|displayAll|Mux15~2_combout\);

-- Location: LCCOMB_X28_Y16_N28
\aProcessor|displayAll|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~10_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(16))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|RY|Q\(16),
	datac => \switch~combout\(0),
	datad => \aProcessor|RM|Q\(16),
	combout => \aProcessor|displayAll|Mux10~10_combout\);

-- Location: LCCOMB_X27_Y16_N8
\aProcessor|displayAll|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~11_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~10_combout\) # ((\aProcessor|displayAll|Mux28~14_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux28~14_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(16),
	datad => \aProcessor|displayAll|Mux10~10_combout\,
	combout => \aProcessor|displayAll|Mux10~11_combout\);

-- Location: LCCOMB_X27_Y16_N6
\aProcessor|displayAll|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~3_combout\ = (\switch~combout\(3) & ((\aProcessor|displayAll|Mux10~11_combout\) # ((\aProcessor|displayAll|Mux10~36_combout\)))) # (!\switch~combout\(3) & (((\aProcessor|displayAll|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~11_combout\,
	datab => \aProcessor|displayAll|Mux15~2_combout\,
	datac => \aProcessor|displayAll|Mux10~36_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux15~3_combout\);

-- Location: LCFF_X20_Y15_N17
\aProcessor|RegFile|R[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][17]~regout\);

-- Location: LCFF_X21_Y15_N27
\aProcessor|RegFile|R[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][17]~regout\);

-- Location: LCFF_X21_Y15_N21
\aProcessor|RegFile|R[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[20][17]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][17]~regout\);

-- Location: LCCOMB_X21_Y15_N26
\aProcessor|displayAll|HexDisplay32Bits[17]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~225_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[21][17]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[20][17]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[20][17]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][17]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~225_combout\);

-- Location: LCFF_X20_Y15_N15
\aProcessor|RegFile|R[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][17]~regout\);

-- Location: LCCOMB_X20_Y15_N16
\aProcessor|displayAll|HexDisplay32Bits[17]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~226_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~225_combout\ & ((\aProcessor|RegFile|R[23][17]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~225_combout\ & 
-- (((\aProcessor|RegFile|R[22][17]~regout\ & \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~225_combout\,
	datab => \aProcessor|RegFile|R[23][17]~regout\,
	datac => \aProcessor|RegFile|R[22][17]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~226_combout\);

-- Location: LCFF_X22_Y12_N21
\aProcessor|RegFile|R[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][17]~regout\);

-- Location: LCFF_X20_Y16_N1
\aProcessor|RegFile|R[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][17]~regout\);

-- Location: LCFF_X20_Y16_N19
\aProcessor|RegFile|R[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][17]~regout\);

-- Location: LCCOMB_X20_Y16_N0
\aProcessor|displayAll|HexDisplay32Bits[17]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~227_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[26][17]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[24][17]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[24][17]~regout\,
	datac => \aProcessor|RegFile|R[26][17]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~227_combout\);

-- Location: LCFF_X22_Y13_N27
\aProcessor|RegFile|R[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[27][17]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][17]~regout\);

-- Location: LCCOMB_X22_Y12_N20
\aProcessor|displayAll|HexDisplay32Bits[17]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~228_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[17]~227_combout\ & ((\aProcessor|RegFile|R[27][17]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~227_combout\ & 
-- (\aProcessor|RegFile|R[25][17]~regout\)))) # (!\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[17]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~227_combout\,
	datac => \aProcessor|RegFile|R[25][17]~regout\,
	datad => \aProcessor|RegFile|R[27][17]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~228_combout\);

-- Location: LCFF_X18_Y13_N29
\aProcessor|RegFile|R[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][17]~regout\);

-- Location: LCFF_X19_Y13_N5
\aProcessor|RegFile|R[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][17]~regout\);

-- Location: LCFF_X19_Y13_N19
\aProcessor|RegFile|R[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][17]~regout\);

-- Location: LCCOMB_X19_Y13_N4
\aProcessor|displayAll|HexDisplay32Bits[17]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~229_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[18][17]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[18][17]~regout\,
	datad => \aProcessor|RegFile|R[16][17]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~229_combout\);

-- Location: LCFF_X18_Y13_N19
\aProcessor|RegFile|R[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][17]~regout\);

-- Location: LCCOMB_X18_Y13_N28
\aProcessor|displayAll|HexDisplay32Bits[17]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~230_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~229_combout\ & ((\aProcessor|RegFile|R[19][17]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~229_combout\ & 
-- (((\aProcessor|RegFile|R[17][17]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~229_combout\,
	datab => \aProcessor|RegFile|R[19][17]~regout\,
	datac => \aProcessor|RegFile|R[17][17]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~230_combout\);

-- Location: LCCOMB_X21_Y17_N0
\aProcessor|displayAll|HexDisplay32Bits[17]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~231_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|displayAll|HexDisplay32Bits[17]~228_combout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[17]~230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~230_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~228_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~231_combout\);

-- Location: LCFF_X22_Y15_N17
\aProcessor|RegFile|R[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][17]~regout\);

-- Location: LCFF_X24_Y11_N27
\aProcessor|RegFile|R[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][17]~regout\);

-- Location: LCFF_X24_Y11_N5
\aProcessor|RegFile|R[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][17]~regout\);

-- Location: LCCOMB_X24_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[17]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~232_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[29][17]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[28][17]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[28][17]~regout\,
	datac => \aProcessor|RegFile|R[29][17]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~232_combout\);

-- Location: LCFF_X22_Y15_N19
\aProcessor|RegFile|R[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][17]~regout\);

-- Location: LCCOMB_X22_Y15_N16
\aProcessor|displayAll|HexDisplay32Bits[17]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~233_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[17]~232_combout\ & (\aProcessor|RegFile|R[31][17]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~232_combout\ & 
-- ((\aProcessor|RegFile|R[30][17]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[17]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[31][17]~regout\,
	datac => \aProcessor|RegFile|R[30][17]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~232_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~233_combout\);

-- Location: LCCOMB_X21_Y17_N18
\aProcessor|displayAll|HexDisplay32Bits[17]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~234_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~231_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[17]~233_combout\) # (!\switch~combout\(15))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~231_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~226_combout\ & ((\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~226_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~231_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~233_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~234_combout\);

-- Location: LCFF_X19_Y9_N21
\aProcessor|RegFile|R[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][17]~regout\);

-- Location: LCFF_X16_Y13_N9
\aProcessor|RegFile|R[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][17]~regout\);

-- Location: LCFF_X16_Y13_N31
\aProcessor|RegFile|R[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][17]~regout\);

-- Location: LCCOMB_X16_Y13_N8
\aProcessor|displayAll|HexDisplay32Bits[17]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~235_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[9][17]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[1][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][17]~regout\,
	datad => \aProcessor|RegFile|R[1][17]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~235_combout\);

-- Location: LCFF_X19_Y9_N3
\aProcessor|RegFile|R[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][17]~regout\);

-- Location: LCCOMB_X19_Y9_N20
\aProcessor|displayAll|HexDisplay32Bits[17]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~236_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~235_combout\ & (((\aProcessor|RegFile|R[13][17]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~235_combout\ & 
-- (\switch~combout\(15) & (\aProcessor|RegFile|R[5][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~235_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[5][17]~regout\,
	datad => \aProcessor|RegFile|R[13][17]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~236_combout\);

-- Location: LCFF_X15_Y12_N29
\aProcessor|RegFile|R[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][17]~regout\);

-- Location: LCFF_X16_Y9_N27
\aProcessor|RegFile|R[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][17]~regout\);

-- Location: LCFF_X16_Y9_N13
\aProcessor|RegFile|R[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][17]~regout\);

-- Location: LCCOMB_X16_Y9_N26
\aProcessor|displayAll|HexDisplay32Bits[17]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~237_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[6][17]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[2][17]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[2][17]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[6][17]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~237_combout\);

-- Location: LCFF_X15_Y12_N31
\aProcessor|RegFile|R[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][17]~regout\);

-- Location: LCCOMB_X15_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[17]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~238_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~237_combout\ & ((\aProcessor|RegFile|R[14][17]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~237_combout\ & 
-- (((\aProcessor|RegFile|R[10][17]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~237_combout\,
	datab => \aProcessor|RegFile|R[14][17]~regout\,
	datac => \aProcessor|RegFile|R[10][17]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~238_combout\);

-- Location: LCFF_X23_Y12_N15
\aProcessor|RegFile|R[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][17]~regout\);

-- Location: LCFF_X24_Y12_N11
\aProcessor|RegFile|R[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][17]~regout\);

-- Location: LCFF_X23_Y9_N11
\aProcessor|RegFile|R[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][17]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][17]~regout\);

-- Location: LCCOMB_X24_Y12_N10
\aProcessor|displayAll|HexDisplay32Bits[17]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~239_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[4][17]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[0][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][17]~regout\,
	datac => \aProcessor|RegFile|R[4][17]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~239_combout\);

-- Location: LCFF_X23_Y10_N17
\aProcessor|RegFile|R[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][17]~regout\);

-- Location: LCCOMB_X23_Y12_N14
\aProcessor|displayAll|HexDisplay32Bits[17]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~240_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~239_combout\ & (((\aProcessor|RegFile|R[12][17]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~239_combout\ & 
-- (\switch~combout\(16) & (\aProcessor|RegFile|R[8][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~239_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][17]~regout\,
	datad => \aProcessor|RegFile|R[12][17]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~240_combout\);

-- Location: LCCOMB_X25_Y12_N30
\aProcessor|displayAll|HexDisplay32Bits[17]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~241_combout\ = (\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[17]~238_combout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[17]~240_combout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~240_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~238_combout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~241_combout\);

-- Location: LCFF_X21_Y12_N13
\aProcessor|RegFile|R[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][17]~regout\);

-- Location: LCFF_X21_Y8_N23
\aProcessor|RegFile|R[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][17]~regout\);

-- Location: LCFF_X19_Y8_N1
\aProcessor|RegFile|R[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][17]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][17]~regout\);

-- Location: LCCOMB_X21_Y8_N22
\aProcessor|displayAll|HexDisplay32Bits[17]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~242_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[11][17]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[3][17]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][17]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][17]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~242_combout\);

-- Location: LCFF_X21_Y12_N7
\aProcessor|RegFile|R[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][17]~regout\);

-- Location: LCCOMB_X21_Y12_N12
\aProcessor|displayAll|HexDisplay32Bits[17]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~243_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[17]~242_combout\ & (\aProcessor|RegFile|R[15][17]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~242_combout\ & 
-- ((\aProcessor|RegFile|R[7][17]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[17]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][17]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[7][17]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~242_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~243_combout\);

-- Location: LCCOMB_X25_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[17]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~244_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[17]~241_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~243_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~241_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~236_combout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[17]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~243_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~236_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~241_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~244_combout\);

-- Location: LCCOMB_X24_Y15_N2
\aProcessor|displayAll|HexDisplay32Bits[17]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~245_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~17_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|Mux28~88_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~245_combout\);

-- Location: LCCOMB_X24_Y16_N20
\aProcessor|displayAll|HexDisplay32Bits[17]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~246_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~245_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[17]~244_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~245_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~234_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~234_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~245_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~244_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~246_combout\);

-- Location: LCCOMB_X22_Y16_N16
\aProcessor|displayAll|HexDisplay32Bits[17]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~247_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~246_combout\ & !\switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~246_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~247_combout\);

-- Location: LCCOMB_X29_Y14_N24
\aProcessor|displayAll|HexDisplay32Bits[17]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~248_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|RB|Q\(17))) # (!\switch~combout\(1) & ((\aProcessor|IR|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RB|Q\(17),
	datac => \aProcessor|IR|Q\(23),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~248_combout\);

-- Location: LCCOMB_X33_Y17_N16
\aProcessor|displayAll|HexDisplay32Bits[17]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~249_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|HexDisplay32Bits[17]~248_combout\ & ((\aProcessor|RZ|Q\(17)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~248_combout\ & 
-- (\aProcessor|RA|Q\(17))))) # (!\switch~combout\(0) & (((\aProcessor|displayAll|HexDisplay32Bits[17]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(17),
	datab => \aProcessor|RZ|Q\(17),
	datac => \switch~combout\(0),
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~248_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~249_combout\);

-- Location: LCFF_X18_Y11_N25
\aProcessor|RegFile|R[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][18]~regout\);

-- Location: LCFF_X22_Y12_N7
\aProcessor|RegFile|R[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][18]~regout\);

-- Location: LCFF_X22_Y14_N29
\aProcessor|RegFile|R[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][18]~regout\);

-- Location: LCCOMB_X22_Y12_N6
\aProcessor|displayAll|HexDisplay32Bits[18]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~253_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][18]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][18]~regout\,
	datad => \aProcessor|RegFile|R[24][18]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~253_combout\);

-- Location: LCFF_X15_Y13_N5
\aProcessor|RegFile|R[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[27][18]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][18]~regout\);

-- Location: LCCOMB_X18_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[18]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~254_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~253_combout\ & (\aProcessor|RegFile|R[27][18]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~253_combout\ & 
-- ((\aProcessor|RegFile|R[26][18]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[18]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[27][18]~regout\,
	datac => \aProcessor|RegFile|R[26][18]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~253_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~254_combout\);

-- Location: LCFF_X20_Y11_N21
\aProcessor|RegFile|R[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][18]~regout\);

-- Location: LCFF_X18_Y11_N3
\aProcessor|RegFile|R[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][18]~regout\);

-- Location: LCFF_X19_Y15_N19
\aProcessor|RegFile|R[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][18]~regout\);

-- Location: LCCOMB_X18_Y11_N2
\aProcessor|displayAll|HexDisplay32Bits[18]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~255_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[22][18]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[20][18]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[20][18]~regout\,
	datac => \aProcessor|RegFile|R[22][18]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~255_combout\);

-- Location: LCFF_X21_Y11_N5
\aProcessor|RegFile|R[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][18]~regout\);

-- Location: LCCOMB_X20_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[18]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~256_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~255_combout\ & ((\aProcessor|RegFile|R[23][18]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~255_combout\ & 
-- (\aProcessor|RegFile|R[21][18]~regout\)))) # (!\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[18]~255_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~255_combout\,
	datac => \aProcessor|RegFile|R[21][18]~regout\,
	datad => \aProcessor|RegFile|R[23][18]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~256_combout\);

-- Location: LCFF_X18_Y15_N15
\aProcessor|RegFile|R[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][18]~regout\);

-- Location: LCFF_X17_Y14_N31
\aProcessor|RegFile|R[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][18]~regout\);

-- Location: LCFF_X17_Y14_N1
\aProcessor|RegFile|R[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][18]~regout\);

-- Location: LCCOMB_X17_Y14_N30
\aProcessor|displayAll|HexDisplay32Bits[18]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~257_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[17][18]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][18]~regout\,
	datad => \aProcessor|RegFile|R[16][18]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~257_combout\);

-- Location: LCFF_X18_Y15_N25
\aProcessor|RegFile|R[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][18]~regout\);

-- Location: LCCOMB_X18_Y15_N14
\aProcessor|displayAll|HexDisplay32Bits[18]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~258_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~257_combout\ & ((\aProcessor|RegFile|R[19][18]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~257_combout\ & 
-- (\aProcessor|RegFile|R[18][18]~regout\)))) # (!\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[18]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~257_combout\,
	datac => \aProcessor|RegFile|R[18][18]~regout\,
	datad => \aProcessor|RegFile|R[19][18]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~258_combout\);

-- Location: LCCOMB_X19_Y8_N2
\aProcessor|displayAll|HexDisplay32Bits[18]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~259_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[18]~256_combout\)) # (!\switch~combout\(15) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[18]~258_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~256_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~258_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~259_combout\);

-- Location: LCFF_X22_Y12_N17
\aProcessor|RegFile|R[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][18]~regout\);

-- Location: LCFF_X24_Y10_N25
\aProcessor|RegFile|R[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][18]~regout\);

-- Location: LCFF_X24_Y10_N31
\aProcessor|RegFile|R[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][18]~regout\);

-- Location: LCCOMB_X24_Y10_N24
\aProcessor|displayAll|HexDisplay32Bits[18]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~260_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[30][18]~regout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|RegFile|R[28][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[30][18]~regout\,
	datad => \aProcessor|RegFile|R[28][18]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~260_combout\);

-- Location: LCFF_X22_Y13_N13
\aProcessor|RegFile|R[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][18]~regout\);

-- Location: LCCOMB_X22_Y12_N16
\aProcessor|displayAll|HexDisplay32Bits[18]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~261_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~260_combout\ & (\aProcessor|RegFile|R[31][18]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~260_combout\ & 
-- ((\aProcessor|RegFile|R[29][18]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[18]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[31][18]~regout\,
	datac => \aProcessor|RegFile|R[29][18]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~260_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~261_combout\);

-- Location: LCCOMB_X19_Y8_N24
\aProcessor|displayAll|HexDisplay32Bits[18]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~262_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~259_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~261_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~259_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~254_combout\)))) # (!\switch~combout\(16) & (\aProcessor|displayAll|HexDisplay32Bits[18]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~259_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~254_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~261_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~262_combout\);

-- Location: LCFF_X19_Y11_N13
\aProcessor|RegFile|R[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][18]~regout\);

-- Location: LCFF_X17_Y9_N23
\aProcessor|RegFile|R[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][18]~regout\);

-- Location: LCFF_X17_Y9_N9
\aProcessor|RegFile|R[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][18]~regout\);

-- Location: LCCOMB_X17_Y9_N22
\aProcessor|displayAll|HexDisplay32Bits[18]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~263_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[10][18]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[2][18]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[2][18]~regout\,
	datac => \aProcessor|RegFile|R[10][18]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~263_combout\);

-- Location: LCFF_X16_Y12_N15
\aProcessor|RegFile|R[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][18]~regout\);

-- Location: LCCOMB_X19_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[18]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~264_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~263_combout\ & (\aProcessor|RegFile|R[14][18]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~263_combout\ & 
-- ((\aProcessor|RegFile|R[6][18]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[18]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[14][18]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[6][18]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~263_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~264_combout\);

-- Location: LCFF_X18_Y10_N15
\aProcessor|RegFile|R[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][18]~regout\);

-- Location: LCFF_X19_Y10_N25
\aProcessor|RegFile|R[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][18]~regout\);

-- Location: LCFF_X19_Y10_N7
\aProcessor|RegFile|R[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][18]~regout\);

-- Location: LCCOMB_X19_Y10_N24
\aProcessor|displayAll|HexDisplay32Bits[18]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~265_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[5][18]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[5][18]~regout\,
	datad => \aProcessor|RegFile|R[1][18]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~265_combout\);

-- Location: LCFF_X18_Y10_N25
\aProcessor|RegFile|R[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][18]~regout\);

-- Location: LCCOMB_X18_Y10_N14
\aProcessor|displayAll|HexDisplay32Bits[18]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~266_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~265_combout\ & (\aProcessor|RegFile|R[13][18]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~265_combout\ & 
-- ((\aProcessor|RegFile|R[9][18]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[18]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[13][18]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][18]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~265_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~266_combout\);

-- Location: LCFF_X24_Y12_N5
\aProcessor|RegFile|R[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][18]~regout\);

-- Location: LCFF_X23_Y12_N13
\aProcessor|RegFile|R[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][18]~regout\);

-- Location: LCFF_X18_Y12_N25
\aProcessor|RegFile|R[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][18]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][18]~regout\);

-- Location: LCCOMB_X23_Y12_N12
\aProcessor|displayAll|HexDisplay32Bits[18]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~267_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[8][18]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[0][18]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[0][18]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][18]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~267_combout\);

-- Location: LCFF_X24_Y12_N27
\aProcessor|RegFile|R[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][18]~regout\);

-- Location: LCCOMB_X24_Y12_N4
\aProcessor|displayAll|HexDisplay32Bits[18]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~268_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~267_combout\ & ((\aProcessor|RegFile|R[12][18]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~267_combout\ & 
-- (((\aProcessor|RegFile|R[4][18]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~267_combout\,
	datab => \aProcessor|RegFile|R[12][18]~regout\,
	datac => \aProcessor|RegFile|R[4][18]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~268_combout\);

-- Location: LCCOMB_X22_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[18]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~269_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[18]~266_combout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[18]~268_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~266_combout\,
	datac => \switch~combout\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~268_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~269_combout\);

-- Location: LCFF_X21_Y8_N29
\aProcessor|RegFile|R[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][18]~regout\);

-- Location: LCFF_X20_Y8_N11
\aProcessor|RegFile|R[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][18]~regout\);

-- Location: LCFF_X20_Y8_N17
\aProcessor|RegFile|R[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][18]~regout\);

-- Location: LCCOMB_X20_Y8_N10
\aProcessor|displayAll|HexDisplay32Bits[18]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~270_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[7][18]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[3][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][18]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[7][18]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~270_combout\);

-- Location: LCFF_X21_Y8_N7
\aProcessor|RegFile|R[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][18]~regout\);

-- Location: LCCOMB_X21_Y8_N28
\aProcessor|displayAll|HexDisplay32Bits[18]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~271_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~270_combout\ & ((\aProcessor|RegFile|R[15][18]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~270_combout\ & 
-- (((\aProcessor|RegFile|R[11][18]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][18]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~270_combout\,
	datac => \aProcessor|RegFile|R[11][18]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~271_combout\);

-- Location: LCCOMB_X22_Y11_N8
\aProcessor|displayAll|HexDisplay32Bits[18]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~272_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~269_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~271_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~269_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~264_combout\)))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[18]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~264_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~271_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~269_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~272_combout\);

-- Location: LCCOMB_X23_Y13_N4
\aProcessor|displayAll|HexDisplay32Bits[18]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~273_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~18_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|Mux28~88_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~273_combout\);

-- Location: LCCOMB_X22_Y13_N14
\aProcessor|displayAll|HexDisplay32Bits[18]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~274_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~273_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[18]~272_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~273_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~262_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~273_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~262_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~272_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~274_combout\);

-- Location: LCCOMB_X22_Y16_N24
\aProcessor|displayAll|HexDisplay32Bits[18]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~275_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~274_combout\ & !\switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~274_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~275_combout\);

-- Location: LCFF_X18_Y11_N17
\aProcessor|RegFile|R[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][19]~regout\);

-- Location: LCFF_X21_Y15_N23
\aProcessor|RegFile|R[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][19]~regout\);

-- Location: LCFF_X21_Y15_N17
\aProcessor|RegFile|R[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][19]~regout\);

-- Location: LCCOMB_X21_Y15_N22
\aProcessor|displayAll|HexDisplay32Bits[19]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~281_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[21][19]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[20][19]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[20][19]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][19]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~281_combout\);

-- Location: LCFF_X21_Y11_N23
\aProcessor|RegFile|R[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][19]~regout\);

-- Location: LCCOMB_X18_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[19]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~282_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[19]~281_combout\ & (\aProcessor|RegFile|R[23][19]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~281_combout\ & 
-- ((\aProcessor|RegFile|R[22][19]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[19]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[23][19]~regout\,
	datac => \aProcessor|RegFile|R[22][19]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~281_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~282_combout\);

-- Location: LCFF_X20_Y16_N7
\aProcessor|RegFile|R[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][19]~regout\);

-- Location: LCFF_X15_Y13_N27
\aProcessor|RegFile|R[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[27][19]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][19]~regout\);

-- Location: LCFF_X18_Y13_N3
\aProcessor|RegFile|R[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][19]~regout\);

-- Location: LCFF_X15_Y12_N5
\aProcessor|RegFile|R[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][19]~regout\);

-- Location: LCFF_X16_Y9_N23
\aProcessor|RegFile|R[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][19]~regout\);

-- Location: LCFF_X16_Y9_N21
\aProcessor|RegFile|R[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][19]~regout\);

-- Location: LCCOMB_X16_Y9_N22
\aProcessor|displayAll|HexDisplay32Bits[19]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~293_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[6][19]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[2][19]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[2][19]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[6][19]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~293_combout\);

-- Location: LCFF_X15_Y12_N3
\aProcessor|RegFile|R[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][19]~regout\);

-- Location: LCCOMB_X15_Y12_N4
\aProcessor|displayAll|HexDisplay32Bits[19]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~294_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[19]~293_combout\ & ((\aProcessor|RegFile|R[14][19]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~293_combout\ & 
-- (((\aProcessor|RegFile|R[10][19]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[14][19]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~293_combout\,
	datac => \aProcessor|RegFile|R[10][19]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~294_combout\);

-- Location: LCFF_X22_Y10_N21
\aProcessor|RegFile|R[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][19]~regout\);

-- Location: LCFF_X21_Y12_N29
\aProcessor|RegFile|R[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][19]~regout\);

-- Location: LCFF_X21_Y8_N1
\aProcessor|RegFile|R[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][19]~regout\);

-- Location: LCFF_X19_Y8_N11
\aProcessor|RegFile|R[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][19]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][19]~regout\);

-- Location: LCCOMB_X21_Y8_N0
\aProcessor|displayAll|HexDisplay32Bits[19]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~298_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[11][19]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[3][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][19]~regout\,
	datad => \aProcessor|RegFile|R[3][19]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~298_combout\);

-- Location: LCFF_X21_Y12_N19
\aProcessor|RegFile|R[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][19]~regout\);

-- Location: LCCOMB_X21_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[19]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~299_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[19]~298_combout\ & (((\aProcessor|RegFile|R[15][19]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~298_combout\ & 
-- (\switch~combout\(15) & (\aProcessor|RegFile|R[7][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[19]~298_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[7][19]~regout\,
	datad => \aProcessor|RegFile|R[15][19]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~299_combout\);

-- Location: LCCOMB_X23_Y13_N22
\aProcessor|displayAll|HexDisplay32Bits[19]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~301_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~19_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|Mux28~88_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~301_combout\);

-- Location: LCCOMB_X28_Y16_N22
\aProcessor|displayAll|HexDisplay32Bits[19]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~304_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|RB|Q\(19)))) # (!\switch~combout\(1) & (\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \switch~combout\(0),
	datac => \aProcessor|RB|Q\(19),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~304_combout\);

-- Location: LCCOMB_X29_Y16_N20
\aProcessor|displayAll|HexDisplay32Bits[19]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~305_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|HexDisplay32Bits[19]~304_combout\ & ((\aProcessor|RZ|Q\(19)))) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~304_combout\ & 
-- (\aProcessor|RA|Q\(19))))) # (!\switch~combout\(0) & (((\aProcessor|displayAll|HexDisplay32Bits[19]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(19),
	datab => \aProcessor|RZ|Q\(19),
	datac => \switch~combout\(0),
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~304_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~305_combout\);

-- Location: LCCOMB_X28_Y16_N0
\aProcessor|displayAll|HexDisplay32Bits[19]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~306_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (\aProcessor|RM|Q\(19)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[19]~305_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|RM|Q\(19),
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~305_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~306_combout\);

-- Location: LCCOMB_X24_Y16_N26
\aProcessor|displayAll|HexDisplay32Bits[19]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~307_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~306_combout\ & ((\aProcessor|RY|Q\(19)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[19]~306_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(19))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~306_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(19),
	datad => \aProcessor|RY|Q\(19),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~307_combout\);

-- Location: LCFF_X18_Y11_N31
\aProcessor|RegFile|R[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][20]~regout\);

-- Location: LCFF_X18_Y11_N21
\aProcessor|RegFile|R[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][20]~regout\);

-- Location: LCFF_X19_Y14_N5
\aProcessor|RegFile|R[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][20]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][20]~regout\);

-- Location: LCCOMB_X18_Y11_N20
\aProcessor|RegFile|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~0_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[26][20]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[26][20]~regout\,
	datad => \aProcessor|RegFile|R[18][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~0_combout\);

-- Location: LCFF_X24_Y10_N1
\aProcessor|RegFile|R[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[30][20]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][20]~regout\);

-- Location: LCCOMB_X18_Y11_N30
\aProcessor|RegFile|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~1_combout\ = (\aProcessor|RegFile|Mux11~0_combout\ & (((\aProcessor|RegFile|R[30][20]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux11~0_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[22][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux11~0_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][20]~regout\,
	datad => \aProcessor|RegFile|R[30][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~1_combout\);

-- Location: LCFF_X22_Y12_N31
\aProcessor|RegFile|R[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][20]~regout\);

-- Location: LCFF_X21_Y13_N3
\aProcessor|RegFile|R[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][20]~regout\);

-- Location: LCFF_X17_Y13_N7
\aProcessor|RegFile|R[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][20]~regout\);

-- Location: LCCOMB_X21_Y13_N2
\aProcessor|RegFile|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~2_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[21][20]~regout\))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[17][20]~regout\,
	datac => \aProcessor|RegFile|R[21][20]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux11~2_combout\);

-- Location: LCFF_X22_Y12_N5
\aProcessor|RegFile|R[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][20]~regout\);

-- Location: LCCOMB_X22_Y12_N30
\aProcessor|RegFile|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~3_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux11~2_combout\ & (\aProcessor|RegFile|R[29][20]~regout\)) # (!\aProcessor|RegFile|Mux11~2_combout\ & ((\aProcessor|RegFile|R[25][20]~regout\))))) # 
-- (!\switch~combout\(16) & (((\aProcessor|RegFile|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[29][20]~regout\,
	datac => \aProcessor|RegFile|R[25][20]~regout\,
	datad => \aProcessor|RegFile|Mux11~2_combout\,
	combout => \aProcessor|RegFile|Mux11~3_combout\);

-- Location: LCFF_X21_Y14_N25
\aProcessor|RegFile|R[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][20]~regout\);

-- Location: LCFF_X21_Y14_N11
\aProcessor|RegFile|R[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][20]~regout\);

-- Location: LCFF_X18_Y16_N5
\aProcessor|RegFile|R[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[16][20]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][20]~regout\);

-- Location: LCCOMB_X21_Y14_N10
\aProcessor|RegFile|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~4_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[24][20]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[24][20]~regout\,
	datad => \aProcessor|RegFile|R[16][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~4_combout\);

-- Location: LCFF_X24_Y14_N25
\aProcessor|RegFile|R[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][20]~regout\);

-- Location: LCCOMB_X21_Y14_N24
\aProcessor|RegFile|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~5_combout\ = (\aProcessor|RegFile|Mux11~4_combout\ & (((\aProcessor|RegFile|R[28][20]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux11~4_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[20][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux11~4_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][20]~regout\,
	datad => \aProcessor|RegFile|R[28][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~5_combout\);

-- Location: LCCOMB_X21_Y14_N8
\aProcessor|RegFile|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~6_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|Mux11~3_combout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|Mux11~5_combout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux11~5_combout\,
	datab => \aProcessor|RegFile|Mux11~3_combout\,
	datac => \switch~combout\(13),
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux11~6_combout\);

-- Location: LCFF_X22_Y13_N17
\aProcessor|RegFile|R[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][20]~regout\);

-- Location: LCFF_X21_Y13_N29
\aProcessor|RegFile|R[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][20]~regout\);

-- Location: LCFF_X17_Y13_N21
\aProcessor|RegFile|R[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][20]~regout\);

-- Location: LCCOMB_X21_Y13_N28
\aProcessor|RegFile|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~7_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[23][20]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[19][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][20]~regout\,
	datad => \aProcessor|RegFile|R[19][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~7_combout\);

-- Location: LCFF_X22_Y13_N11
\aProcessor|RegFile|R[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][20]~regout\);

-- Location: LCCOMB_X22_Y13_N16
\aProcessor|RegFile|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~8_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux11~7_combout\ & (\aProcessor|RegFile|R[31][20]~regout\)) # (!\aProcessor|RegFile|Mux11~7_combout\ & ((\aProcessor|RegFile|R[27][20]~regout\))))) # 
-- (!\switch~combout\(16) & (((\aProcessor|RegFile|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[31][20]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][20]~regout\,
	datad => \aProcessor|RegFile|Mux11~7_combout\,
	combout => \aProcessor|RegFile|Mux11~8_combout\);

-- Location: LCCOMB_X16_Y12_N12
\aProcessor|RegFile|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~9_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux11~6_combout\ & (\aProcessor|RegFile|Mux11~8_combout\)) # (!\aProcessor|RegFile|Mux11~6_combout\ & ((\aProcessor|RegFile|Mux11~1_combout\))))) # (!\switch~combout\(14) 
-- & (((\aProcessor|RegFile|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|Mux11~8_combout\,
	datac => \aProcessor|RegFile|Mux11~1_combout\,
	datad => \aProcessor|RegFile|Mux11~6_combout\,
	combout => \aProcessor|RegFile|Mux11~9_combout\);

-- Location: LCFF_X17_Y9_N15
\aProcessor|RegFile|R[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][20]~regout\);

-- Location: LCFF_X17_Y12_N29
\aProcessor|RegFile|R[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][20]~regout\);

-- Location: LCFF_X25_Y12_N15
\aProcessor|RegFile|R[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[8][20]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][20]~regout\);

-- Location: LCCOMB_X17_Y12_N28
\aProcessor|RegFile|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~10_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[9][20]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[8][20]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[8][20]~regout\,
	datac => \aProcessor|RegFile|R[9][20]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux11~10_combout\);

-- Location: LCFF_X17_Y8_N5
\aProcessor|RegFile|R[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][20]~regout\);

-- Location: LCCOMB_X17_Y9_N14
\aProcessor|RegFile|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~11_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux11~10_combout\ & (\aProcessor|RegFile|R[11][20]~regout\)) # (!\aProcessor|RegFile|Mux11~10_combout\ & ((\aProcessor|RegFile|R[10][20]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[11][20]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][20]~regout\,
	datad => \aProcessor|RegFile|Mux11~10_combout\,
	combout => \aProcessor|RegFile|Mux11~11_combout\);

-- Location: LCFF_X19_Y10_N17
\aProcessor|RegFile|R[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][20]~regout\);

-- Location: LCFF_X19_Y11_N7
\aProcessor|RegFile|R[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][20]~regout\);

-- Location: LCFF_X23_Y11_N15
\aProcessor|RegFile|R[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[4][20]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][20]~regout\);

-- Location: LCCOMB_X19_Y11_N6
\aProcessor|RegFile|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~12_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[6][20]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[6][20]~regout\,
	datad => \aProcessor|RegFile|R[4][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~12_combout\);

-- Location: LCFF_X21_Y12_N17
\aProcessor|RegFile|R[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[7][20]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][20]~regout\);

-- Location: LCCOMB_X19_Y10_N16
\aProcessor|RegFile|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~13_combout\ = (\aProcessor|RegFile|Mux11~12_combout\ & ((\aProcessor|RegFile|R[7][20]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux11~12_combout\ & (((\aProcessor|RegFile|R[5][20]~regout\ & 
-- \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[7][20]~regout\,
	datab => \aProcessor|RegFile|Mux11~12_combout\,
	datac => \aProcessor|RegFile|R[5][20]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux11~13_combout\);

-- Location: LCFF_X17_Y9_N5
\aProcessor|RegFile|R[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][20]~regout\);

-- Location: LCFF_X14_Y12_N13
\aProcessor|RegFile|R[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][20]~regout\);

-- Location: LCFF_X14_Y12_N11
\aProcessor|RegFile|R[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][20]~regout\);

-- Location: LCCOMB_X14_Y12_N12
\aProcessor|RegFile|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~14_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[1][20]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[0][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][20]~regout\,
	datad => \aProcessor|RegFile|R[0][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~14_combout\);

-- Location: LCFF_X19_Y8_N13
\aProcessor|RegFile|R[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][20]~regout\);

-- Location: LCCOMB_X17_Y9_N4
\aProcessor|RegFile|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~15_combout\ = (\aProcessor|RegFile|Mux11~14_combout\ & ((\aProcessor|RegFile|R[3][20]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|RegFile|Mux11~14_combout\ & (((\aProcessor|RegFile|R[2][20]~regout\ & 
-- \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][20]~regout\,
	datab => \aProcessor|RegFile|Mux11~14_combout\,
	datac => \aProcessor|RegFile|R[2][20]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux11~15_combout\);

-- Location: LCCOMB_X17_Y9_N2
\aProcessor|RegFile|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~16_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|Mux11~13_combout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux11~15_combout\,
	datac => \aProcessor|RegFile|Mux11~13_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux11~16_combout\);

-- Location: LCFF_X22_Y8_N5
\aProcessor|RegFile|R[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][20]~regout\);

-- Location: LCFF_X16_Y12_N23
\aProcessor|RegFile|R[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][20]~regout\);

-- Location: LCFF_X22_Y10_N3
\aProcessor|RegFile|R[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][20]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][20]~regout\);

-- Location: LCCOMB_X16_Y12_N22
\aProcessor|RegFile|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~17_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[14][20]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[14][20]~regout\,
	datad => \aProcessor|RegFile|R[12][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~17_combout\);

-- Location: LCFF_X22_Y8_N7
\aProcessor|RegFile|R[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][20]~regout\);

-- Location: LCCOMB_X22_Y8_N4
\aProcessor|RegFile|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~18_combout\ = (\aProcessor|RegFile|Mux11~17_combout\ & (((\aProcessor|RegFile|R[15][20]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux11~17_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[13][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux11~17_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][20]~regout\,
	datad => \aProcessor|RegFile|R[15][20]~regout\,
	combout => \aProcessor|RegFile|Mux11~18_combout\);

-- Location: LCCOMB_X16_Y12_N16
\aProcessor|RegFile|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux11~19_combout\ = (\aProcessor|RegFile|Mux11~16_combout\ & (((\aProcessor|RegFile|Mux11~18_combout\) # (!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux11~16_combout\ & (\aProcessor|RegFile|Mux11~11_combout\ & 
-- ((\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux11~16_combout\,
	datab => \aProcessor|RegFile|Mux11~11_combout\,
	datac => \aProcessor|RegFile|Mux11~18_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux11~19_combout\);

-- Location: LCCOMB_X16_Y12_N10
\aProcessor|displayAll|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~12_combout\ = (\switch~combout\(1) & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux11~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux11~19_combout\,
	datab => \switch~combout\(17),
	datac => \switch~combout\(1),
	datad => \aProcessor|RegFile|Mux11~9_combout\,
	combout => \aProcessor|displayAll|Mux10~12_combout\);

-- Location: LCCOMB_X30_Y16_N28
\aProcessor|displayAll|Mux28~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~89_combout\ = (\switch~combout\(1) & ((\aProcessor|RB|Q\(20)) # ((\switch~combout\(0))))) # (!\switch~combout\(1) & (((\aProcessor|IR|Q\(26) & !\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(20),
	datab => \aProcessor|IR|Q\(26),
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~89_combout\);

-- Location: LCCOMB_X30_Y16_N10
\aProcessor|displayAll|Mux28~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~90_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~89_combout\ & ((\aProcessor|RZ|Q\(20)))) # (!\aProcessor|displayAll|Mux28~89_combout\ & (\aProcessor|RA|Q\(20))))) # (!\switch~combout\(0) & 
-- (\aProcessor|displayAll|Mux28~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|Mux28~89_combout\,
	datac => \aProcessor|RA|Q\(20),
	datad => \aProcessor|RZ|Q\(20),
	combout => \aProcessor|displayAll|Mux28~90_combout\);

-- Location: LCCOMB_X30_Y16_N12
\aProcessor|displayAll|Mux28~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~91_combout\ = (\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|CCR|Q\(5))) # (!\switch~combout\(1) & ((\aProcessor|InstAddGen|PC\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|CCR|Q\(5),
	datac => \switch~combout\(1),
	datad => \aProcessor|InstAddGen|PC\(20),
	combout => \aProcessor|displayAll|Mux28~91_combout\);

-- Location: LCCOMB_X30_Y16_N22
\aProcessor|displayAll|Mux28~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~92_combout\ = (\switch~combout\(2) & (\aProcessor|displayAll|Mux28~90_combout\)) # (!\switch~combout\(2) & (((\aProcessor|displayAll|HexDisplay32Bits[14]~184_combout\) # (\aProcessor|displayAll|Mux28~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~90_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~184_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~91_combout\,
	combout => \aProcessor|displayAll|Mux28~92_combout\);

-- Location: LCFF_X22_Y11_N7
\aProcessor|RegFile|R[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][21]~regout\);

-- Location: LCFF_X17_Y11_N3
\aProcessor|RegFile|R[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][21]~regout\);

-- Location: LCFF_X17_Y13_N19
\aProcessor|RegFile|R[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][21]~regout\);

-- Location: LCCOMB_X17_Y11_N2
\aProcessor|RegFile|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~0_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[25][21]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[25][21]~regout\,
	datad => \aProcessor|RegFile|R[17][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~0_combout\);

-- Location: LCFF_X20_Y11_N19
\aProcessor|RegFile|R[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[29][21]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][21]~regout\);

-- Location: LCCOMB_X22_Y11_N6
\aProcessor|RegFile|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~1_combout\ = (\aProcessor|RegFile|Mux10~0_combout\ & (((\aProcessor|RegFile|R[29][21]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux10~0_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[21][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux10~0_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[21][21]~regout\,
	datad => \aProcessor|RegFile|R[29][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~1_combout\);

-- Location: LCFF_X18_Y11_N19
\aProcessor|RegFile|R[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][21]~regout\);

-- Location: LCFF_X18_Y11_N9
\aProcessor|RegFile|R[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][21]~regout\);

-- Location: LCFF_X18_Y15_N11
\aProcessor|RegFile|R[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][21]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][21]~regout\);

-- Location: LCCOMB_X18_Y11_N8
\aProcessor|RegFile|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~2_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[22][21]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[18][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][21]~regout\,
	datad => \aProcessor|RegFile|R[18][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~2_combout\);

-- Location: LCFF_X24_Y10_N27
\aProcessor|RegFile|R[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[30][21]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][21]~regout\);

-- Location: LCCOMB_X18_Y11_N18
\aProcessor|RegFile|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~3_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux10~2_combout\ & ((\aProcessor|RegFile|R[30][21]~regout\))) # (!\aProcessor|RegFile|Mux10~2_combout\ & (\aProcessor|RegFile|R[26][21]~regout\)))) # 
-- (!\switch~combout\(16) & (\aProcessor|RegFile|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux10~2_combout\,
	datac => \aProcessor|RegFile|R[26][21]~regout\,
	datad => \aProcessor|RegFile|R[30][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~3_combout\);

-- Location: LCFF_X21_Y14_N7
\aProcessor|RegFile|R[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][21]~regout\);

-- Location: LCFF_X17_Y16_N15
\aProcessor|RegFile|R[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][21]~regout\);

-- Location: LCFF_X17_Y16_N9
\aProcessor|RegFile|R[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][21]~regout\);

-- Location: LCCOMB_X17_Y16_N14
\aProcessor|RegFile|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~4_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[20][21]~regout\))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[16][21]~regout\,
	datac => \aProcessor|RegFile|R[20][21]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux10~4_combout\);

-- Location: LCFF_X23_Y14_N31
\aProcessor|RegFile|R[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[28][21]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][21]~regout\);

-- Location: LCCOMB_X21_Y14_N6
\aProcessor|RegFile|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~5_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux10~4_combout\ & ((\aProcessor|RegFile|R[28][21]~regout\))) # (!\aProcessor|RegFile|Mux10~4_combout\ & (\aProcessor|RegFile|R[24][21]~regout\)))) # 
-- (!\switch~combout\(16) & (\aProcessor|RegFile|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux10~4_combout\,
	datac => \aProcessor|RegFile|R[24][21]~regout\,
	datad => \aProcessor|RegFile|R[28][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~5_combout\);

-- Location: LCCOMB_X22_Y11_N12
\aProcessor|RegFile|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~6_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|Mux10~3_combout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & (\aProcessor|RegFile|Mux10~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux10~5_combout\,
	datad => \aProcessor|RegFile|Mux10~3_combout\,
	combout => \aProcessor|RegFile|Mux10~6_combout\);

-- Location: LCFF_X21_Y11_N1
\aProcessor|RegFile|R[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][21]~regout\);

-- Location: LCFF_X22_Y13_N29
\aProcessor|RegFile|R[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][21]~regout\);

-- Location: LCFF_X18_Y13_N21
\aProcessor|RegFile|R[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][21]~regout\);

-- Location: LCCOMB_X22_Y13_N28
\aProcessor|RegFile|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~7_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[27][21]~regout\)) # (!\switch~combout\(16) & ((\aProcessor|RegFile|R[19][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][21]~regout\,
	datad => \aProcessor|RegFile|R[19][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~7_combout\);

-- Location: LCFF_X21_Y11_N7
\aProcessor|RegFile|R[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][21]~regout\);

-- Location: LCCOMB_X21_Y11_N0
\aProcessor|RegFile|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~8_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux10~7_combout\ & (\aProcessor|RegFile|R[31][21]~regout\)) # (!\aProcessor|RegFile|Mux10~7_combout\ & ((\aProcessor|RegFile|R[23][21]~regout\))))) # 
-- (!\switch~combout\(15) & (((\aProcessor|RegFile|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[31][21]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][21]~regout\,
	datad => \aProcessor|RegFile|Mux10~7_combout\,
	combout => \aProcessor|RegFile|Mux10~8_combout\);

-- Location: LCCOMB_X22_Y11_N14
\aProcessor|RegFile|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~9_combout\ = (\aProcessor|RegFile|Mux10~6_combout\ & (((\aProcessor|RegFile|Mux10~8_combout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux10~6_combout\ & (\switch~combout\(13) & 
-- ((\aProcessor|RegFile|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux10~6_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux10~8_combout\,
	datad => \aProcessor|RegFile|Mux10~1_combout\,
	combout => \aProcessor|RegFile|Mux10~9_combout\);

-- Location: LCFF_X23_Y11_N21
\aProcessor|RegFile|R[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][21]~regout\);

-- Location: LCFF_X19_Y9_N5
\aProcessor|RegFile|R[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][21]~regout\);

-- Location: LCFF_X23_Y11_N23
\aProcessor|RegFile|R[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][21]~regout\);

-- Location: LCCOMB_X19_Y9_N4
\aProcessor|RegFile|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~10_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[5][21]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[4][21]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[4][21]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[5][21]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux10~10_combout\);

-- Location: LCFF_X21_Y12_N27
\aProcessor|RegFile|R[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][21]~regout\);

-- Location: LCCOMB_X23_Y11_N20
\aProcessor|RegFile|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~11_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux10~10_combout\ & ((\aProcessor|RegFile|R[7][21]~regout\))) # (!\aProcessor|RegFile|Mux10~10_combout\ & (\aProcessor|RegFile|R[6][21]~regout\)))) # 
-- (!\switch~combout\(14) & (\aProcessor|RegFile|Mux10~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|Mux10~10_combout\,
	datac => \aProcessor|RegFile|R[6][21]~regout\,
	datad => \aProcessor|RegFile|R[7][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~11_combout\);

-- Location: LCFF_X20_Y9_N13
\aProcessor|RegFile|R[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][21]~regout\);

-- Location: LCFF_X19_Y12_N23
\aProcessor|RegFile|R[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][21]~regout\);

-- Location: LCFF_X18_Y12_N19
\aProcessor|RegFile|R[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][21]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][21]~regout\);

-- Location: LCCOMB_X19_Y12_N22
\aProcessor|RegFile|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~14_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[2][21]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[0][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][21]~regout\,
	datad => \aProcessor|RegFile|R[0][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~14_combout\);

-- Location: LCFF_X22_Y10_N17
\aProcessor|RegFile|R[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][21]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][21]~regout\);

-- Location: LCCOMB_X28_Y17_N0
\aProcessor|displayAll|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~19_combout\ = (\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|RZ|Q\(21))) # (!\switch~combout\(1) & ((\aProcessor|RA|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|RZ|Q\(21),
	datad => \aProcessor|RA|Q\(21),
	combout => \aProcessor|displayAll|Mux10~19_combout\);

-- Location: LCCOMB_X29_Y17_N16
\aProcessor|displayAll|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~20_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~19_combout\) # ((\aProcessor|RB|Q\(21) & \aProcessor|displayAll|Mux28~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(21),
	datab => \switch~combout\(2),
	datac => \aProcessor|displayAll|Mux10~19_combout\,
	datad => \aProcessor|displayAll|Mux28~55_combout\,
	combout => \aProcessor|displayAll|Mux10~20_combout\);

-- Location: LCCOMB_X29_Y17_N18
\aProcessor|displayAll|Mux10~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~21_combout\ = (\switch~combout\(0) & (\aProcessor|InstAddGen|PC\(21))) # (!\switch~combout\(0) & ((\aProcessor|IR|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(21),
	datac => \aProcessor|IR|Q\(21),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux10~21_combout\);

-- Location: LCCOMB_X29_Y17_N4
\aProcessor|displayAll|Mux10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~22_combout\ = (\aProcessor|displayAll|Mux10~20_combout\) # ((\aProcessor|displayAll|Mux10~21_combout\ & (\aProcessor|displayAll|Mux28~87_combout\ & !\switch~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~20_combout\,
	datab => \aProcessor|displayAll|Mux10~21_combout\,
	datac => \aProcessor|displayAll|Mux28~87_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux10~22_combout\);

-- Location: LCCOMB_X28_Y17_N12
\aProcessor|displayAll|Mux10~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~23_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(21)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(21),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|displayAll|Mux10~23_combout\);

-- Location: LCCOMB_X29_Y17_N2
\aProcessor|displayAll|Mux10~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~24_combout\ = (\switch~combout\(3) & (\aProcessor|displayAll|Mux10~37_combout\ & (!\switch~combout\(2)))) # (!\switch~combout\(3) & (((\aProcessor|displayAll|Mux10~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~37_combout\,
	datab => \switch~combout\(2),
	datac => \aProcessor|displayAll|Mux10~22_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux10~24_combout\);

-- Location: LCCOMB_X34_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[22]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~309_combout\ = (\aProcessor|IR|Q\(22) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~309_combout\);

-- Location: LCCOMB_X34_Y12_N10
\aProcessor|displayAll|HexDisplay32Bits[22]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~310_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (((\aProcessor|RB|Q\(22) & \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[22]~309_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~309_combout\,
	datac => \aProcessor|RB|Q\(22),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~310_combout\);

-- Location: LCFF_X20_Y17_N17
\aProcessor|RegFile|R[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][22]~regout\);

-- Location: LCFF_X21_Y16_N23
\aProcessor|RegFile|R[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][22]~regout\);

-- Location: LCFF_X21_Y16_N13
\aProcessor|RegFile|R[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][22]~regout\);

-- Location: LCCOMB_X21_Y16_N22
\aProcessor|displayAll|HexDisplay32Bits[22]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~314_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][22]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][22]~regout\,
	datad => \aProcessor|RegFile|R[24][22]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~314_combout\);

-- Location: LCFF_X20_Y17_N3
\aProcessor|RegFile|R[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][22]~regout\);

-- Location: LCCOMB_X20_Y17_N16
\aProcessor|displayAll|HexDisplay32Bits[22]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~315_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[22]~314_combout\ & (\aProcessor|RegFile|R[27][22]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~314_combout\ & 
-- ((\aProcessor|RegFile|R[26][22]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[22]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[27][22]~regout\,
	datac => \aProcessor|RegFile|R[26][22]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~314_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~315_combout\);

-- Location: LCFF_X20_Y14_N29
\aProcessor|RegFile|R[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][22]~regout\);

-- Location: LCFF_X21_Y9_N5
\aProcessor|RegFile|R[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][22]~regout\);

-- Location: LCFF_X21_Y9_N7
\aProcessor|RegFile|R[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][22]~regout\);

-- Location: LCCOMB_X21_Y9_N4
\aProcessor|displayAll|HexDisplay32Bits[22]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~316_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[22][22]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[20][22]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[20][22]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[22][22]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~316_combout\);

-- Location: LCFF_X20_Y14_N7
\aProcessor|RegFile|R[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][22]~regout\);

-- Location: LCCOMB_X20_Y14_N28
\aProcessor|displayAll|HexDisplay32Bits[22]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~317_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~316_combout\ & ((\aProcessor|RegFile|R[23][22]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~316_combout\ & 
-- (((\aProcessor|RegFile|R[21][22]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[23][22]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~316_combout\,
	datac => \aProcessor|RegFile|R[21][22]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~317_combout\);

-- Location: LCFF_X19_Y14_N3
\aProcessor|RegFile|R[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][22]~regout\);

-- Location: LCFF_X17_Y14_N23
\aProcessor|RegFile|R[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][22]~regout\);

-- Location: LCFF_X17_Y14_N25
\aProcessor|RegFile|R[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][22]~regout\);

-- Location: LCCOMB_X17_Y14_N22
\aProcessor|displayAll|HexDisplay32Bits[22]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~318_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[17][22]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[16][22]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[16][22]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][22]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~318_combout\);

-- Location: LCFF_X19_Y14_N25
\aProcessor|RegFile|R[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][22]~regout\);

-- Location: LCCOMB_X19_Y14_N2
\aProcessor|displayAll|HexDisplay32Bits[22]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~319_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~318_combout\ & ((\aProcessor|RegFile|R[19][22]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~318_combout\ & 
-- (((\aProcessor|RegFile|R[18][22]~regout\ & \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][22]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~318_combout\,
	datac => \aProcessor|RegFile|R[18][22]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~319_combout\);

-- Location: LCCOMB_X21_Y17_N12
\aProcessor|displayAll|HexDisplay32Bits[22]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~320_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[22]~317_combout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[22]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~319_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~317_combout\,
	datac => \switch~combout\(16),
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~320_combout\);

-- Location: LCFF_X21_Y10_N15
\aProcessor|RegFile|R[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][22]~regout\);

-- Location: LCFF_X24_Y10_N29
\aProcessor|RegFile|R[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][22]~regout\);

-- Location: LCFF_X24_Y10_N19
\aProcessor|RegFile|R[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][22]~regout\);

-- Location: LCCOMB_X24_Y10_N28
\aProcessor|displayAll|HexDisplay32Bits[22]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~321_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[30][22]~regout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|RegFile|R[28][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[30][22]~regout\,
	datad => \aProcessor|RegFile|R[28][22]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~321_combout\);

-- Location: LCFF_X21_Y10_N9
\aProcessor|RegFile|R[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][22]~regout\);

-- Location: LCCOMB_X21_Y10_N14
\aProcessor|displayAll|HexDisplay32Bits[22]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~322_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[22]~321_combout\ & (\aProcessor|RegFile|R[31][22]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~321_combout\ & 
-- ((\aProcessor|RegFile|R[29][22]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[22]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[31][22]~regout\,
	datac => \aProcessor|RegFile|R[29][22]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~321_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~322_combout\);

-- Location: LCCOMB_X21_Y17_N14
\aProcessor|displayAll|HexDisplay32Bits[22]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~323_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[22]~320_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[22]~322_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~320_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~315_combout\)))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[22]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~315_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~322_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~320_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~323_combout\);

-- Location: LCFF_X18_Y9_N7
\aProcessor|RegFile|R[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][22]~regout\);

-- Location: LCFF_X17_Y9_N25
\aProcessor|RegFile|R[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][22]~regout\);

-- Location: LCFF_X17_Y9_N31
\aProcessor|RegFile|R[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][22]~regout\);

-- Location: LCCOMB_X17_Y9_N24
\aProcessor|displayAll|HexDisplay32Bits[22]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~324_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[10][22]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[2][22]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[2][22]~regout\,
	datac => \aProcessor|RegFile|R[10][22]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~324_combout\);

-- Location: LCFF_X18_Y9_N5
\aProcessor|RegFile|R[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][22]~regout\);

-- Location: LCCOMB_X18_Y9_N6
\aProcessor|displayAll|HexDisplay32Bits[22]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~325_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[22]~324_combout\ & (\aProcessor|RegFile|R[14][22]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~324_combout\ & 
-- ((\aProcessor|RegFile|R[6][22]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[22]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[14][22]~regout\,
	datac => \aProcessor|RegFile|R[6][22]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~324_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~325_combout\);

-- Location: LCFF_X18_Y10_N27
\aProcessor|RegFile|R[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][22]~regout\);

-- Location: LCFF_X19_Y10_N31
\aProcessor|RegFile|R[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][22]~regout\);

-- Location: LCFF_X19_Y10_N13
\aProcessor|RegFile|R[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][22]~regout\);

-- Location: LCCOMB_X19_Y10_N30
\aProcessor|displayAll|HexDisplay32Bits[22]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~326_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[5][22]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[5][22]~regout\,
	datad => \aProcessor|RegFile|R[1][22]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~326_combout\);

-- Location: LCFF_X19_Y9_N7
\aProcessor|RegFile|R[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][22]~regout\);

-- Location: LCCOMB_X18_Y10_N26
\aProcessor|displayAll|HexDisplay32Bits[22]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~327_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[22]~326_combout\ & (\aProcessor|RegFile|R[13][22]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~326_combout\ & 
-- ((\aProcessor|RegFile|R[9][22]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[22]~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[13][22]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][22]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~326_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~327_combout\);

-- Location: LCFF_X23_Y10_N3
\aProcessor|RegFile|R[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][22]~regout\);

-- Location: LCFF_X18_Y12_N9
\aProcessor|RegFile|R[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][22]~regout\);

-- Location: LCFF_X18_Y12_N23
\aProcessor|RegFile|R[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][22]~regout\);

-- Location: LCCOMB_X18_Y12_N8
\aProcessor|displayAll|HexDisplay32Bits[22]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~328_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[8][22]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[0][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][22]~regout\,
	datad => \aProcessor|RegFile|R[0][22]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~328_combout\);

-- Location: LCFF_X23_Y10_N29
\aProcessor|RegFile|R[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][22]~regout\);

-- Location: LCCOMB_X23_Y10_N2
\aProcessor|displayAll|HexDisplay32Bits[22]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~329_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~328_combout\ & ((\aProcessor|RegFile|R[12][22]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~328_combout\ & 
-- (((\aProcessor|RegFile|R[4][22]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~328_combout\,
	datab => \aProcessor|RegFile|R[12][22]~regout\,
	datac => \aProcessor|RegFile|R[4][22]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~329_combout\);

-- Location: LCCOMB_X22_Y9_N10
\aProcessor|displayAll|HexDisplay32Bits[22]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~330_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[22]~327_combout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[22]~329_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~327_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~329_combout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~330_combout\);

-- Location: LCFF_X17_Y8_N11
\aProcessor|RegFile|R[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][22]~regout\);

-- Location: LCFF_X20_Y8_N27
\aProcessor|RegFile|R[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][22]~regout\);

-- Location: LCFF_X20_Y8_N21
\aProcessor|RegFile|R[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][22]~regout\);

-- Location: LCCOMB_X20_Y8_N26
\aProcessor|displayAll|HexDisplay32Bits[22]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~331_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[7][22]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[3][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][22]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[7][22]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~331_combout\);

-- Location: LCFF_X17_Y8_N25
\aProcessor|RegFile|R[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][22]~regout\);

-- Location: LCCOMB_X17_Y8_N10
\aProcessor|displayAll|HexDisplay32Bits[22]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~332_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~331_combout\ & ((\aProcessor|RegFile|R[15][22]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~331_combout\ & 
-- (((\aProcessor|RegFile|R[11][22]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][22]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~331_combout\,
	datac => \aProcessor|RegFile|R[11][22]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~332_combout\);

-- Location: LCCOMB_X21_Y17_N16
\aProcessor|displayAll|HexDisplay32Bits[22]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~333_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[22]~330_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[22]~332_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~330_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~325_combout\)))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[22]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~325_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~330_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~332_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~333_combout\);

-- Location: LCCOMB_X23_Y13_N20
\aProcessor|displayAll|HexDisplay32Bits[22]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~334_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~22_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|Mux28~88_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~22_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~334_combout\);

-- Location: LCCOMB_X22_Y17_N24
\aProcessor|displayAll|HexDisplay32Bits[22]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~335_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~334_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[22]~333_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~334_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~323_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~323_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~334_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~333_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~335_combout\);

-- Location: LCCOMB_X29_Y15_N4
\aProcessor|displayAll|HexDisplay32Bits[23]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~338_combout\ = (\switch~combout\(1) & \aProcessor|IR|Q\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(1),
	datac => \aProcessor|IR|Q\(23),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~338_combout\);

-- Location: LCCOMB_X30_Y16_N16
\aProcessor|displayAll|HexDisplay32Bits[23]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~339_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (((\aProcessor|RB|Q\(23) & \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~338_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~338_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datac => \aProcessor|RB|Q\(23),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~339_combout\);

-- Location: LCFF_X20_Y15_N13
\aProcessor|RegFile|R[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][23]~regout\);

-- Location: LCFF_X21_Y15_N3
\aProcessor|RegFile|R[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][23]~regout\);

-- Location: LCFF_X21_Y15_N5
\aProcessor|RegFile|R[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[20][23]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][23]~regout\);

-- Location: LCCOMB_X21_Y15_N2
\aProcessor|displayAll|HexDisplay32Bits[23]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~343_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[21][23]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[20][23]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[20][23]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][23]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~343_combout\);

-- Location: LCFF_X20_Y15_N23
\aProcessor|RegFile|R[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][23]~regout\);

-- Location: LCCOMB_X20_Y15_N12
\aProcessor|displayAll|HexDisplay32Bits[23]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~344_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~343_combout\ & ((\aProcessor|RegFile|R[23][23]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~343_combout\ & 
-- (((\aProcessor|RegFile|R[22][23]~regout\ & \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~343_combout\,
	datab => \aProcessor|RegFile|R[23][23]~regout\,
	datac => \aProcessor|RegFile|R[22][23]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~344_combout\);

-- Location: LCFF_X19_Y16_N17
\aProcessor|RegFile|R[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][23]~regout\);

-- Location: LCFF_X20_Y16_N25
\aProcessor|RegFile|R[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][23]~regout\);

-- Location: LCFF_X20_Y16_N11
\aProcessor|RegFile|R[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][23]~regout\);

-- Location: LCCOMB_X20_Y16_N24
\aProcessor|displayAll|HexDisplay32Bits[23]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~345_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[26][23]~regout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|RegFile|R[24][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][23]~regout\,
	datad => \aProcessor|RegFile|R[24][23]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~345_combout\);

-- Location: LCFF_X19_Y16_N3
\aProcessor|RegFile|R[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][23]~regout\);

-- Location: LCCOMB_X19_Y16_N16
\aProcessor|displayAll|HexDisplay32Bits[23]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~346_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~345_combout\ & (\aProcessor|RegFile|R[27][23]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~345_combout\ & 
-- ((\aProcessor|RegFile|R[25][23]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[23]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[27][23]~regout\,
	datac => \aProcessor|RegFile|R[25][23]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~345_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~346_combout\);

-- Location: LCFF_X18_Y13_N23
\aProcessor|RegFile|R[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][23]~regout\);

-- Location: LCFF_X19_Y13_N25
\aProcessor|RegFile|R[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][23]~regout\);

-- Location: LCFF_X19_Y13_N31
\aProcessor|RegFile|R[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][23]~regout\);

-- Location: LCCOMB_X19_Y13_N24
\aProcessor|displayAll|HexDisplay32Bits[23]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~347_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[18][23]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[16][23]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[16][23]~regout\,
	datac => \aProcessor|RegFile|R[18][23]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~347_combout\);

-- Location: LCFF_X18_Y13_N5
\aProcessor|RegFile|R[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][23]~regout\);

-- Location: LCCOMB_X18_Y13_N22
\aProcessor|displayAll|HexDisplay32Bits[23]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~348_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~347_combout\ & (\aProcessor|RegFile|R[19][23]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~347_combout\ & 
-- ((\aProcessor|RegFile|R[17][23]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[23]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[19][23]~regout\,
	datac => \aProcessor|RegFile|R[17][23]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~347_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~348_combout\);

-- Location: LCCOMB_X19_Y15_N28
\aProcessor|displayAll|HexDisplay32Bits[23]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~349_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~346_combout\) # ((\switch~combout\(15))))) # (!\switch~combout\(16) & 
-- (((\aProcessor|displayAll|HexDisplay32Bits[23]~348_combout\ & !\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~346_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~348_combout\,
	datac => \switch~combout\(16),
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~349_combout\);

-- Location: LCFF_X22_Y15_N21
\aProcessor|RegFile|R[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][23]~regout\);

-- Location: LCFF_X24_Y11_N23
\aProcessor|RegFile|R[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][23]~regout\);

-- Location: LCFF_X24_Y11_N1
\aProcessor|RegFile|R[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][23]~regout\);

-- Location: LCCOMB_X24_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[23]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~350_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[29][23]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[28][23]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[28][23]~regout\,
	datac => \aProcessor|RegFile|R[29][23]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~350_combout\);

-- Location: LCFF_X22_Y15_N23
\aProcessor|RegFile|R[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][23]~regout\);

-- Location: LCCOMB_X22_Y15_N20
\aProcessor|displayAll|HexDisplay32Bits[23]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~351_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~350_combout\ & (\aProcessor|RegFile|R[31][23]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~350_combout\ & 
-- ((\aProcessor|RegFile|R[30][23]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[23]~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[31][23]~regout\,
	datac => \aProcessor|RegFile|R[30][23]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~350_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~351_combout\);

-- Location: LCCOMB_X21_Y15_N10
\aProcessor|displayAll|HexDisplay32Bits[23]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~352_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~349_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~351_combout\) # ((!\switch~combout\(15))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[23]~349_combout\ & (((\switch~combout\(15) & \aProcessor|displayAll|HexDisplay32Bits[23]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~349_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~351_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~344_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~352_combout\);

-- Location: LCFF_X23_Y13_N7
\aProcessor|RegFile|R[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][23]~regout\);

-- Location: LCFF_X16_Y13_N25
\aProcessor|RegFile|R[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][23]~regout\);

-- Location: LCFF_X16_Y13_N27
\aProcessor|RegFile|R[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][23]~regout\);

-- Location: LCCOMB_X16_Y13_N24
\aProcessor|displayAll|HexDisplay32Bits[23]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~353_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[9][23]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[1][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][23]~regout\,
	datad => \aProcessor|RegFile|R[1][23]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~353_combout\);

-- Location: LCFF_X23_Y13_N13
\aProcessor|RegFile|R[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][23]~regout\);

-- Location: LCCOMB_X23_Y13_N6
\aProcessor|displayAll|HexDisplay32Bits[23]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~354_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~353_combout\ & ((\aProcessor|RegFile|R[13][23]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~353_combout\ & 
-- (((\aProcessor|RegFile|R[5][23]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[13][23]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~353_combout\,
	datac => \aProcessor|RegFile|R[5][23]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~354_combout\);

-- Location: LCFF_X15_Y12_N9
\aProcessor|RegFile|R[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][23]~regout\);

-- Location: LCFF_X16_Y9_N3
\aProcessor|RegFile|R[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][23]~regout\);

-- Location: LCFF_X16_Y9_N17
\aProcessor|RegFile|R[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][23]~regout\);

-- Location: LCCOMB_X16_Y9_N2
\aProcessor|displayAll|HexDisplay32Bits[23]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~355_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[6][23]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[2][23]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[2][23]~regout\,
	datac => \aProcessor|RegFile|R[6][23]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~355_combout\);

-- Location: LCFF_X15_Y12_N7
\aProcessor|RegFile|R[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][23]~regout\);

-- Location: LCCOMB_X15_Y12_N8
\aProcessor|displayAll|HexDisplay32Bits[23]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~356_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~355_combout\ & (\aProcessor|RegFile|R[14][23]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~355_combout\ & 
-- ((\aProcessor|RegFile|R[10][23]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[23]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[14][23]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[10][23]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~355_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~356_combout\);

-- Location: LCFF_X23_Y12_N23
\aProcessor|RegFile|R[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][23]~regout\);

-- Location: LCFF_X24_Y12_N19
\aProcessor|RegFile|R[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][23]~regout\);

-- Location: LCFF_X18_Y12_N21
\aProcessor|RegFile|R[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][23]~regout\);

-- Location: LCCOMB_X24_Y12_N18
\aProcessor|displayAll|HexDisplay32Bits[23]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~357_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[4][23]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[0][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][23]~regout\,
	datac => \aProcessor|RegFile|R[4][23]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~357_combout\);

-- Location: LCFF_X22_Y10_N31
\aProcessor|RegFile|R[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][23]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][23]~regout\);

-- Location: LCCOMB_X23_Y12_N22
\aProcessor|displayAll|HexDisplay32Bits[23]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~358_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~357_combout\ & (\aProcessor|RegFile|R[12][23]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~357_combout\ & 
-- ((\aProcessor|RegFile|R[8][23]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[23]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[12][23]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][23]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~357_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~358_combout\);

-- Location: LCCOMB_X25_Y12_N0
\aProcessor|displayAll|HexDisplay32Bits[23]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~359_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~356_combout\) # ((\switch~combout\(13))))) # (!\switch~combout\(14) & 
-- (((\aProcessor|displayAll|HexDisplay32Bits[23]~358_combout\ & !\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~356_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~358_combout\,
	datac => \switch~combout\(14),
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~359_combout\);

-- Location: LCFF_X20_Y8_N19
\aProcessor|RegFile|R[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][23]~regout\);

-- Location: LCFF_X16_Y8_N15
\aProcessor|RegFile|R[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][23]~regout\);

-- Location: LCFF_X19_Y8_N19
\aProcessor|RegFile|R[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][23]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][23]~regout\);

-- Location: LCCOMB_X16_Y8_N14
\aProcessor|displayAll|HexDisplay32Bits[23]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~360_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[11][23]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[3][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][23]~regout\,
	datad => \aProcessor|RegFile|R[3][23]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~360_combout\);

-- Location: LCFF_X16_Y8_N29
\aProcessor|RegFile|R[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][23]~regout\);

-- Location: LCCOMB_X20_Y8_N18
\aProcessor|displayAll|HexDisplay32Bits[23]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~361_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~360_combout\ & ((\aProcessor|RegFile|R[15][23]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~360_combout\ & 
-- (\aProcessor|RegFile|R[7][23]~regout\)))) # (!\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[23]~360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~360_combout\,
	datac => \aProcessor|RegFile|R[7][23]~regout\,
	datad => \aProcessor|RegFile|R[15][23]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~361_combout\);

-- Location: LCCOMB_X24_Y13_N10
\aProcessor|displayAll|HexDisplay32Bits[23]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~362_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[23]~359_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~361_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[23]~359_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~354_combout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[23]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~361_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[23]~359_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~354_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~362_combout\);

-- Location: LCCOMB_X23_Y13_N26
\aProcessor|displayAll|HexDisplay32Bits[23]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~363_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~23_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|Mux28~88_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~363_combout\);

-- Location: LCCOMB_X23_Y13_N28
\aProcessor|displayAll|HexDisplay32Bits[23]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~364_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~363_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~362_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[23]~363_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~352_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~363_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[23]~362_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~352_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~364_combout\);

-- Location: LCCOMB_X27_Y15_N28
\aProcessor|displayAll|Mux10~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~26_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(24))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(24),
	datab => \aProcessor|RM|Q\(24),
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux10~26_combout\);

-- Location: LCCOMB_X27_Y15_N18
\aProcessor|displayAll|Mux10~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~27_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~26_combout\) # ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(24) & \aProcessor|displayAll|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(24),
	datab => \aProcessor|displayAll|Mux10~26_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~14_combout\,
	combout => \aProcessor|displayAll|Mux10~27_combout\);

-- Location: LCCOMB_X27_Y15_N20
\aProcessor|displayAll|Mux10~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~28_combout\ = (\aProcessor|displayAll|Mux10~27_combout\) # ((\switch~combout\(2) & (\aProcessor|CSG|EnableSignals|RY_Enable~3_combout\ & \aProcessor|displayAll|Mux28~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	datac => \aProcessor|displayAll|Mux28~55_combout\,
	datad => \aProcessor|displayAll|Mux10~27_combout\,
	combout => \aProcessor|displayAll|Mux10~28_combout\);

-- Location: LCFF_X27_Y14_N11
\aProcessor|IR|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(27));

-- Location: LCFF_X18_Y11_N15
\aProcessor|RegFile|R[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][24]~regout\);

-- Location: LCFF_X18_Y11_N29
\aProcessor|RegFile|R[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][24]~regout\);

-- Location: LCFF_X19_Y14_N7
\aProcessor|RegFile|R[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][24]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][24]~regout\);

-- Location: LCCOMB_X18_Y11_N28
\aProcessor|RegFile|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~0_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[26][24]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[26][24]~regout\,
	datad => \aProcessor|RegFile|R[18][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~0_combout\);

-- Location: LCFF_X24_Y10_N17
\aProcessor|RegFile|R[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[30][24]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][24]~regout\);

-- Location: LCCOMB_X18_Y11_N14
\aProcessor|RegFile|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~1_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux7~0_combout\ & (\aProcessor|RegFile|R[30][24]~regout\)) # (!\aProcessor|RegFile|Mux7~0_combout\ & ((\aProcessor|RegFile|R[22][24]~regout\))))) # (!\switch~combout\(15) 
-- & (((\aProcessor|RegFile|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[30][24]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][24]~regout\,
	datad => \aProcessor|RegFile|Mux7~0_combout\,
	combout => \aProcessor|RegFile|Mux7~1_combout\);

-- Location: LCFF_X24_Y10_N11
\aProcessor|RegFile|R[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[28][24]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][24]~regout\);

-- Location: LCFF_X22_Y13_N25
\aProcessor|RegFile|R[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][24]~regout\);

-- Location: LCFF_X15_Y12_N25
\aProcessor|RegFile|R[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][24]~regout\);

-- Location: LCFF_X25_Y12_N7
\aProcessor|RegFile|R[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][24]~regout\);

-- Location: LCFF_X25_Y12_N25
\aProcessor|RegFile|R[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][24]~regout\);

-- Location: LCCOMB_X25_Y12_N6
\aProcessor|RegFile|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~10_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|R[9][24]~regout\))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[8][24]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[9][24]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux7~10_combout\);

-- Location: LCFF_X16_Y8_N27
\aProcessor|RegFile|R[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[11][24]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][24]~regout\);

-- Location: LCCOMB_X15_Y12_N24
\aProcessor|RegFile|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~11_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux7~10_combout\ & ((\aProcessor|RegFile|R[11][24]~regout\))) # (!\aProcessor|RegFile|Mux7~10_combout\ & (\aProcessor|RegFile|R[10][24]~regout\)))) # 
-- (!\switch~combout\(14) & (\aProcessor|RegFile|Mux7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|Mux7~10_combout\,
	datac => \aProcessor|RegFile|R[10][24]~regout\,
	datad => \aProcessor|RegFile|R[11][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~11_combout\);

-- Location: LCFF_X23_Y8_N25
\aProcessor|RegFile|R[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][24]~regout\);

-- Location: LCFF_X23_Y11_N29
\aProcessor|RegFile|R[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][24]~regout\);

-- Location: LCFF_X23_Y11_N31
\aProcessor|RegFile|R[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][24]~regout\);

-- Location: LCCOMB_X23_Y11_N28
\aProcessor|RegFile|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~12_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[6][24]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[4][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[6][24]~regout\,
	datad => \aProcessor|RegFile|R[4][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~12_combout\);

-- Location: LCFF_X23_Y8_N23
\aProcessor|RegFile|R[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][24]~regout\);

-- Location: LCCOMB_X23_Y8_N24
\aProcessor|RegFile|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~13_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux7~12_combout\ & (\aProcessor|RegFile|R[7][24]~regout\)) # (!\aProcessor|RegFile|Mux7~12_combout\ & ((\aProcessor|RegFile|R[5][24]~regout\))))) # (!\switch~combout\(13) 
-- & (((\aProcessor|RegFile|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[7][24]~regout\,
	datac => \aProcessor|RegFile|R[5][24]~regout\,
	datad => \aProcessor|RegFile|Mux7~12_combout\,
	combout => \aProcessor|RegFile|Mux7~13_combout\);

-- Location: LCFF_X20_Y10_N21
\aProcessor|RegFile|R[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][24]~regout\);

-- Location: LCFF_X16_Y10_N1
\aProcessor|RegFile|R[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][24]~regout\);

-- Location: LCFF_X17_Y10_N29
\aProcessor|RegFile|R[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][24]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][24]~regout\);

-- Location: LCCOMB_X16_Y10_N0
\aProcessor|RegFile|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~14_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[1][24]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[0][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][24]~regout\,
	datad => \aProcessor|RegFile|R[0][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~14_combout\);

-- Location: LCFF_X20_Y10_N19
\aProcessor|RegFile|R[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][24]~regout\);

-- Location: LCCOMB_X20_Y10_N20
\aProcessor|RegFile|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~15_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux7~14_combout\ & ((\aProcessor|RegFile|R[3][24]~regout\))) # (!\aProcessor|RegFile|Mux7~14_combout\ & (\aProcessor|RegFile|R[2][24]~regout\)))) # (!\switch~combout\(14) 
-- & (\aProcessor|RegFile|Mux7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|Mux7~14_combout\,
	datac => \aProcessor|RegFile|R[2][24]~regout\,
	datad => \aProcessor|RegFile|R[3][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~15_combout\);

-- Location: LCCOMB_X23_Y8_N8
\aProcessor|RegFile|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~16_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|Mux7~13_combout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|Mux7~15_combout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux7~15_combout\,
	datac => \aProcessor|RegFile|Mux7~13_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux7~16_combout\);

-- Location: LCFF_X22_Y8_N1
\aProcessor|RegFile|R[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][24]~regout\);

-- Location: LCFF_X15_Y12_N23
\aProcessor|RegFile|R[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][24]~regout\);

-- Location: LCFF_X22_Y10_N29
\aProcessor|RegFile|R[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][24]~regout\);

-- Location: LCCOMB_X15_Y12_N22
\aProcessor|RegFile|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~17_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[14][24]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[14][24]~regout\,
	datad => \aProcessor|RegFile|R[12][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~17_combout\);

-- Location: LCFF_X22_Y8_N23
\aProcessor|RegFile|R[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][24]~regout\);

-- Location: LCCOMB_X22_Y8_N0
\aProcessor|RegFile|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~18_combout\ = (\aProcessor|RegFile|Mux7~17_combout\ & (((\aProcessor|RegFile|R[15][24]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux7~17_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[13][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux7~17_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][24]~regout\,
	datad => \aProcessor|RegFile|R[15][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~18_combout\);

-- Location: LCCOMB_X23_Y8_N14
\aProcessor|RegFile|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~19_combout\ = (\aProcessor|RegFile|Mux7~16_combout\ & (((\aProcessor|RegFile|Mux7~18_combout\) # (!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux7~16_combout\ & (\aProcessor|RegFile|Mux7~11_combout\ & 
-- ((\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux7~11_combout\,
	datab => \aProcessor|RegFile|Mux7~16_combout\,
	datac => \aProcessor|RegFile|Mux7~18_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux7~19_combout\);

-- Location: LCFF_X15_Y13_N25
\aProcessor|RegFile|R[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][25]~regout\);

-- Location: LCFF_X22_Y12_N19
\aProcessor|RegFile|R[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][25]~regout\);

-- Location: LCFF_X21_Y16_N19
\aProcessor|RegFile|R[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][25]~regout\);

-- Location: LCCOMB_X22_Y12_N18
\aProcessor|displayAll|HexDisplay32Bits[25]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~367_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][25]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][25]~regout\,
	datad => \aProcessor|RegFile|R[24][25]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~367_combout\);

-- Location: LCFF_X15_Y13_N3
\aProcessor|RegFile|R[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][25]~regout\);

-- Location: LCCOMB_X15_Y13_N24
\aProcessor|displayAll|HexDisplay32Bits[25]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~368_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~367_combout\ & (((\aProcessor|RegFile|R[27][25]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~367_combout\ & 
-- (\switch~combout\(14) & (\aProcessor|RegFile|R[26][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~367_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][25]~regout\,
	datad => \aProcessor|RegFile|R[27][25]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~368_combout\);

-- Location: LCFF_X22_Y11_N25
\aProcessor|RegFile|R[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][25]~regout\);

-- Location: LCFF_X18_Y11_N7
\aProcessor|RegFile|R[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][25]~regout\);

-- Location: LCFF_X19_Y15_N27
\aProcessor|RegFile|R[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[20][25]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][25]~regout\);

-- Location: LCCOMB_X18_Y11_N6
\aProcessor|displayAll|HexDisplay32Bits[25]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~369_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[22][25]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[20][25]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[20][25]~regout\,
	datac => \aProcessor|RegFile|R[22][25]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~369_combout\);

-- Location: LCFF_X21_Y11_N9
\aProcessor|RegFile|R[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][25]~regout\);

-- Location: LCCOMB_X22_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[25]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~370_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[25]~369_combout\ & (\aProcessor|RegFile|R[23][25]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~369_combout\ & 
-- ((\aProcessor|RegFile|R[21][25]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[25]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[23][25]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][25]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~369_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~370_combout\);

-- Location: LCFF_X19_Y14_N27
\aProcessor|RegFile|R[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][25]~regout\);

-- Location: LCFF_X18_Y16_N29
\aProcessor|RegFile|R[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][25]~regout\);

-- Location: LCFF_X18_Y16_N27
\aProcessor|RegFile|R[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][25]~regout\);

-- Location: LCCOMB_X18_Y16_N28
\aProcessor|displayAll|HexDisplay32Bits[25]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~371_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[17][25]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[16][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][25]~regout\,
	datad => \aProcessor|RegFile|R[16][25]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~371_combout\);

-- Location: LCFF_X19_Y14_N9
\aProcessor|RegFile|R[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][25]~regout\);

-- Location: LCCOMB_X19_Y14_N26
\aProcessor|displayAll|HexDisplay32Bits[25]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~372_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~371_combout\ & ((\aProcessor|RegFile|R[19][25]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~371_combout\ & 
-- (((\aProcessor|RegFile|R[18][25]~regout\ & \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~371_combout\,
	datab => \aProcessor|RegFile|R[19][25]~regout\,
	datac => \aProcessor|RegFile|R[18][25]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~372_combout\);

-- Location: LCCOMB_X22_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[25]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~373_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[25]~370_combout\)) # (!\switch~combout\(15) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[25]~372_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~370_combout\,
	datab => \switch~combout\(16),
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~372_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~373_combout\);

-- Location: LCFF_X22_Y12_N29
\aProcessor|RegFile|R[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][25]~regout\);

-- Location: LCFF_X25_Y10_N5
\aProcessor|RegFile|R[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][25]~regout\);

-- Location: LCFF_X25_Y10_N11
\aProcessor|RegFile|R[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][25]~regout\);

-- Location: LCCOMB_X25_Y10_N4
\aProcessor|displayAll|HexDisplay32Bits[25]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~374_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[30][25]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[28][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[30][25]~regout\,
	datad => \aProcessor|RegFile|R[28][25]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~374_combout\);

-- Location: LCFF_X22_Y13_N7
\aProcessor|RegFile|R[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[31][25]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][25]~regout\);

-- Location: LCCOMB_X22_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[25]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~375_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[25]~374_combout\ & (\aProcessor|RegFile|R[31][25]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~374_combout\ & 
-- ((\aProcessor|RegFile|R[29][25]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[25]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[31][25]~regout\,
	datac => \aProcessor|RegFile|R[29][25]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~374_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~375_combout\);

-- Location: LCCOMB_X22_Y12_N14
\aProcessor|displayAll|HexDisplay32Bits[25]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~376_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[25]~373_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~375_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[25]~373_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~368_combout\)))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[25]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~368_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~375_combout\,
	datac => \switch~combout\(16),
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~373_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~376_combout\);

-- Location: LCFF_X18_Y9_N25
\aProcessor|RegFile|R[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][25]~regout\);

-- Location: LCFF_X19_Y9_N9
\aProcessor|RegFile|R[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][25]~regout\);

-- Location: LCFF_X19_Y10_N19
\aProcessor|RegFile|R[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][25]~regout\);

-- Location: LCCOMB_X19_Y9_N8
\aProcessor|displayAll|HexDisplay32Bits[25]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~379_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[5][25]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[1][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[5][25]~regout\,
	datad => \aProcessor|RegFile|R[1][25]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~379_combout\);

-- Location: LCFF_X18_Y12_N15
\aProcessor|RegFile|R[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][25]~regout\);

-- Location: LCFF_X18_Y12_N5
\aProcessor|RegFile|R[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][25]~regout\);

-- Location: LCCOMB_X18_Y12_N14
\aProcessor|displayAll|HexDisplay32Bits[25]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~381_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|R[8][25]~regout\))) # (!\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[0][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[0][25]~regout\,
	datac => \aProcessor|RegFile|R[8][25]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~381_combout\);

-- Location: LCFF_X21_Y8_N19
\aProcessor|RegFile|R[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][25]~regout\);

-- Location: LCFF_X20_Y8_N9
\aProcessor|RegFile|R[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][25]~regout\);

-- Location: LCFF_X20_Y8_N31
\aProcessor|RegFile|R[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][25]~regout\);

-- Location: LCCOMB_X20_Y8_N8
\aProcessor|displayAll|HexDisplay32Bits[25]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~384_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[7][25]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[3][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[7][25]~regout\,
	datad => \aProcessor|RegFile|R[3][25]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~384_combout\);

-- Location: LCFF_X21_Y8_N17
\aProcessor|RegFile|R[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][25]~regout\);

-- Location: LCCOMB_X21_Y8_N18
\aProcessor|displayAll|HexDisplay32Bits[25]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~385_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[25]~384_combout\ & (\aProcessor|RegFile|R[15][25]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~384_combout\ & 
-- ((\aProcessor|RegFile|R[11][25]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[25]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][25]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][25]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~384_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~385_combout\);

-- Location: LCCOMB_X29_Y15_N8
\aProcessor|displayAll|HexDisplay32Bits[25]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~390_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|RB|Q\(25)))) # (!\switch~combout\(1) & (\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|RB|Q\(25),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~390_combout\);

-- Location: LCCOMB_X29_Y15_N6
\aProcessor|displayAll|HexDisplay32Bits[25]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~391_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~390_combout\ & ((\aProcessor|RZ|Q\(25)) # ((!\switch~combout\(0))))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~390_combout\ & 
-- (((\aProcessor|RA|Q\(25) & \switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(25),
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~390_combout\,
	datac => \aProcessor|RA|Q\(25),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~391_combout\);

-- Location: LCFF_X19_Y16_N13
\aProcessor|RegFile|R[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][26]~regout\);

-- Location: LCFF_X20_Y16_N29
\aProcessor|RegFile|R[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][26]~regout\);

-- Location: LCFF_X20_Y16_N23
\aProcessor|RegFile|R[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][26]~regout\);

-- Location: LCCOMB_X20_Y16_N28
\aProcessor|displayAll|HexDisplay32Bits[26]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~397_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[26][26]~regout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|RegFile|R[24][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][26]~regout\,
	datad => \aProcessor|RegFile|R[24][26]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~397_combout\);

-- Location: LCFF_X19_Y17_N17
\aProcessor|RegFile|R[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][26]~regout\);

-- Location: LCCOMB_X19_Y16_N12
\aProcessor|displayAll|HexDisplay32Bits[26]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~398_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[26]~397_combout\ & (\aProcessor|RegFile|R[27][26]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~397_combout\ & 
-- ((\aProcessor|RegFile|R[25][26]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[26]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[27][26]~regout\,
	datac => \aProcessor|RegFile|R[25][26]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[26]~397_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~398_combout\);

-- Location: LCFF_X18_Y13_N13
\aProcessor|RegFile|R[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][26]~regout\);

-- Location: LCFF_X19_Y13_N13
\aProcessor|RegFile|R[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][26]~regout\);

-- Location: LCFF_X19_Y13_N15
\aProcessor|RegFile|R[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][26]~regout\);

-- Location: LCCOMB_X19_Y13_N12
\aProcessor|displayAll|HexDisplay32Bits[26]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~399_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[18][26]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[16][26]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[16][26]~regout\,
	datac => \aProcessor|RegFile|R[18][26]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~399_combout\);

-- Location: LCFF_X18_Y13_N31
\aProcessor|RegFile|R[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][26]~regout\);

-- Location: LCCOMB_X18_Y13_N12
\aProcessor|displayAll|HexDisplay32Bits[26]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~400_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~399_combout\ & ((\aProcessor|RegFile|R[19][26]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~399_combout\ & 
-- (((\aProcessor|RegFile|R[17][26]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~399_combout\,
	datab => \aProcessor|RegFile|R[19][26]~regout\,
	datac => \aProcessor|RegFile|R[17][26]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~400_combout\);

-- Location: LCCOMB_X22_Y11_N2
\aProcessor|displayAll|HexDisplay32Bits[26]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~401_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|displayAll|HexDisplay32Bits[26]~398_combout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[26]~400_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~398_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~400_combout\,
	datac => \switch~combout\(15),
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~401_combout\);

-- Location: LCFF_X24_Y11_N17
\aProcessor|RegFile|R[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][26]~regout\);

-- Location: LCFF_X24_Y11_N19
\aProcessor|RegFile|R[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][26]~regout\);

-- Location: LCCOMB_X24_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[26]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~402_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[29][26]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[28][26]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[28][26]~regout\,
	datac => \aProcessor|RegFile|R[29][26]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~402_combout\);

-- Location: LCFF_X23_Y13_N11
\aProcessor|RegFile|R[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][26]~regout\);

-- Location: LCFF_X16_Y13_N5
\aProcessor|RegFile|R[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][26]~regout\);

-- Location: LCFF_X16_Y13_N19
\aProcessor|RegFile|R[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][26]~regout\);

-- Location: LCCOMB_X16_Y13_N4
\aProcessor|displayAll|HexDisplay32Bits[26]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~405_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[9][26]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[1][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][26]~regout\,
	datad => \aProcessor|RegFile|R[1][26]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~405_combout\);

-- Location: LCFF_X23_Y13_N25
\aProcessor|RegFile|R[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][26]~regout\);

-- Location: LCCOMB_X23_Y13_N10
\aProcessor|displayAll|HexDisplay32Bits[26]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~406_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~405_combout\ & ((\aProcessor|RegFile|R[13][26]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~405_combout\ & 
-- (((\aProcessor|RegFile|R[5][26]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[13][26]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~405_combout\,
	datac => \aProcessor|RegFile|R[5][26]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~406_combout\);

-- Location: LCFF_X16_Y12_N25
\aProcessor|RegFile|R[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][26]~regout\);

-- Location: LCFF_X16_Y9_N19
\aProcessor|RegFile|R[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][26]~regout\);

-- Location: LCFF_X16_Y9_N1
\aProcessor|RegFile|R[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][26]~regout\);

-- Location: LCCOMB_X16_Y9_N18
\aProcessor|displayAll|HexDisplay32Bits[26]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~407_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[6][26]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[2][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[6][26]~regout\,
	datad => \aProcessor|RegFile|R[2][26]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~407_combout\);

-- Location: LCFF_X16_Y12_N7
\aProcessor|RegFile|R[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][26]~regout\);

-- Location: LCCOMB_X16_Y12_N24
\aProcessor|displayAll|HexDisplay32Bits[26]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~408_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~407_combout\ & (((\aProcessor|RegFile|R[14][26]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~407_combout\ & 
-- (\switch~combout\(16) & (\aProcessor|RegFile|R[10][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~407_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[10][26]~regout\,
	datad => \aProcessor|RegFile|R[14][26]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~408_combout\);

-- Location: LCFF_X25_Y12_N3
\aProcessor|RegFile|R[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][26]~regout\);

-- Location: LCFF_X24_Y12_N25
\aProcessor|RegFile|R[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][26]~regout\);

-- Location: LCFF_X17_Y10_N3
\aProcessor|RegFile|R[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][26]~regout\);

-- Location: LCCOMB_X24_Y12_N24
\aProcessor|displayAll|HexDisplay32Bits[26]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~409_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[4][26]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[0][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][26]~regout\,
	datac => \aProcessor|RegFile|R[4][26]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~409_combout\);

-- Location: LCFF_X22_Y11_N1
\aProcessor|RegFile|R[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][26]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][26]~regout\);

-- Location: LCCOMB_X25_Y12_N2
\aProcessor|displayAll|HexDisplay32Bits[26]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~410_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~409_combout\ & (((\aProcessor|RegFile|R[12][26]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~409_combout\ & 
-- (\switch~combout\(16) & (\aProcessor|RegFile|R[8][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~409_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][26]~regout\,
	datad => \aProcessor|RegFile|R[12][26]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~410_combout\);

-- Location: LCCOMB_X25_Y12_N4
\aProcessor|displayAll|HexDisplay32Bits[26]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~411_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[26]~408_combout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[26]~410_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~408_combout\,
	datab => \switch~combout\(13),
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[26]~410_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~411_combout\);

-- Location: LCFF_X21_Y12_N5
\aProcessor|RegFile|R[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][26]~regout\);

-- Location: LCFF_X20_Y9_N31
\aProcessor|RegFile|R[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][26]~regout\);

-- Location: LCFF_X20_Y8_N25
\aProcessor|RegFile|R[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][26]~regout\);

-- Location: LCCOMB_X20_Y9_N30
\aProcessor|displayAll|HexDisplay32Bits[26]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~412_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[11][26]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[3][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[11][26]~regout\,
	datad => \aProcessor|RegFile|R[3][26]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~412_combout\);

-- Location: LCFF_X21_Y12_N11
\aProcessor|RegFile|R[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][26]~regout\);

-- Location: LCCOMB_X21_Y12_N4
\aProcessor|displayAll|HexDisplay32Bits[26]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~413_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~412_combout\ & ((\aProcessor|RegFile|R[15][26]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~412_combout\ & 
-- (((\aProcessor|RegFile|R[7][26]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][26]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~412_combout\,
	datac => \aProcessor|RegFile|R[7][26]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~413_combout\);

-- Location: LCCOMB_X24_Y13_N6
\aProcessor|displayAll|HexDisplay32Bits[26]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~414_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[26]~411_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~413_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[26]~411_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~406_combout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[26]~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~413_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[26]~406_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[26]~411_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~414_combout\);

-- Location: LCCOMB_X28_Y16_N12
\aProcessor|displayAll|HexDisplay32Bits[26]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~418_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|RB|Q\(26)))) # (!\switch~combout\(1) & (\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \switch~combout\(0),
	datac => \aProcessor|RB|Q\(26),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~418_combout\);

-- Location: LCCOMB_X30_Y16_N6
\aProcessor|displayAll|HexDisplay32Bits[26]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~419_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~418_combout\ & ((\aProcessor|RZ|Q\(26)) # ((!\switch~combout\(0))))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~418_combout\ & 
-- (((\aProcessor|RA|Q\(26) & \switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(26),
	datab => \aProcessor|RA|Q\(26),
	datac => \aProcessor|displayAll|HexDisplay32Bits[26]~418_combout\,
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~419_combout\);

-- Location: LCCOMB_X28_Y16_N10
\aProcessor|displayAll|HexDisplay32Bits[26]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~420_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(26) & (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[26]~419_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(26),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[26]~419_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~420_combout\);

-- Location: LCFF_X22_Y11_N19
\aProcessor|RegFile|R[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][27]~regout\);

-- Location: LCFF_X18_Y14_N25
\aProcessor|RegFile|R[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][27]~regout\);

-- Location: LCFF_X21_Y14_N27
\aProcessor|RegFile|R[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[20][27]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][27]~regout\);

-- Location: LCCOMB_X18_Y14_N24
\aProcessor|displayAll|HexDisplay32Bits[27]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~425_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & ((\aProcessor|RegFile|R[22][27]~regout\))) # (!\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[20][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[20][27]~regout\,
	datac => \aProcessor|RegFile|R[22][27]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~425_combout\);

-- Location: LCFF_X21_Y11_N15
\aProcessor|RegFile|R[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[23][27]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][27]~regout\);

-- Location: LCCOMB_X22_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[27]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~426_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~425_combout\ & (((\aProcessor|RegFile|R[23][27]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~425_combout\ & 
-- (\switch~combout\(13) & (\aProcessor|RegFile|R[21][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~425_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][27]~regout\,
	datad => \aProcessor|RegFile|R[23][27]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~426_combout\);

-- Location: LCFF_X21_Y10_N11
\aProcessor|RegFile|R[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][27]~regout\);

-- Location: LCFF_X25_Y10_N21
\aProcessor|RegFile|R[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][27]~regout\);

-- Location: LCFF_X25_Y10_N27
\aProcessor|RegFile|R[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][27]~regout\);

-- Location: LCCOMB_X25_Y10_N20
\aProcessor|displayAll|HexDisplay32Bits[27]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~430_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[30][27]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[28][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[30][27]~regout\,
	datad => \aProcessor|RegFile|R[28][27]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~430_combout\);

-- Location: LCFF_X21_Y10_N21
\aProcessor|RegFile|R[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][27]~regout\);

-- Location: LCCOMB_X21_Y10_N10
\aProcessor|displayAll|HexDisplay32Bits[27]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~431_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[27]~430_combout\ & (\aProcessor|RegFile|R[31][27]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~430_combout\ & 
-- ((\aProcessor|RegFile|R[29][27]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[27]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[31][27]~regout\,
	datac => \aProcessor|RegFile|R[29][27]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~430_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~431_combout\);

-- Location: LCFF_X18_Y9_N31
\aProcessor|RegFile|R[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][27]~regout\);

-- Location: LCFF_X15_Y9_N1
\aProcessor|RegFile|R[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][27]~regout\);

-- Location: LCFF_X16_Y9_N7
\aProcessor|RegFile|R[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[2][27]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][27]~regout\);

-- Location: LCCOMB_X15_Y9_N0
\aProcessor|displayAll|HexDisplay32Bits[27]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~433_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[10][27]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[2][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[10][27]~regout\,
	datad => \aProcessor|RegFile|R[2][27]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~433_combout\);

-- Location: LCFF_X18_Y9_N29
\aProcessor|RegFile|R[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][27]~regout\);

-- Location: LCCOMB_X18_Y9_N30
\aProcessor|displayAll|HexDisplay32Bits[27]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~434_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[27]~433_combout\ & (\aProcessor|RegFile|R[14][27]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~433_combout\ & 
-- ((\aProcessor|RegFile|R[6][27]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[27]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[14][27]~regout\,
	datac => \aProcessor|RegFile|R[6][27]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~433_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~434_combout\);

-- Location: LCFF_X20_Y9_N21
\aProcessor|RegFile|R[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][27]~regout\);

-- Location: LCFF_X15_Y9_N19
\aProcessor|RegFile|R[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][27]~regout\);

-- Location: LCFF_X14_Y12_N17
\aProcessor|RegFile|R[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[1][27]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][27]~regout\);

-- Location: LCCOMB_X15_Y9_N18
\aProcessor|displayAll|HexDisplay32Bits[27]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~435_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[5][27]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[5][27]~regout\,
	datad => \aProcessor|RegFile|R[1][27]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~435_combout\);

-- Location: LCFF_X22_Y9_N9
\aProcessor|RegFile|R[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[13][27]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][27]~regout\);

-- Location: LCCOMB_X20_Y9_N20
\aProcessor|displayAll|HexDisplay32Bits[27]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~436_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~435_combout\ & ((\aProcessor|RegFile|R[13][27]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~435_combout\ & 
-- (((\aProcessor|RegFile|R[9][27]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~435_combout\,
	datab => \aProcessor|RegFile|R[13][27]~regout\,
	datac => \aProcessor|RegFile|R[9][27]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~436_combout\);

-- Location: LCFF_X23_Y10_N27
\aProcessor|RegFile|R[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][27]~regout\);

-- Location: LCFF_X23_Y9_N9
\aProcessor|RegFile|R[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][27]~regout\);

-- Location: LCFF_X23_Y9_N27
\aProcessor|RegFile|R[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][27]~regout\);

-- Location: LCCOMB_X23_Y9_N8
\aProcessor|displayAll|HexDisplay32Bits[27]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~437_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[8][27]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[0][27]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][27]~regout\,
	datac => \aProcessor|RegFile|R[8][27]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~437_combout\);

-- Location: LCFF_X23_Y10_N9
\aProcessor|RegFile|R[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][27]~regout\);

-- Location: LCCOMB_X23_Y10_N26
\aProcessor|displayAll|HexDisplay32Bits[27]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~438_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~437_combout\ & ((\aProcessor|RegFile|R[12][27]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~437_combout\ & 
-- (((\aProcessor|RegFile|R[4][27]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~437_combout\,
	datab => \aProcessor|RegFile|R[12][27]~regout\,
	datac => \aProcessor|RegFile|R[4][27]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~438_combout\);

-- Location: LCCOMB_X21_Y9_N24
\aProcessor|displayAll|HexDisplay32Bits[27]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~439_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[27]~436_combout\) # ((\switch~combout\(14))))) # (!\switch~combout\(13) & (((!\switch~combout\(14) & 
-- \aProcessor|displayAll|HexDisplay32Bits[27]~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~436_combout\,
	datab => \switch~combout\(13),
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~438_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~439_combout\);

-- Location: LCFF_X21_Y8_N27
\aProcessor|RegFile|R[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][27]~regout\);

-- Location: LCFF_X20_Y8_N15
\aProcessor|RegFile|R[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][27]~regout\);

-- Location: LCFF_X19_Y8_N29
\aProcessor|RegFile|R[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][27]~regout\);

-- Location: LCCOMB_X20_Y8_N14
\aProcessor|displayAll|HexDisplay32Bits[27]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~440_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[7][27]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[3][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[7][27]~regout\,
	datad => \aProcessor|RegFile|R[3][27]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~440_combout\);

-- Location: LCFF_X21_Y8_N21
\aProcessor|RegFile|R[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][27]~regout\);

-- Location: LCCOMB_X21_Y8_N26
\aProcessor|displayAll|HexDisplay32Bits[27]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~441_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~440_combout\ & ((\aProcessor|RegFile|R[15][27]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~440_combout\ & 
-- (((\aProcessor|RegFile|R[11][27]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][27]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[27]~440_combout\,
	datac => \aProcessor|RegFile|R[11][27]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~441_combout\);

-- Location: LCCOMB_X21_Y9_N30
\aProcessor|displayAll|HexDisplay32Bits[27]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~442_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~439_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[27]~441_combout\) # (!\switch~combout\(14))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[27]~439_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[27]~434_combout\ & (\switch~combout\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~439_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[27]~434_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~441_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~442_combout\);

-- Location: LCFF_X27_Y14_N1
\aProcessor|IR|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(30));

-- Location: LCCOMB_X28_Y15_N14
\aProcessor|displayAll|HexDisplay32Bits[27]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~446_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|RB|Q\(27))) # (!\switch~combout\(1) & ((\aProcessor|IR|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RB|Q\(27),
	datac => \aProcessor|IR|Q\(30),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~446_combout\);

-- Location: LCFF_X18_Y11_N11
\aProcessor|RegFile|R[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][28]~regout\);

-- Location: LCFF_X18_Y11_N1
\aProcessor|RegFile|R[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][28]~regout\);

-- Location: LCFF_X18_Y15_N9
\aProcessor|RegFile|R[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[18][28]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][28]~regout\);

-- Location: LCCOMB_X18_Y11_N0
\aProcessor|RegFile|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~2_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[22][28]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][28]~regout\,
	datad => \aProcessor|RegFile|R[18][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~2_combout\);

-- Location: LCFF_X17_Y15_N19
\aProcessor|RegFile|R[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][28]~regout\);

-- Location: LCCOMB_X18_Y11_N10
\aProcessor|RegFile|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~3_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux3~2_combout\ & (\aProcessor|RegFile|R[30][28]~regout\)) # (!\aProcessor|RegFile|Mux3~2_combout\ & ((\aProcessor|RegFile|R[26][28]~regout\))))) # (!\switch~combout\(16) 
-- & (((\aProcessor|RegFile|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[30][28]~regout\,
	datac => \aProcessor|RegFile|R[26][28]~regout\,
	datad => \aProcessor|RegFile|Mux3~2_combout\,
	combout => \aProcessor|RegFile|Mux3~3_combout\);

-- Location: LCFF_X17_Y16_N19
\aProcessor|RegFile|R[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][28]~regout\);

-- Location: LCFF_X17_Y16_N21
\aProcessor|RegFile|R[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][28]~regout\);

-- Location: LCCOMB_X17_Y16_N18
\aProcessor|RegFile|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~4_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[20][28]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[16][28]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[16][28]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][28]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux3~4_combout\);

-- Location: LCFF_X21_Y11_N21
\aProcessor|RegFile|R[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][28]~regout\);

-- Location: LCFF_X20_Y13_N17
\aProcessor|RegFile|R[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][28]~regout\);

-- Location: LCFF_X20_Y13_N7
\aProcessor|RegFile|R[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][28]~regout\);

-- Location: LCCOMB_X20_Y13_N16
\aProcessor|RegFile|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~7_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[27][28]~regout\)) # (!\switch~combout\(16) & ((\aProcessor|RegFile|R[19][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][28]~regout\,
	datad => \aProcessor|RegFile|R[19][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~7_combout\);

-- Location: LCFF_X21_Y11_N27
\aProcessor|RegFile|R[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][28]~regout\);

-- Location: LCCOMB_X21_Y11_N20
\aProcessor|RegFile|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~8_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux3~7_combout\ & ((\aProcessor|RegFile|R[31][28]~regout\))) # (!\aProcessor|RegFile|Mux3~7_combout\ & (\aProcessor|RegFile|R[23][28]~regout\)))) # (!\switch~combout\(15) 
-- & (\aProcessor|RegFile|Mux3~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux3~7_combout\,
	datac => \aProcessor|RegFile|R[23][28]~regout\,
	datad => \aProcessor|RegFile|R[31][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~8_combout\);

-- Location: LCFF_X19_Y9_N13
\aProcessor|RegFile|R[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][28]~regout\);

-- Location: LCFF_X24_Y9_N7
\aProcessor|RegFile|R[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[4][28]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][28]~regout\);

-- Location: LCCOMB_X19_Y9_N12
\aProcessor|RegFile|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~10_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[5][28]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[5][28]~regout\,
	datad => \aProcessor|RegFile|R[4][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~10_combout\);

-- Location: LCFF_X15_Y10_N17
\aProcessor|RegFile|R[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][28]~regout\);

-- Location: LCFF_X15_Y10_N3
\aProcessor|RegFile|R[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][28]~regout\);

-- Location: LCCOMB_X15_Y10_N16
\aProcessor|RegFile|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~12_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[10][28]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[8][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][28]~regout\,
	datad => \aProcessor|RegFile|R[8][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~12_combout\);

-- Location: LCFF_X16_Y10_N17
\aProcessor|RegFile|R[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][28]~regout\);

-- Location: LCFF_X20_Y12_N23
\aProcessor|RegFile|R[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][28]~regout\);

-- Location: LCFF_X22_Y9_N25
\aProcessor|RegFile|R[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][28]~regout\);

-- Location: LCFF_X22_Y9_N7
\aProcessor|RegFile|R[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][28]~regout\);

-- Location: LCCOMB_X22_Y9_N24
\aProcessor|RegFile|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~17_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[13][28]~regout\)) # (!\switch~combout\(13) & ((\aProcessor|RegFile|R[12][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][28]~regout\,
	datad => \aProcessor|RegFile|R[12][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~17_combout\);

-- Location: LCFF_X21_Y12_N23
\aProcessor|RegFile|R[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[15][28]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][28]~regout\);

-- Location: LCCOMB_X20_Y12_N22
\aProcessor|RegFile|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~18_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux3~17_combout\ & ((\aProcessor|RegFile|R[15][28]~regout\))) # (!\aProcessor|RegFile|Mux3~17_combout\ & (\aProcessor|RegFile|R[14][28]~regout\)))) # 
-- (!\switch~combout\(14) & (\aProcessor|RegFile|Mux3~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|Mux3~17_combout\,
	datac => \aProcessor|RegFile|R[14][28]~regout\,
	datad => \aProcessor|RegFile|R[15][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~18_combout\);

-- Location: LCCOMB_X34_Y11_N28
\aProcessor|displayAll|Mux28~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~95_combout\ = (\switch~combout\(1) & (((\switch~combout\(0)) # (\aProcessor|RB|Q\(28))))) # (!\switch~combout\(1) & (\aProcessor|IR|Q\(31) & (!\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|IR|Q\(31),
	datac => \switch~combout\(0),
	datad => \aProcessor|RB|Q\(28),
	combout => \aProcessor|displayAll|Mux28~95_combout\);

-- Location: LCCOMB_X35_Y15_N28
\aProcessor|displayAll|Mux28~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~96_combout\ = (\aProcessor|displayAll|Mux28~95_combout\ & (((\aProcessor|RZ|Q\(28)) # (!\switch~combout\(0))))) # (!\aProcessor|displayAll|Mux28~95_combout\ & (\aProcessor|RA|Q\(28) & ((\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~95_combout\,
	datab => \aProcessor|RA|Q\(28),
	datac => \aProcessor|RZ|Q\(28),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~96_combout\);

-- Location: LCCOMB_X33_Y17_N26
\aProcessor|displayAll|Mux10~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~33_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(28))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|RY|Q\(28),
	datad => \aProcessor|RM|Q\(28),
	combout => \aProcessor|displayAll|Mux10~33_combout\);

-- Location: LCCOMB_X33_Y17_N24
\aProcessor|displayAll|Mux10~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~34_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~33_combout\) # ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(28) & \aProcessor|displayAll|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(28),
	datab => \switch~combout\(2),
	datac => \aProcessor|displayAll|Mux28~14_combout\,
	datad => \aProcessor|displayAll|Mux10~33_combout\,
	combout => \aProcessor|displayAll|Mux10~34_combout\);

-- Location: LCFF_X18_Y14_N11
\aProcessor|RegFile|R[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][29]~regout\);

-- Location: LCFF_X19_Y15_N9
\aProcessor|RegFile|R[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][29]~regout\);

-- Location: LCFF_X19_Y15_N31
\aProcessor|RegFile|R[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][29]~regout\);

-- Location: LCCOMB_X19_Y15_N8
\aProcessor|displayAll|HexDisplay32Bits[29]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~456_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|R[21][29]~regout\))) # (!\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[20][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[20][29]~regout\,
	datac => \aProcessor|RegFile|R[21][29]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~456_combout\);

-- Location: LCFF_X20_Y14_N13
\aProcessor|RegFile|R[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[23][29]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][29]~regout\);

-- Location: LCCOMB_X18_Y14_N10
\aProcessor|displayAll|HexDisplay32Bits[29]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~457_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~456_combout\ & ((\aProcessor|RegFile|R[23][29]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~456_combout\ & 
-- (\aProcessor|RegFile|R[22][29]~regout\)))) # (!\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[29]~456_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~456_combout\,
	datac => \aProcessor|RegFile|R[22][29]~regout\,
	datad => \aProcessor|RegFile|R[23][29]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~457_combout\);

-- Location: LCFF_X14_Y14_N13
\aProcessor|RegFile|R[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][29]~regout\);

-- Location: LCFF_X16_Y16_N23
\aProcessor|RegFile|R[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][29]~regout\);

-- Location: LCFF_X16_Y16_N5
\aProcessor|RegFile|R[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][29]~regout\);

-- Location: LCCOMB_X16_Y16_N22
\aProcessor|displayAll|HexDisplay32Bits[29]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~458_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[26][29]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[24][29]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[24][29]~regout\,
	datac => \aProcessor|RegFile|R[26][29]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~458_combout\);

-- Location: LCFF_X15_Y13_N21
\aProcessor|RegFile|R[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][29]~regout\);

-- Location: LCCOMB_X14_Y14_N12
\aProcessor|displayAll|HexDisplay32Bits[29]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~459_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~458_combout\ & (\aProcessor|RegFile|R[27][29]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~458_combout\ & 
-- ((\aProcessor|RegFile|R[25][29]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[29]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[27][29]~regout\,
	datac => \aProcessor|RegFile|R[25][29]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~458_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~459_combout\);

-- Location: LCFF_X17_Y14_N19
\aProcessor|RegFile|R[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][29]~regout\);

-- Location: LCFF_X18_Y14_N5
\aProcessor|RegFile|R[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][29]~regout\);

-- Location: LCFF_X19_Y13_N11
\aProcessor|RegFile|R[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[16][29]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][29]~regout\);

-- Location: LCCOMB_X18_Y14_N4
\aProcessor|displayAll|HexDisplay32Bits[29]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~460_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & ((\aProcessor|RegFile|R[18][29]~regout\))) # (!\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[16][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[16][29]~regout\,
	datac => \aProcessor|RegFile|R[18][29]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~460_combout\);

-- Location: LCFF_X15_Y14_N19
\aProcessor|RegFile|R[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[19][29]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][29]~regout\);

-- Location: LCCOMB_X17_Y14_N18
\aProcessor|displayAll|HexDisplay32Bits[29]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~461_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~460_combout\ & (\aProcessor|RegFile|R[19][29]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~460_combout\ & 
-- ((\aProcessor|RegFile|R[17][29]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[29]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][29]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][29]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~460_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~461_combout\);

-- Location: LCCOMB_X14_Y14_N18
\aProcessor|displayAll|HexDisplay32Bits[29]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~462_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~459_combout\) # ((\switch~combout\(15))))) # (!\switch~combout\(16) & (((!\switch~combout\(15) & 
-- \aProcessor|displayAll|HexDisplay32Bits[29]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[29]~459_combout\,
	datab => \switch~combout\(16),
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~461_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~462_combout\);

-- Location: LCFF_X24_Y10_N3
\aProcessor|RegFile|R[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][29]~regout\);

-- Location: LCFF_X23_Y14_N17
\aProcessor|RegFile|R[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][29]~regout\);

-- Location: LCFF_X23_Y14_N23
\aProcessor|RegFile|R[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][29]~regout\);

-- Location: LCCOMB_X23_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[29]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~463_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[29][29]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[28][29]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[28][29]~regout\,
	datac => \aProcessor|RegFile|R[29][29]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~463_combout\);

-- Location: LCFF_X21_Y10_N31
\aProcessor|RegFile|R[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[31][29]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][29]~regout\);

-- Location: LCCOMB_X24_Y10_N2
\aProcessor|displayAll|HexDisplay32Bits[29]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~464_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~463_combout\ & (\aProcessor|RegFile|R[31][29]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~463_combout\ & 
-- ((\aProcessor|RegFile|R[30][29]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[29]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[31][29]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[30][29]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~463_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~464_combout\);

-- Location: LCCOMB_X14_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[29]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~465_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~462_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~464_combout\) # (!\switch~combout\(15))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[29]~462_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~457_combout\ & (\switch~combout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[29]~457_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~462_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~464_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~465_combout\);

-- Location: LCFF_X19_Y9_N15
\aProcessor|RegFile|R[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][29]~regout\);

-- Location: LCFF_X16_Y13_N29
\aProcessor|RegFile|R[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][29]~regout\);

-- Location: LCFF_X16_Y13_N23
\aProcessor|RegFile|R[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][29]~regout\);

-- Location: LCCOMB_X16_Y13_N28
\aProcessor|displayAll|HexDisplay32Bits[29]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~466_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[9][29]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[1][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][29]~regout\,
	datad => \aProcessor|RegFile|R[1][29]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~466_combout\);

-- Location: LCFF_X19_Y9_N17
\aProcessor|RegFile|R[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][29]~regout\);

-- Location: LCCOMB_X19_Y9_N14
\aProcessor|displayAll|HexDisplay32Bits[29]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~467_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~466_combout\ & (\aProcessor|RegFile|R[13][29]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~466_combout\ & 
-- ((\aProcessor|RegFile|R[5][29]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[29]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[13][29]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[5][29]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~466_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~467_combout\);

-- Location: LCFF_X15_Y9_N13
\aProcessor|RegFile|R[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][29]~regout\);

-- Location: LCFF_X16_Y9_N29
\aProcessor|RegFile|R[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][29]~regout\);

-- Location: LCFF_X16_Y9_N15
\aProcessor|RegFile|R[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[2][29]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][29]~regout\);

-- Location: LCCOMB_X16_Y9_N28
\aProcessor|displayAll|HexDisplay32Bits[29]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~468_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[6][29]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[2][29]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[2][29]~regout\,
	datac => \aProcessor|RegFile|R[6][29]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~468_combout\);

-- Location: LCFF_X16_Y12_N5
\aProcessor|RegFile|R[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[14][29]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][29]~regout\);

-- Location: LCCOMB_X15_Y9_N12
\aProcessor|displayAll|HexDisplay32Bits[29]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~469_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~468_combout\ & (\aProcessor|RegFile|R[14][29]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~468_combout\ & 
-- ((\aProcessor|RegFile|R[10][29]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[29]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[14][29]~regout\,
	datac => \aProcessor|RegFile|R[10][29]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~468_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~469_combout\);

-- Location: LCFF_X23_Y9_N25
\aProcessor|RegFile|R[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][29]~regout\);

-- Location: LCFF_X24_Y9_N25
\aProcessor|RegFile|R[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][29]~regout\);

-- Location: LCFF_X23_Y9_N23
\aProcessor|RegFile|R[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][29]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][29]~regout\);

-- Location: LCCOMB_X24_Y9_N24
\aProcessor|displayAll|HexDisplay32Bits[29]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~470_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[4][29]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[0][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[4][29]~regout\,
	datad => \aProcessor|RegFile|R[0][29]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~470_combout\);

-- Location: LCFF_X24_Y9_N31
\aProcessor|RegFile|R[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][29]~regout\);

-- Location: LCCOMB_X23_Y9_N24
\aProcessor|displayAll|HexDisplay32Bits[29]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~471_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~470_combout\ & (\aProcessor|RegFile|R[12][29]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~470_combout\ & 
-- ((\aProcessor|RegFile|R[8][29]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[29]~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[12][29]~regout\,
	datac => \aProcessor|RegFile|R[8][29]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~470_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~471_combout\);

-- Location: LCCOMB_X15_Y9_N10
\aProcessor|displayAll|HexDisplay32Bits[29]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~472_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|displayAll|HexDisplay32Bits[29]~469_combout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[29]~471_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~471_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~469_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~472_combout\);

-- Location: LCFF_X21_Y12_N1
\aProcessor|RegFile|R[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][29]~regout\);

-- Location: LCFF_X21_Y8_N15
\aProcessor|RegFile|R[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][29]~regout\);

-- Location: LCFF_X19_Y8_N23
\aProcessor|RegFile|R[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[3][29]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][29]~regout\);

-- Location: LCCOMB_X21_Y8_N14
\aProcessor|displayAll|HexDisplay32Bits[29]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~473_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[11][29]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[3][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][29]~regout\,
	datad => \aProcessor|RegFile|R[3][29]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~473_combout\);

-- Location: LCFF_X21_Y12_N31
\aProcessor|RegFile|R[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][29]~regout\);

-- Location: LCCOMB_X21_Y12_N0
\aProcessor|displayAll|HexDisplay32Bits[29]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~474_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~473_combout\ & ((\aProcessor|RegFile|R[15][29]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~473_combout\ & 
-- (((\aProcessor|RegFile|R[7][29]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[29]~473_combout\,
	datab => \aProcessor|RegFile|R[15][29]~regout\,
	datac => \aProcessor|RegFile|R[7][29]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~474_combout\);

-- Location: LCCOMB_X15_Y9_N16
\aProcessor|displayAll|HexDisplay32Bits[29]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~475_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~472_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~474_combout\)) # (!\switch~combout\(13)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[29]~472_combout\ & (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[29]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[29]~472_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~474_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~467_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~475_combout\);

-- Location: LCCOMB_X24_Y15_N30
\aProcessor|displayAll|HexDisplay32Bits[29]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~476_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~29_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|Mux28~88_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~476_combout\);

-- Location: LCCOMB_X15_Y14_N4
\aProcessor|displayAll|HexDisplay32Bits[29]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~477_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~476_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~475_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[29]~476_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~465_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[29]~475_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~465_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~476_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~477_combout\);

-- Location: LCCOMB_X28_Y15_N26
\aProcessor|displayAll|HexDisplay32Bits[30]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~480_combout\ = (\aProcessor|IR|Q\(30) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~480_combout\);

-- Location: LCCOMB_X34_Y12_N18
\aProcessor|displayAll|HexDisplay32Bits[30]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~481_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|RB|Q\(30) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[30]~480_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datab => \aProcessor|RB|Q\(30),
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~480_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~481_combout\);

-- Location: LCCOMB_X34_Y12_N12
\aProcessor|displayAll|HexDisplay32Bits[30]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~482_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[30]~481_combout\ & (\aProcessor|RA|Q\(30))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[30]~481_combout\ & ((\aProcessor|RZ|Q\(30)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[30]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datac => \aProcessor|RZ|Q\(30),
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~481_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~482_combout\);

-- Location: LCCOMB_X34_Y12_N2
\aProcessor|displayAll|HexDisplay32Bits[30]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~483_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (\aProcessor|RM|Q\(30)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[30]~482_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|RM|Q\(30),
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~482_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~483_combout\);

-- Location: LCCOMB_X28_Y12_N6
\aProcessor|displayAll|HexDisplay32Bits[30]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~484_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~483_combout\ & (((\aProcessor|RY|Q\(30)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[30]~483_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(30) & (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~483_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(30),
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datad => \aProcessor|RY|Q\(30),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~484_combout\);

-- Location: LCFF_X15_Y13_N11
\aProcessor|RegFile|R[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][30]~regout\);

-- Location: LCFF_X22_Y12_N1
\aProcessor|RegFile|R[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][30]~regout\);

-- Location: LCFF_X22_Y16_N25
\aProcessor|RegFile|R[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][30]~regout\);

-- Location: LCCOMB_X22_Y12_N0
\aProcessor|displayAll|HexDisplay32Bits[30]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~485_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][30]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][30]~regout\,
	datad => \aProcessor|RegFile|R[24][30]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~485_combout\);

-- Location: LCFF_X15_Y13_N13
\aProcessor|RegFile|R[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][30]~regout\);

-- Location: LCCOMB_X15_Y13_N10
\aProcessor|displayAll|HexDisplay32Bits[30]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~486_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[30]~485_combout\ & (\aProcessor|RegFile|R[27][30]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~485_combout\ & 
-- ((\aProcessor|RegFile|R[26][30]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[30]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[27][30]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][30]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~485_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~486_combout\);

-- Location: LCFF_X18_Y14_N19
\aProcessor|RegFile|R[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][30]~regout\);

-- Location: LCFF_X21_Y14_N29
\aProcessor|RegFile|R[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[20][30]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][30]~regout\);

-- Location: LCCOMB_X18_Y14_N18
\aProcessor|displayAll|HexDisplay32Bits[30]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~487_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & ((\aProcessor|RegFile|R[22][30]~regout\))) # (!\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[20][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[20][30]~regout\,
	datac => \aProcessor|RegFile|R[22][30]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~487_combout\);

-- Location: LCFF_X16_Y9_N5
\aProcessor|RegFile|R[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][30]~regout\);

-- Location: LCFF_X15_Y9_N15
\aProcessor|RegFile|R[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][30]~regout\);

-- Location: LCFF_X16_Y9_N31
\aProcessor|RegFile|R[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][30]~regout\);

-- Location: LCCOMB_X15_Y9_N14
\aProcessor|displayAll|HexDisplay32Bits[30]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~495_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[10][30]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[2][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[10][30]~regout\,
	datad => \aProcessor|RegFile|R[2][30]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~495_combout\);

-- Location: LCFF_X16_Y12_N27
\aProcessor|RegFile|R[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[14][30]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][30]~regout\);

-- Location: LCCOMB_X16_Y9_N4
\aProcessor|displayAll|HexDisplay32Bits[30]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~496_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~495_combout\ & (((\aProcessor|RegFile|R[14][30]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~495_combout\ & 
-- (\switch~combout\(15) & (\aProcessor|RegFile|R[6][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~495_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[6][30]~regout\,
	datad => \aProcessor|RegFile|R[14][30]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~496_combout\);

-- Location: LCFF_X15_Y9_N9
\aProcessor|RegFile|R[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][30]~regout\);

-- Location: LCFF_X16_Y10_N27
\aProcessor|RegFile|R[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[1][30]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][30]~regout\);

-- Location: LCCOMB_X15_Y9_N8
\aProcessor|displayAll|HexDisplay32Bits[30]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~497_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[5][30]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[1][30]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[1][30]~regout\,
	datac => \aProcessor|RegFile|R[5][30]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~497_combout\);

-- Location: LCFF_X23_Y9_N1
\aProcessor|RegFile|R[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][30]~regout\);

-- Location: LCFF_X23_Y9_N3
\aProcessor|RegFile|R[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][30]~regout\);

-- Location: LCCOMB_X23_Y9_N0
\aProcessor|displayAll|HexDisplay32Bits[30]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~499_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[8][30]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[0][30]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][30]~regout\,
	datac => \aProcessor|RegFile|R[8][30]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~499_combout\);

-- Location: LCFF_X21_Y8_N11
\aProcessor|RegFile|R[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][30]~regout\);

-- Location: LCCOMB_X22_Y14_N6
\aProcessor|displayAll|HexDisplay32Bits[30]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~505_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (\aProcessor|MuxB|ShiftRight0~30_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (((\aProcessor|displayAll|Mux28~88_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~30_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~505_combout\);

-- Location: LCCOMB_X34_Y11_N4
\aProcessor|displayAll|HexDisplay32Bits[31]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~509_combout\ = (\aProcessor|IR|Q\(31) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~509_combout\);

-- Location: LCCOMB_X34_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[31]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~510_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|RB|Q\(31) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[31]~509_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datab => \aProcessor|RB|Q\(31),
	datac => \aProcessor|displayAll|HexDisplay32Bits[31]~509_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~510_combout\);

-- Location: LCCOMB_X34_Y11_N8
\aProcessor|displayAll|HexDisplay32Bits[31]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~511_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~510_combout\ & (\aProcessor|RA|Q\(31))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~510_combout\ & ((\aProcessor|RZ|Q\(31)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[31]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(31),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datac => \aProcessor|RZ|Q\(31),
	datad => \aProcessor|displayAll|HexDisplay32Bits[31]~510_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~511_combout\);

-- Location: LCCOMB_X34_Y11_N30
\aProcessor|displayAll|HexDisplay32Bits[31]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~512_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(31))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~511_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(31),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[31]~511_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~512_combout\);

-- Location: LCCOMB_X27_Y11_N14
\aProcessor|displayAll|HexDisplay32Bits[31]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~513_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~512_combout\ & (\aProcessor|RY|Q\(31))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~512_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(31)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~512_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~512_combout\,
	datac => \aProcessor|RY|Q\(31),
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(31),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~513_combout\);

-- Location: LCFF_X19_Y15_N21
\aProcessor|RegFile|R[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][31]~regout\);

-- Location: LCFF_X19_Y15_N11
\aProcessor|RegFile|R[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][31]~regout\);

-- Location: LCCOMB_X19_Y15_N20
\aProcessor|displayAll|HexDisplay32Bits[31]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~514_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[21][31]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[20][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[21][31]~regout\,
	datad => \aProcessor|RegFile|R[20][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~514_combout\);

-- Location: LCFF_X14_Y14_N31
\aProcessor|RegFile|R[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][31]~regout\);

-- Location: LCFF_X15_Y14_N25
\aProcessor|RegFile|R[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][31]~regout\);

-- Location: LCFF_X19_Y17_N3
\aProcessor|RegFile|R[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[24][31]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][31]~regout\);

-- Location: LCCOMB_X15_Y14_N24
\aProcessor|displayAll|HexDisplay32Bits[31]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~516_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[26][31]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[24][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[26][31]~regout\,
	datad => \aProcessor|RegFile|R[24][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~516_combout\);

-- Location: LCFF_X15_Y13_N7
\aProcessor|RegFile|R[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][31]~regout\);

-- Location: LCCOMB_X14_Y14_N30
\aProcessor|displayAll|HexDisplay32Bits[31]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~517_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[31]~516_combout\ & (\aProcessor|RegFile|R[27][31]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~516_combout\ & 
-- ((\aProcessor|RegFile|R[25][31]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[31]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[27][31]~regout\,
	datac => \aProcessor|RegFile|R[25][31]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[31]~516_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~517_combout\);

-- Location: LCFF_X18_Y13_N1
\aProcessor|RegFile|R[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][31]~regout\);

-- Location: LCFF_X18_Y14_N15
\aProcessor|RegFile|R[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][31]~regout\);

-- Location: LCFF_X18_Y16_N25
\aProcessor|RegFile|R[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][31]~regout\);

-- Location: LCCOMB_X18_Y14_N14
\aProcessor|displayAll|HexDisplay32Bits[31]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~518_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & ((\aProcessor|RegFile|R[18][31]~regout\))) # (!\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[16][31]~regout\,
	datac => \aProcessor|RegFile|R[18][31]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~518_combout\);

-- Location: LCFF_X18_Y13_N7
\aProcessor|RegFile|R[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][31]~regout\);

-- Location: LCCOMB_X18_Y13_N0
\aProcessor|displayAll|HexDisplay32Bits[31]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~519_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~518_combout\ & ((\aProcessor|RegFile|R[19][31]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~518_combout\ & 
-- (((\aProcessor|RegFile|R[17][31]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][31]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~518_combout\,
	datac => \aProcessor|RegFile|R[17][31]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~519_combout\);

-- Location: LCCOMB_X21_Y14_N14
\aProcessor|displayAll|HexDisplay32Bits[31]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~520_combout\ = (\switch~combout\(16) & (((\switch~combout\(15)) # (\aProcessor|displayAll|HexDisplay32Bits[31]~517_combout\)))) # (!\switch~combout\(16) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[31]~519_combout\ & (!\switch~combout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~519_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[31]~517_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~520_combout\);

-- Location: LCFF_X24_Y11_N21
\aProcessor|RegFile|R[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][31]~regout\);

-- Location: LCFF_X24_Y11_N7
\aProcessor|RegFile|R[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][31]~regout\);

-- Location: LCCOMB_X24_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[31]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~521_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[29][31]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[28][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[29][31]~regout\,
	datad => \aProcessor|RegFile|R[28][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~521_combout\);

-- Location: LCFF_X15_Y9_N25
\aProcessor|RegFile|R[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][31]~regout\);

-- Location: LCFF_X16_Y9_N9
\aProcessor|RegFile|R[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][31]~regout\);

-- Location: LCFF_X16_Y9_N11
\aProcessor|RegFile|R[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][31]~regout\);

-- Location: LCCOMB_X16_Y9_N8
\aProcessor|displayAll|HexDisplay32Bits[31]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~526_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[6][31]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[2][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[6][31]~regout\,
	datad => \aProcessor|RegFile|R[2][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~526_combout\);

-- Location: LCFF_X16_Y11_N9
\aProcessor|RegFile|R[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[14][31]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][31]~regout\);

-- Location: LCCOMB_X15_Y9_N24
\aProcessor|displayAll|HexDisplay32Bits[31]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~527_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~526_combout\ & (((\aProcessor|RegFile|R[14][31]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~526_combout\ & 
-- (\switch~combout\(16) & (\aProcessor|RegFile|R[10][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~526_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[10][31]~regout\,
	datad => \aProcessor|RegFile|R[14][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~527_combout\);

-- Location: LCFF_X23_Y9_N13
\aProcessor|RegFile|R[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][31]~regout\);

-- Location: LCFF_X24_Y12_N31
\aProcessor|RegFile|R[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][31]~regout\);

-- Location: LCFF_X18_Y12_N31
\aProcessor|RegFile|R[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][31]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][31]~regout\);

-- Location: LCCOMB_X24_Y12_N30
\aProcessor|displayAll|HexDisplay32Bits[31]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~528_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[4][31]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[0][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][31]~regout\,
	datac => \aProcessor|RegFile|R[4][31]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~528_combout\);

-- Location: LCFF_X23_Y10_N7
\aProcessor|RegFile|R[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][31]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][31]~regout\);

-- Location: LCCOMB_X23_Y9_N12
\aProcessor|displayAll|HexDisplay32Bits[31]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~529_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~528_combout\ & ((\aProcessor|RegFile|R[12][31]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~528_combout\ & 
-- (((\aProcessor|RegFile|R[8][31]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[12][31]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~528_combout\,
	datac => \aProcessor|RegFile|R[8][31]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~529_combout\);

-- Location: LCCOMB_X15_Y9_N6
\aProcessor|displayAll|HexDisplay32Bits[31]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~530_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|displayAll|HexDisplay32Bits[31]~527_combout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[31]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[31]~527_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[31]~529_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~530_combout\);

-- Location: LCCOMB_X40_Y15_N6
\debounceit1|PB_state~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~3_combout\ = (\debounceit1|PB_cnt\(13) & (\debounceit1|PB_cnt\(10) & (\debounceit1|PB_cnt\(11) & \debounceit1|PB_cnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(13),
	datab => \debounceit1|PB_cnt\(10),
	datac => \debounceit1|PB_cnt\(11),
	datad => \debounceit1|PB_cnt\(12),
	combout => \debounceit1|PB_state~3_combout\);

-- Location: LCCOMB_X24_Y13_N26
\aProcessor|CSG|SelectSignals|WideNor1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal14~0_combout\ & ((\aProcessor|CSG|SelectSignals|Equal4~0_combout\) # ((\aProcessor|CSG|SelectSignals|Equal3~0_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal9~0_combout\)))) # (!\aProcessor|CSG|SelectSignals|Equal14~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal3~0_combout\ & ((\aProcessor|CSG|SelectSignals|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal14~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal3~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal4~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal9~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~0_combout\);

-- Location: LCCOMB_X24_Y13_N24
\aProcessor|CSG|SelectSignals|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal6~0_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & (\aProcessor|IR|Q\(7) & (\aProcessor|IR|Q\(6) & !\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|IR|Q\(7),
	datac => \aProcessor|IR|Q\(6),
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal6~0_combout\);

-- Location: LCCOMB_X24_Y13_N16
\aProcessor|CSG|SelectSignals|WideNor1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~5_combout\ = (((!\aProcessor|CSG|SelectSignals|Equal9~0_combout\ & !\aProcessor|CSG|SelectSignals|Equal4~0_combout\)) # (!\aProcessor|CSG|SelectSignals|Equal1~23_combout\)) # 
-- (!\aProcessor|CSG|SelectSignals|Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal6~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal9~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal4~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~5_combout\);

-- Location: LCCOMB_X28_Y13_N28
\aProcessor|CSG|SelectSignals|Equal14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal14~1_combout\ = (\aProcessor|CSG|SelectSignals|Equal13~0_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\ & (\aProcessor|CSG|SelectSignals|Equal14~0_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal13~0_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal14~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~24_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal14~1_combout\);

-- Location: LCCOMB_X25_Y13_N12
\aProcessor|CSG|SelectSignals|WideNor1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~6_combout\ = (!\aProcessor|CSG|SelectSignals|Equal14~1_combout\ & (\aProcessor|CSG|SelectSignals|WideNor1~5_combout\ & ((\aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal2~1_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal14~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideNor1~5_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~6_combout\);

-- Location: LCCOMB_X20_Y12_N0
\aProcessor|RegFile|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~20_combout\ = (\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ & (\aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~20_combout\);

-- Location: LCCOMB_X27_Y15_N10
\aProcessor|RegFile|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~1_combout\ = (\aProcessor|RegFile|R_rtl_1_bypass\(7) & (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29) $ (!\aProcessor|RegFile|R_rtl_1_bypass\(5))))) # (!\aProcessor|RegFile|R_rtl_1_bypass\(7) & (!\aProcessor|IR|Q\(30) & 
-- (\aProcessor|IR|Q\(29) $ (!\aProcessor|RegFile|R_rtl_1_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(7),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(5),
	combout => \aProcessor|RegFile|Mux60~1_combout\);

-- Location: LCCOMB_X35_Y16_N26
\aProcessor|ALU|RZ~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~1_combout\ = (\aProcessor|RA|Q\(1) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(7))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(7),
	datab => \aProcessor|RB|Q\(1),
	datac => \aProcessor|RA|Q\(1),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~1_combout\);

-- Location: LCCOMB_X35_Y16_N0
\aProcessor|ALU|Selector34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|RZ~1_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|RZ~1_combout\,
	datac => \aProcessor|ALU|Add2~2_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector34~3_combout\);

-- Location: LCCOMB_X35_Y16_N6
\aProcessor|ALU|Selector34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(1) $ (((\aProcessor|MuxB|ShiftRight0~1_combout\) # (\aProcessor|ALU|Selector34~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(1),
	datac => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datad => \aProcessor|ALU|Selector34~3_combout\,
	combout => \aProcessor|ALU|Selector34~4_combout\);

-- Location: LCCOMB_X30_Y16_N8
\aProcessor|ALU|RZ~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~5_combout\ = (\aProcessor|RA|Q\(3) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(9)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|RB|Q\(3),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(9),
	combout => \aProcessor|ALU|RZ~5_combout\);

-- Location: LCFF_X28_Y11_N25
\aProcessor|RegFile|R_rtl_1_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(39));

-- Location: LCCOMB_X30_Y14_N0
\aProcessor|ALU|RZ~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~6_combout\ = (\aProcessor|RA|Q\(4)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(10))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(10),
	datac => \aProcessor|RB|Q\(4),
	datad => \aProcessor|RA|Q\(4),
	combout => \aProcessor|ALU|RZ~6_combout\);

-- Location: LCCOMB_X30_Y16_N30
\aProcessor|ALU|RZ~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~7_combout\ = (\aProcessor|RA|Q\(4) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(10))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|IR|Q\(10),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(4),
	combout => \aProcessor|ALU|RZ~7_combout\);

-- Location: LCCOMB_X33_Y16_N10
\aProcessor|ALU|Selector24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~6_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((!\aProcessor|IR|Q\(17)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (!\aProcessor|RB|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RB|Q\(11),
	datac => \aProcessor|IR|Q\(17),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector24~6_combout\);

-- Location: LCCOMB_X32_Y14_N24
\aProcessor|ALU|RZ~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~20_combout\ = (\aProcessor|RA|Q\(12)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(18)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(12),
	datab => \aProcessor|RA|Q\(12),
	datac => \aProcessor|IR|Q\(18),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~20_combout\);

-- Location: LCCOMB_X32_Y12_N12
\aProcessor|ALU|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~0_combout\ = (\aProcessor|RA|Q\(13)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(19)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RB|Q\(13),
	datac => \aProcessor|IR|Q\(19),
	datad => \aProcessor|RA|Q\(13),
	combout => \aProcessor|ALU|Selector22~0_combout\);

-- Location: LCCOMB_X32_Y12_N8
\aProcessor|ALU|Selector22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (!\aProcessor|RA|Q\(13))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(13) & \aProcessor|MuxB|ShiftRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(13),
	datad => \aProcessor|MuxB|ShiftRight0~13_combout\,
	combout => \aProcessor|ALU|Selector22~5_combout\);

-- Location: LCCOMB_X32_Y11_N6
\aProcessor|ALU|RZ~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~22_combout\ = (\aProcessor|RA|Q\(14)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(20)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(14),
	datab => \aProcessor|RA|Q\(14),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(20),
	combout => \aProcessor|ALU|RZ~22_combout\);

-- Location: LCCOMB_X32_Y11_N26
\aProcessor|ALU|RZ~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~23_combout\ = (\aProcessor|RA|Q\(14) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(20)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(14),
	datab => \aProcessor|RA|Q\(14),
	datac => \aProcessor|IR|Q\(20),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~23_combout\);

-- Location: LCCOMB_X32_Y11_N10
\aProcessor|ALU|Selector21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~8_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Selector21~6_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (!\aProcessor|ALU|Selector21~6_combout\ & \aProcessor|ALU|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|Selector21~6_combout\,
	datad => \aProcessor|ALU|Add2~28_combout\,
	combout => \aProcessor|ALU|Selector21~8_combout\);

-- Location: LCCOMB_X29_Y14_N18
\aProcessor|ALU|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~0_combout\ = (\aProcessor|RA|Q\(15)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|RA|Q\(15),
	datad => \aProcessor|RB|Q\(15),
	combout => \aProcessor|ALU|Selector20~0_combout\);

-- Location: LCCOMB_X32_Y14_N10
\aProcessor|ALU|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|RA|Q\(15)) # ((!\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector20~0_combout\) # 
-- (\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector20~0_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector20~1_combout\);

-- Location: LCCOMB_X24_Y13_N28
\aProcessor|CSG|SelectSignals|ALU_Op[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & (\aProcessor|IR|Q\(0) & \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|IR|Q\(0),
	datac => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\);

-- Location: LCCOMB_X33_Y15_N26
\aProcessor|ALU|RZ~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~24_combout\ = (\aProcessor|RA|Q\(16)) # (\aProcessor|MuxB|ShiftRight0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RA|Q\(16),
	datad => \aProcessor|MuxB|ShiftRight0~16_combout\,
	combout => \aProcessor|ALU|RZ~24_combout\);

-- Location: LCCOMB_X33_Y15_N12
\aProcessor|ALU|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~0_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector12~5_combout\) # ((\aProcessor|ALU|Add3~32_combout\)))) # (!\aProcessor|ALU|Selector12~4_combout\ & (!\aProcessor|ALU|Selector12~5_combout\ & 
-- ((\aProcessor|ALU|RZ~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~4_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add3~32_combout\,
	datad => \aProcessor|ALU|RZ~24_combout\,
	combout => \aProcessor|ALU|Selector19~0_combout\);

-- Location: LCCOMB_X30_Y17_N20
\aProcessor|ALU|RZ~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~25_combout\ = (\aProcessor|RA|Q\(18)) # (\aProcessor|MuxB|ShiftRight0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RA|Q\(18),
	datad => \aProcessor|MuxB|ShiftRight0~18_combout\,
	combout => \aProcessor|ALU|RZ~25_combout\);

-- Location: LCCOMB_X30_Y17_N30
\aProcessor|ALU|Selector17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(18) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~18_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(18) & \aProcessor|MuxB|ShiftRight0~18_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(18),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~18_combout\,
	combout => \aProcessor|ALU|Selector17~3_combout\);

-- Location: LCCOMB_X31_Y17_N20
\aProcessor|ALU|Selector15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~5_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector12~6_combout\) # ((\aProcessor|RA|Q\(19))))) # (!\aProcessor|ALU|Selector12~3_combout\ & (!\aProcessor|ALU|Selector12~6_combout\ & 
-- (\aProcessor|RA|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|RA|Q\(21),
	datad => \aProcessor|RA|Q\(19),
	combout => \aProcessor|ALU|Selector15~5_combout\);

-- Location: LCFF_X28_Y11_N21
\aProcessor|RegFile|R_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(21));

-- Location: LCCOMB_X30_Y15_N10
\aProcessor|ALU|Selector12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~14_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(23) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~23_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(23) & \aProcessor|MuxB|ShiftRight0~23_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(23),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|MuxB|ShiftRight0~23_combout\,
	combout => \aProcessor|ALU|Selector12~14_combout\);

-- Location: LCCOMB_X29_Y15_N20
\aProcessor|ALU|RZ~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~28_combout\ = (\aProcessor|RA|Q\(24)) # (\aProcessor|MuxB|ShiftRight0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datac => \aProcessor|MuxB|ShiftRight0~24_combout\,
	combout => \aProcessor|ALU|RZ~28_combout\);

-- Location: LCCOMB_X29_Y15_N30
\aProcessor|ALU|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~0_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector12~5_combout\) # ((\aProcessor|ALU|Add3~48_combout\)))) # (!\aProcessor|ALU|Selector12~4_combout\ & (!\aProcessor|ALU|Selector12~5_combout\ & 
-- (\aProcessor|ALU|RZ~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~4_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|RZ~28_combout\,
	datad => \aProcessor|ALU|Add3~48_combout\,
	combout => \aProcessor|ALU|Selector11~0_combout\);

-- Location: LCCOMB_X29_Y15_N12
\aProcessor|ALU|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector11~0_combout\ & ((\aProcessor|RA|Q\(24)))) # (!\aProcessor|ALU|Selector11~0_combout\ & (\aProcessor|ALU|Add0~48_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~48_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|RA|Q\(24),
	datad => \aProcessor|ALU|Selector11~0_combout\,
	combout => \aProcessor|ALU|Selector11~1_combout\);

-- Location: LCCOMB_X30_Y15_N14
\aProcessor|ALU|RZ~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~29_combout\ = (\aProcessor|RA|Q\(26)) # (\aProcessor|MuxB|ShiftRight0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RA|Q\(26),
	datad => \aProcessor|MuxB|ShiftRight0~26_combout\,
	combout => \aProcessor|ALU|RZ~29_combout\);

-- Location: LCCOMB_X31_Y15_N16
\aProcessor|ALU|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (\aProcessor|ALU|Selector12~4_combout\)) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|Add3~52_combout\)) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|RZ~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|Selector12~4_combout\,
	datac => \aProcessor|ALU|Add3~52_combout\,
	datad => \aProcessor|ALU|RZ~29_combout\,
	combout => \aProcessor|ALU|Selector9~0_combout\);

-- Location: LCCOMB_X31_Y15_N10
\aProcessor|ALU|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector9~0_combout\ & (\aProcessor|RA|Q\(26))) # (!\aProcessor|ALU|Selector9~0_combout\ & ((\aProcessor|ALU|Add0~52_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|RA|Q\(26),
	datac => \aProcessor|ALU|Selector9~0_combout\,
	datad => \aProcessor|ALU|Add0~52_combout\,
	combout => \aProcessor|ALU|Selector9~1_combout\);

-- Location: LCCOMB_X32_Y13_N16
\aProcessor|ALU|RZ~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~30_combout\ = (\aProcessor|MuxB|ShiftRight0~28_combout\) # (\aProcessor|RA|Q\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datad => \aProcessor|RA|Q\(28),
	combout => \aProcessor|ALU|RZ~30_combout\);

-- Location: LCCOMB_X32_Y12_N10
\aProcessor|ALU|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~2_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (\aProcessor|RA|Q\(29) & (\aProcessor|ALU|Selector12~4_combout\))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & 
-- ((\aProcessor|ALU|Add3~58_combout\))) # (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|RA|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(29),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Add3~58_combout\,
	combout => \aProcessor|ALU|Selector6~2_combout\);

-- Location: LCCOMB_X30_Y10_N20
\aProcessor|ALU|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~2_combout\ = (\aProcessor|MuxB|ShiftRight0~30_combout\ & ((\aProcessor|ALU|Selector12~2_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & \aProcessor|ALU|Selector12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~2_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~30_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|ALU|Selector12~7_combout\,
	combout => \aProcessor|ALU|Selector5~2_combout\);

-- Location: LCCOMB_X30_Y10_N10
\aProcessor|ALU|RZ~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~31_combout\ = (\aProcessor|RA|Q\(30)) # (\aProcessor|MuxB|ShiftRight0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datad => \aProcessor|MuxB|ShiftRight0~30_combout\,
	combout => \aProcessor|ALU|RZ~31_combout\);

-- Location: LCCOMB_X51_Y22_N24
\debounceit0|PB_state~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~1_combout\ = (\debounceit0|PB_cnt\(4) & (\debounceit0|PB_cnt\(2) & (\debounceit0|PB_cnt\(3) & \debounceit0|PB_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(4),
	datab => \debounceit0|PB_cnt\(2),
	datac => \debounceit0|PB_cnt\(3),
	datad => \debounceit0|PB_cnt\(5),
	combout => \debounceit0|PB_state~1_combout\);

-- Location: LCCOMB_X24_Y13_N30
\aProcessor|CSG|SelectSignals|Y_Select[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((\aProcessor|CSG|SelectSignals|Equal15~0_combout\) # (\aProcessor|CSG|SelectSignals|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal15~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal14~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\);

-- Location: LCCOMB_X29_Y14_N6
\aProcessor|ALU|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|WideOr3~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(3))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- ((\aProcessor|CSG|SelectSignals|ALU_Op\(2)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) $ (!\aProcessor|CSG|SelectSignals|ALU_Op\(2))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|WideOr3~0_combout\);

-- Location: LCCOMB_X24_Y15_N26
\debounceit3|PB_state~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~3_combout\ = (\debounceit3|PB_cnt\(10) & (\debounceit3|PB_cnt\(13) & (\debounceit3|PB_cnt\(11) & \debounceit3|PB_cnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(10),
	datab => \debounceit3|PB_cnt\(13),
	datac => \debounceit3|PB_cnt\(11),
	datad => \debounceit3|PB_cnt\(12),
	combout => \debounceit3|PB_state~3_combout\);

-- Location: LCCOMB_X34_Y14_N24
\aProcessor|ALU|Equal18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~2_combout\ = ((!\aProcessor|MuxB|ShiftRight0~12_combout\ & (!\aProcessor|MuxB|ShiftRight0~9_combout\ & !\aProcessor|MuxB|ShiftRight0~10_combout\))) # (!\aProcessor|ALU|Selector12~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~9_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~10_combout\,
	datad => \aProcessor|ALU|Selector12~8_combout\,
	combout => \aProcessor|ALU|Equal18~2_combout\);

-- Location: LCCOMB_X34_Y14_N26
\aProcessor|ALU|Equal18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~3_combout\ = (\aProcessor|ALU|Equal18~2_combout\ & !\aProcessor|ALU|Selector26~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|ALU|Equal18~2_combout\,
	datad => \aProcessor|ALU|Selector26~6_combout\,
	combout => \aProcessor|ALU|Equal18~3_combout\);

-- Location: LCCOMB_X33_Y15_N16
\aProcessor|ALU|Equal18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~4_combout\ = (!\aProcessor|ALU|Selector23~6_combout\ & (!\aProcessor|ALU|Selector25~6_combout\ & (!\aProcessor|ALU|Selector24~11_combout\ & \aProcessor|ALU|Equal18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector23~6_combout\,
	datab => \aProcessor|ALU|Selector25~6_combout\,
	datac => \aProcessor|ALU|Selector24~11_combout\,
	datad => \aProcessor|ALU|Equal18~3_combout\,
	combout => \aProcessor|ALU|Equal18~4_combout\);

-- Location: LCCOMB_X31_Y17_N8
\aProcessor|ALU|Equal18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~7_combout\ = (!\aProcessor|ALU|Selector15~9_combout\ & (!\aProcessor|ALU|Selector18~10_combout\ & (!\aProcessor|ALU|Selector17~7_combout\ & !\aProcessor|ALU|Selector16~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector15~9_combout\,
	datab => \aProcessor|ALU|Selector18~10_combout\,
	datac => \aProcessor|ALU|Selector17~7_combout\,
	datad => \aProcessor|ALU|Selector16~10_combout\,
	combout => \aProcessor|ALU|Equal18~7_combout\);

-- Location: LCCOMB_X33_Y13_N26
\aProcessor|ALU|Equal18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~8_combout\ = (!\aProcessor|ALU|Selector13~6_combout\ & (!\aProcessor|ALU|Selector14~12_combout\ & ((!\aProcessor|ALU|Selector12~8_combout\) # (!\aProcessor|MuxB|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~22_combout\,
	datab => \aProcessor|ALU|Selector13~6_combout\,
	datac => \aProcessor|ALU|Selector12~8_combout\,
	datad => \aProcessor|ALU|Selector14~12_combout\,
	combout => \aProcessor|ALU|Equal18~8_combout\);

-- Location: LCCOMB_X32_Y15_N6
\aProcessor|ALU|Equal18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~9_combout\ = (!\aProcessor|ALU|Selector11~7_combout\ & (\aProcessor|ALU|Equal18~8_combout\ & (\aProcessor|ALU|Equal18~7_combout\ & !\aProcessor|ALU|Selector12~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector11~7_combout\,
	datab => \aProcessor|ALU|Equal18~8_combout\,
	datac => \aProcessor|ALU|Equal18~7_combout\,
	datad => \aProcessor|ALU|Selector12~18_combout\,
	combout => \aProcessor|ALU|Equal18~9_combout\);

-- Location: LCCOMB_X33_Y10_N28
\aProcessor|displayAll|Mux28~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~100_combout\ = (\aProcessor|displayAll|Mux28~74_combout\) # ((\switch~combout\(1) & (\aProcessor|RB|Q\(8) & !\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|Mux28~74_combout\,
	datac => \aProcessor|RB|Q\(8),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~100_combout\);

-- Location: LCCOMB_X33_Y10_N6
\aProcessor|displayAll|Mux28~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~101_combout\ = (\aProcessor|displayAll|Mux28~79_combout\) # ((\switch~combout\(1) & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(12) & \switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|Mux28~79_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(12),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~101_combout\);

-- Location: LCCOMB_X33_Y10_N12
\aProcessor|displayAll|Mux28~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~102_combout\ = (\aProcessor|displayAll|Mux28~80_combout\) # ((!\switch~combout\(0) & (\aProcessor|RB|Q\(12) & \switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~80_combout\,
	datab => \switch~combout\(0),
	datac => \aProcessor|RB|Q\(12),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~102_combout\);

-- Location: LCCOMB_X33_Y10_N18
\aProcessor|displayAll|Mux28~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~103_combout\ = (\aProcessor|displayAll|Mux28~81_combout\) # ((\switch~combout\(1) & (\aProcessor|IR|Q\(12) & !\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|IR|Q\(12),
	datac => \aProcessor|displayAll|Mux28~81_combout\,
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~103_combout\);

-- Location: LCCOMB_X29_Y17_N6
\aProcessor|displayAll|Mux10~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~37_combout\ = (\aProcessor|displayAll|Mux10~23_combout\) # ((\switch~combout\(1) & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(21) & \switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~23_combout\,
	datab => \switch~combout\(1),
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(21),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux10~37_combout\);

-- Location: LCCOMB_X27_Y13_N12
\aProcessor|CSG|DecodeInst|Decoder1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Decoder1~8_combout\ = (\aProcessor|CSG|DecodeInst|WideOr0~1_combout\) # ((\aProcessor|IR|Q\(5) & (\aProcessor|IR|Q\(1) & \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(5),
	datab => \aProcessor|IR|Q\(1),
	datac => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\,
	combout => \aProcessor|CSG|DecodeInst|Decoder1~8_combout\);

-- Location: LCCOMB_X28_Y14_N24
\aProcessor|CSG|DecodeInst|Decoder1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Decoder1~9_combout\ = (\aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\ & (\aProcessor|IR|Q\(5) & (\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & \aProcessor|IR|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\,
	datab => \aProcessor|IR|Q\(5),
	datac => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datad => \aProcessor|IR|Q\(1),
	combout => \aProcessor|CSG|DecodeInst|Decoder1~9_combout\);

-- Location: LCCOMB_X32_Y17_N16
\aProcessor|ALU|Selector18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~11_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Add3~34_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add3~34_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	combout => \aProcessor|ALU|Selector18~11_combout\);

-- Location: LCCOMB_X32_Y17_N6
\aProcessor|ALU|Selector16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~11_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (\aProcessor|ALU|Add3~38_combout\ & \aProcessor|CSG|SelectSignals|ALU_Op\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datac => \aProcessor|ALU|Add3~38_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector16~11_combout\);

-- Location: LCCOMB_X22_Y16_N12
\aProcessor|displayAll|HexDisplay32Bits[19]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~544_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[19]~308_combout\ & (\aProcessor|IR|Q\(19) & ((\switch~combout\(1))))) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~308_combout\ & 
-- (((\aProcessor|InstAddGen|PC\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(19),
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~308_combout\,
	datac => \aProcessor|InstAddGen|PC\(19),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~544_combout\);

-- Location: LCCOMB_X22_Y16_N0
\aProcessor|displayAll|HexDisplay32Bits[18]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~546_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~280_combout\ & (\switch~combout\(1) & (\aProcessor|IR|Q\(18)))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~280_combout\ & 
-- (((\aProcessor|InstAddGen|PC\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~280_combout\,
	datac => \aProcessor|IR|Q\(18),
	datad => \aProcessor|InstAddGen|PC\(18),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~546_combout\);

-- Location: LCCOMB_X22_Y16_N4
\aProcessor|displayAll|HexDisplay32Bits[17]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~548_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~252_combout\ & (\switch~combout\(1) & (\aProcessor|IR|Q\(17)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~252_combout\ & 
-- (((\aProcessor|InstAddGen|PC\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~252_combout\,
	datac => \aProcessor|IR|Q\(17),
	datad => \aProcessor|InstAddGen|PC\(17),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~548_combout\);

-- Location: LCCOMB_X27_Y10_N24
\Memory|RAM1|mem_bank~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~0_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~0_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~0_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(0),
	combout => \Memory|RAM1|mem_bank~0_combout\);

-- Location: LCCOMB_X28_Y15_N10
\Memory|RAM1|mem_bank~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~34_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(2)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~34_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(2),
	combout => \Memory|RAM1|mem_bank~34_combout\);

-- Location: LCCOMB_X28_Y15_N16
\Memory|RAM1|mem_bank~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~4_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~4_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~4_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(4),
	combout => \Memory|RAM1|mem_bank~4_combout\);

-- Location: LCCOMB_X35_Y15_N20
\Memory|RAM1|mem_bank~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~5_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~5_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~5_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(5),
	combout => \Memory|RAM1|mem_bank~5_combout\);

-- Location: LCCOMB_X35_Y14_N24
\Memory|RAM1|mem_bank~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~8_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~8_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~8_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(8),
	combout => \Memory|RAM1|mem_bank~8_combout\);

-- Location: LCCOMB_X35_Y14_N20
\Memory|RAM1|mem_bank~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~9_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~9_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~9_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(9),
	combout => \Memory|RAM1|mem_bank~9_combout\);

-- Location: LCCOMB_X27_Y10_N20
\Memory|RAM1|mem_bank~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~10_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~10_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~10_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(10),
	combout => \Memory|RAM1|mem_bank~10_combout\);

-- Location: LCCOMB_X35_Y11_N16
\Memory|RAM1|mem_bank~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~11_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~11_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~11_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(11),
	combout => \Memory|RAM1|mem_bank~11_combout\);

-- Location: LCCOMB_X35_Y11_N24
\Memory|RAM1|mem_bank~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~12_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~12_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~12_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(12),
	combout => \Memory|RAM1|mem_bank~12_combout\);

-- Location: LCCOMB_X35_Y11_N20
\Memory|RAM1|mem_bank~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~13_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~13_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~13_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(13),
	combout => \Memory|RAM1|mem_bank~13_combout\);

-- Location: LCCOMB_X36_Y11_N16
\Memory|RAM1|mem_bank~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~46_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(14)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~46_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(14),
	combout => \Memory|RAM1|mem_bank~46_combout\);

-- Location: LCCOMB_X28_Y16_N14
\Memory|RAM1|mem_bank~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~49_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(17)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~49_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(17),
	combout => \Memory|RAM1|mem_bank~49_combout\);

-- Location: LCCOMB_X28_Y16_N20
\Memory|RAM1|mem_bank~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~19_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~19_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~19_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(19),
	combout => \Memory|RAM1|mem_bank~19_combout\);

-- Location: LCCOMB_X28_Y17_N24
\Memory|RAM1|mem_bank~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~21_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~21_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~21_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(21),
	combout => \Memory|RAM1|mem_bank~21_combout\);

-- Location: LCCOMB_X28_Y17_N20
\Memory|RAM1|mem_bank~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~22_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~22_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~22_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(22),
	combout => \Memory|RAM1|mem_bank~22_combout\);

-- Location: LCCOMB_X28_Y15_N4
\Memory|RAM1|mem_bank~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~25_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~25_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~25_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(25),
	combout => \Memory|RAM1|mem_bank~25_combout\);

-- Location: LCCOMB_X36_Y15_N26
\Memory|RAM1|mem_bank~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~60_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(28)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~60_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(28),
	combout => \Memory|RAM1|mem_bank~60_combout\);

-- Location: LCCOMB_X35_Y15_N24
\Memory|RAM1|mem_bank~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~29_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~29_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~29_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(29),
	combout => \Memory|RAM1|mem_bank~29_combout\);

-- Location: LCCOMB_X34_Y12_N30
\Memory|RAM1|mem_bank~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~62_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(30)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~62_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(30),
	combout => \Memory|RAM1|mem_bank~62_combout\);

-- Location: LCCOMB_X36_Y11_N24
\Memory|RAM1|mem_bank~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~63_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(31)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~63_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(31),
	combout => \Memory|RAM1|mem_bank~63_combout\);

-- Location: LCCOMB_X25_Y12_N20
\aProcessor|RegFile|R[8][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[8][0]~feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R[8][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N0
\aProcessor|RegFile|R[31][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[31][0]~feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R[31][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N8
\aProcessor|RegFile|R[17][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[17][0]~feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R[17][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N16
\aProcessor|RegFile|R[18][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][0]~feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R[18][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y8_N8
\aProcessor|RegFile|R[7][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[7][1]~feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R[7][1]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N6
\aProcessor|RegFile|R[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[8][1]~feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R[8][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N2
\aProcessor|RegFile|R[31][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[31][1]~feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R[31][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N4
\aProcessor|RegFile|R[29][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[29][1]~feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R[29][1]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N26
\aProcessor|RegFile|R[17][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[17][1]~feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R[17][1]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N6
\aProcessor|RegFile|R[11][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[11][2]~feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R[11][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N22
\aProcessor|RegFile|R[31][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[31][2]~feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R[31][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N28
\aProcessor|RegFile|R[29][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[29][2]~feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R[29][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N8
\aProcessor|RegFile|R[12][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][2]~feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R[12][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N0
\aProcessor|RegFile|R[17][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[17][2]~feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R[17][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N26
\aProcessor|RegFile|R[19][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[19][2]~feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R[19][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N6
\aProcessor|RegFile|R[16][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[16][2]~feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R[16][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N18
\aProcessor|RegFile|R[12][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][3]~feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R[12][3]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N30
\aProcessor|RegFile|R[18][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][3]~feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R[18][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N10
\aProcessor|RegFile|R[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][3]~feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R[3][3]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N20
\aProcessor|RegFile|R[18][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][4]~feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R[18][4]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N14
\aProcessor|RegFile|R[19][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[19][4]~feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R[19][4]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N22
\aProcessor|RegFile|R[16][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[16][4]~feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R[16][4]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N12
\aProcessor|RegFile|R[28][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[28][4]~feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R[28][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N0
\aProcessor|RegFile|R[12][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][4]~feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R[12][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y11_N24
\aProcessor|RegFile|R_rtl_1_bypass[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[39]~feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[39]~feeder_combout\);

-- Location: LCCOMB_X22_Y8_N12
\aProcessor|RegFile|R[15][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[15][4]~feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R[15][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N26
\aProcessor|RegFile|R[11][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[11][4]~feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R[11][4]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N14
\aProcessor|RegFile|R[28][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[28][5]~feeder_combout\ = \aProcessor|RY|Q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(5),
	combout => \aProcessor|RegFile|R[28][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N22
\aProcessor|RegFile|R[4][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[4][5]~feeder_combout\ = \aProcessor|RY|Q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(5),
	combout => \aProcessor|RegFile|R[4][5]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N16
\aProcessor|RegFile|R[11][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[11][5]~feeder_combout\ = \aProcessor|RY|Q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(5),
	combout => \aProcessor|RegFile|R[11][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y8_N12
\aProcessor|RegFile|R[11][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[11][6]~feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R[11][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N14
\aProcessor|RegFile|R[17][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[17][6]~feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R[17][6]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N12
\aProcessor|RegFile|R[16][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[16][6]~feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R[16][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N14
\aProcessor|RegFile|R[29][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[29][6]~feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R[29][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N26
\aProcessor|RegFile|R[19][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[19][6]~feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R[19][6]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N4
\aProcessor|RegFile|R[18][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][6]~feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R[18][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N2
\aProcessor|RegFile|R[4][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[4][8]~feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R[4][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N14
\aProcessor|RegFile|R[12][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][8]~feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R[12][8]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N12
\aProcessor|RegFile|R[17][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[17][8]~feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R[17][8]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N28
\aProcessor|RegFile|R[7][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[7][8]~feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R[7][8]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N2
\aProcessor|RegFile|R[11][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[11][8]~feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R[11][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y8_N8
\aProcessor|RegFile|R[15][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[15][9]~feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R[15][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N16
\aProcessor|RegFile|R[2][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[2][9]~feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R[2][9]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N20
\aProcessor|RegFile|R[3][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][10]~feeder_combout\ = \aProcessor|RY|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(10),
	combout => \aProcessor|RegFile|R[3][10]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N8
\aProcessor|RegFile|R[3][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][11]~feeder_combout\ = \aProcessor|RY|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(11),
	combout => \aProcessor|RegFile|R[3][11]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N2
\aProcessor|RegFile|R[3][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][12]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R[3][12]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N4
\aProcessor|RegFile|R[29][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[29][12]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R[29][12]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N22
\aProcessor|RegFile|R[18][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][12]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R[18][12]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N8
\aProcessor|RegFile|R[11][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[11][12]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R[11][12]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N6
\aProcessor|RegFile|R[19][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[19][12]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R[19][12]~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N14
\aProcessor|RegFile|R[4][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[4][12]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R[4][12]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N30
\aProcessor|RegFile|R[17][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[17][12]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R[17][12]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N16
\aProcessor|RegFile|R[16][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[16][12]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R[16][12]~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N26
\aProcessor|RegFile|R[24][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[24][13]~feeder_combout\ = \aProcessor|RY|Q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(13),
	combout => \aProcessor|RegFile|R[24][13]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N28
\aProcessor|RegFile|R[0][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][14]~feeder_combout\ = \aProcessor|RY|Q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(14),
	combout => \aProcessor|RegFile|R[0][14]~feeder_combout\);

-- Location: LCCOMB_X22_Y8_N16
\aProcessor|RegFile|R[13][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[13][14]~feeder_combout\ = \aProcessor|RY|Q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(14),
	combout => \aProcessor|RegFile|R[13][14]~feeder_combout\);

-- Location: LCCOMB_X22_Y8_N30
\aProcessor|RegFile|R[15][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[15][14]~feeder_combout\ = \aProcessor|RY|Q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(14),
	combout => \aProcessor|RegFile|R[15][14]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N30
\aProcessor|RegFile|R[23][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[23][15]~feeder_combout\ = \aProcessor|RY|Q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(15),
	combout => \aProcessor|RegFile|R[23][15]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N8
\aProcessor|RegFile|R[3][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][15]~feeder_combout\ = \aProcessor|RY|Q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(15),
	combout => \aProcessor|RegFile|R[3][15]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N8
\aProcessor|RegFile|R[31][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[31][15]~feeder_combout\ = \aProcessor|RY|Q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(15),
	combout => \aProcessor|RegFile|R[31][15]~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N16
\aProcessor|RegFile|R[4][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[4][16]~feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R[4][16]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N30
\aProcessor|RegFile|R[18][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][16]~feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R[18][16]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N0
\aProcessor|RegFile|R[28][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[28][16]~feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R[28][16]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N18
\aProcessor|RegFile|R[16][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[16][16]~feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R[16][16]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N4
\aProcessor|RegFile|R[17][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[17][16]~feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R[17][16]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N12
\aProcessor|RegFile|R[8][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[8][16]~feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R[8][16]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N26
\aProcessor|RegFile|R[0][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][16]~feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R[0][16]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N14
\aProcessor|RegFile|R[3][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][16]~feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R[3][16]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N10
\aProcessor|RegFile|R[0][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][17]~feeder_combout\ = \aProcessor|RY|Q\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(17),
	combout => \aProcessor|RegFile|R[0][17]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N20
\aProcessor|RegFile|R[20][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[20][17]~feeder_combout\ = \aProcessor|RY|Q\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(17),
	combout => \aProcessor|RegFile|R[20][17]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N26
\aProcessor|RegFile|R[27][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[27][17]~feeder_combout\ = \aProcessor|RY|Q\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(17),
	combout => \aProcessor|RegFile|R[27][17]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N0
\aProcessor|RegFile|R[3][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][17]~feeder_combout\ = \aProcessor|RY|Q\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(17),
	combout => \aProcessor|RegFile|R[3][17]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N4
\aProcessor|RegFile|R[27][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[27][18]~feeder_combout\ = \aProcessor|RY|Q\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(18),
	combout => \aProcessor|RegFile|R[27][18]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N24
\aProcessor|RegFile|R[0][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][18]~feeder_combout\ = \aProcessor|RY|Q\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(18),
	combout => \aProcessor|RegFile|R[0][18]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N10
\aProcessor|RegFile|R[3][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][19]~feeder_combout\ = \aProcessor|RY|Q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(19),
	combout => \aProcessor|RegFile|R[3][19]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N26
\aProcessor|RegFile|R[27][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[27][19]~feeder_combout\ = \aProcessor|RY|Q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(19),
	combout => \aProcessor|RegFile|R[27][19]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N14
\aProcessor|RegFile|R[8][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[8][20]~feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R[8][20]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N0
\aProcessor|RegFile|R[30][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[30][20]~feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R[30][20]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N16
\aProcessor|RegFile|R[7][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[7][20]~feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R[7][20]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N4
\aProcessor|RegFile|R[16][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[16][20]~feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R[16][20]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N4
\aProcessor|RegFile|R[18][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][20]~feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R[18][20]~feeder_combout\);

-- Location: LCCOMB_X23_Y11_N14
\aProcessor|RegFile|R[4][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[4][20]~feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R[4][20]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N2
\aProcessor|RegFile|R[12][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][20]~feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R[12][20]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N18
\aProcessor|RegFile|R[29][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[29][21]~feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R[29][21]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N18
\aProcessor|RegFile|R[0][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][21]~feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R[0][21]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N30
\aProcessor|RegFile|R[28][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[28][21]~feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R[28][21]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N26
\aProcessor|RegFile|R[30][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[30][21]~feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R[30][21]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N16
\aProcessor|RegFile|R[12][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][21]~feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R[12][21]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N10
\aProcessor|RegFile|R[18][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][21]~feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R[18][21]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N4
\aProcessor|RegFile|R[20][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[20][23]~feeder_combout\ = \aProcessor|RY|Q\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(23),
	combout => \aProcessor|RegFile|R[20][23]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N18
\aProcessor|RegFile|R[3][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][23]~feeder_combout\ = \aProcessor|RY|Q\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(23),
	combout => \aProcessor|RegFile|R[3][23]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N30
\aProcessor|RegFile|R[12][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][23]~feeder_combout\ = \aProcessor|RY|Q\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(23),
	combout => \aProcessor|RegFile|R[12][23]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N6
\aProcessor|RegFile|R[18][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][24]~feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R[18][24]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N16
\aProcessor|RegFile|R[30][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[30][24]~feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R[30][24]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N10
\aProcessor|RegFile|R[28][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[28][24]~feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R[28][24]~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N28
\aProcessor|RegFile|R[0][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][24]~feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R[0][24]~feeder_combout\);

-- Location: LCCOMB_X16_Y8_N26
\aProcessor|RegFile|R[11][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[11][24]~feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R[11][24]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N26
\aProcessor|RegFile|R[20][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[20][25]~feeder_combout\ = \aProcessor|RY|Q\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(25),
	combout => \aProcessor|RegFile|R[20][25]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N6
\aProcessor|RegFile|R[31][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[31][25]~feeder_combout\ = \aProcessor|RY|Q\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(25),
	combout => \aProcessor|RegFile|R[31][25]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N0
\aProcessor|RegFile|R[12][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][26]~feeder_combout\ = \aProcessor|RY|Q\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(26),
	combout => \aProcessor|RegFile|R[12][26]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N8
\aProcessor|RegFile|R[13][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[13][27]~feeder_combout\ = \aProcessor|RY|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|RegFile|R[13][27]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N26
\aProcessor|RegFile|R[20][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[20][27]~feeder_combout\ = \aProcessor|RY|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|RegFile|R[20][27]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N14
\aProcessor|RegFile|R[23][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[23][27]~feeder_combout\ = \aProcessor|RY|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|RegFile|R[23][27]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N16
\aProcessor|RegFile|R[1][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[1][27]~feeder_combout\ = \aProcessor|RY|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|RegFile|R[1][27]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N6
\aProcessor|RegFile|R[2][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[2][27]~feeder_combout\ = \aProcessor|RY|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|RegFile|R[2][27]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N6
\aProcessor|RegFile|R[4][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[4][28]~feeder_combout\ = \aProcessor|RY|Q\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(28),
	combout => \aProcessor|RegFile|R[4][28]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N22
\aProcessor|RegFile|R[15][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[15][28]~feeder_combout\ = \aProcessor|RY|Q\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(28),
	combout => \aProcessor|RegFile|R[15][28]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N8
\aProcessor|RegFile|R[18][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[18][28]~feeder_combout\ = \aProcessor|RY|Q\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(28),
	combout => \aProcessor|RegFile|R[18][28]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N30
\aProcessor|RegFile|R[31][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[31][29]~feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R[31][29]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N12
\aProcessor|RegFile|R[23][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[23][29]~feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R[23][29]~feeder_combout\);

-- Location: LCCOMB_X16_Y12_N4
\aProcessor|RegFile|R[14][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[14][29]~feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R[14][29]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N22
\aProcessor|RegFile|R[3][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[3][29]~feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R[3][29]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N14
\aProcessor|RegFile|R[2][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[2][29]~feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R[2][29]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N18
\aProcessor|RegFile|R[19][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[19][29]~feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R[19][29]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N22
\aProcessor|RegFile|R[0][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][29]~feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R[0][29]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N10
\aProcessor|RegFile|R[16][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[16][29]~feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R[16][29]~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N26
\aProcessor|RegFile|R[1][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[1][30]~feeder_combout\ = \aProcessor|RY|Q\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(30),
	combout => \aProcessor|RegFile|R[1][30]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N28
\aProcessor|RegFile|R[20][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[20][30]~feeder_combout\ = \aProcessor|RY|Q\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(30),
	combout => \aProcessor|RegFile|R[20][30]~feeder_combout\);

-- Location: LCCOMB_X16_Y12_N26
\aProcessor|RegFile|R[14][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[14][30]~feeder_combout\ = \aProcessor|RY|Q\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(30),
	combout => \aProcessor|RegFile|R[14][30]~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N2
\aProcessor|RegFile|R[24][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[24][31]~feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R[24][31]~feeder_combout\);

-- Location: LCCOMB_X23_Y10_N6
\aProcessor|RegFile|R[12][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][31]~feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R[12][31]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N8
\aProcessor|RegFile|R[14][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[14][31]~feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R[14][31]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N30
\aProcessor|RegFile|R[0][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][31]~feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R[0][31]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N14
\aProcessor|CSG|StageGenerator|ClockCount~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|StageGenerator|ClockCount~1_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(2) & ((\aProcessor|CSG|StageGenerator|ClockCount\(0)))) # (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & (\aProcessor|CSG|StageGenerator|ClockCount\(1) & 
-- !\aProcessor|CSG|StageGenerator|ClockCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|CSG|StageGenerator|ClockCount~1_combout\);

-- Location: LCFF_X27_Y14_N15
\aProcessor|CSG|StageGenerator|ClockCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|CSG|StageGenerator|ClockCount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CSG|StageGenerator|ClockCount\(2));

-- Location: LCCOMB_X27_Y14_N28
\aProcessor|CSG|StageGenerator|ClockCount~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|StageGenerator|ClockCount~2_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & ((\aProcessor|CSG|StageGenerator|ClockCount\(1)) # (!\aProcessor|CSG|StageGenerator|ClockCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|CSG|StageGenerator|ClockCount~2_combout\);

-- Location: LCFF_X27_Y14_N29
\aProcessor|CSG|StageGenerator|ClockCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|CSG|StageGenerator|ClockCount~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CSG|StageGenerator|ClockCount\(0));

-- Location: LCCOMB_X27_Y14_N12
\aProcessor|CSG|StageGenerator|ClockCount~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|StageGenerator|ClockCount~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|CSG|StageGenerator|ClockCount\(1))) # (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & 
-- !\aProcessor|CSG|StageGenerator|ClockCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|CSG|StageGenerator|ClockCount~0_combout\);

-- Location: LCFF_X27_Y14_N13
\aProcessor|CSG|StageGenerator|ClockCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|CSG|StageGenerator|ClockCount~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CSG|StageGenerator|ClockCount\(1));

-- Location: LCCOMB_X24_Y15_N28
\aProcessor|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|WideOr0~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(1) & (\aProcessor|CSG|StageGenerator|ClockCount\(2))) # (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & 
-- \aProcessor|CSG|StageGenerator|ClockCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|WideOr0~0_combout\);

-- Location: LCCOMB_X27_Y14_N10
\aProcessor|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|Decoder0~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(1)) # ((\aProcessor|CSG|StageGenerator|ClockCount\(2)) # (\aProcessor|CSG|StageGenerator|ClockCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|Decoder0~0_combout\);

-- Location: LCCOMB_X24_Y15_N20
\aProcessor|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|WideOr2~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(1) & (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & !\aProcessor|CSG|StageGenerator|ClockCount\(0))) # (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & 
-- (\aProcessor|CSG|StageGenerator|ClockCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|WideOr2~0_combout\);

-- Location: LCCOMB_X24_Y15_N8
\aProcessor|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|WideOr1~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(2)) # ((!\aProcessor|CSG|StageGenerator|ClockCount\(1) & \aProcessor|CSG|StageGenerator|ClockCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|WideOr1~0_combout\);

-- Location: LCCOMB_X27_Y14_N0
\aProcessor|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|Decoder0~1_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & \aProcessor|CSG|StageGenerator|ClockCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|Decoder0~1_combout\);

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(3),
	combout => \switch~combout\(3));

-- Location: LCCOMB_X41_Y15_N0
\debounceit1|PB_cnt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[0]~16_combout\ = \debounceit1|PB_cnt\(0) $ (VCC)
-- \debounceit1|PB_cnt[0]~17\ = CARRY(\debounceit1|PB_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(0),
	datad => VCC,
	combout => \debounceit1|PB_cnt[0]~16_combout\,
	cout => \debounceit1|PB_cnt[0]~17\);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\pushBut[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_pushBut(1),
	combout => \pushBut~combout\(1));

-- Location: LCCOMB_X40_Y15_N2
\debounceit1|PB_sync_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_sync_0~0_combout\ = !\pushBut~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pushBut~combout\(1),
	combout => \debounceit1|PB_sync_0~0_combout\);

-- Location: LCFF_X40_Y15_N15
\debounceit1|PB_sync_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	sdata => \debounceit1|PB_sync_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_sync_0~regout\);

-- Location: LCFF_X40_Y15_N3
\debounceit1|PB_sync_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	sdata => \debounceit1|PB_sync_0~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_sync_1~regout\);

-- Location: LCCOMB_X40_Y15_N14
\debounceit1|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|comb~0_combout\ = \debounceit1|PB_sync_1~regout\ $ (!\debounceit1|PB_state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_sync_1~regout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \debounceit1|comb~0_combout\);

-- Location: LCFF_X41_Y15_N1
\debounceit1|PB_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[0]~16_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(0));

-- Location: LCCOMB_X41_Y15_N2
\debounceit1|PB_cnt[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[1]~18_combout\ = (\debounceit1|PB_cnt\(1) & (!\debounceit1|PB_cnt[0]~17\)) # (!\debounceit1|PB_cnt\(1) & ((\debounceit1|PB_cnt[0]~17\) # (GND)))
-- \debounceit1|PB_cnt[1]~19\ = CARRY((!\debounceit1|PB_cnt[0]~17\) # (!\debounceit1|PB_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(1),
	datad => VCC,
	cin => \debounceit1|PB_cnt[0]~17\,
	combout => \debounceit1|PB_cnt[1]~18_combout\,
	cout => \debounceit1|PB_cnt[1]~19\);

-- Location: LCFF_X41_Y15_N3
\debounceit1|PB_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[1]~18_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(1));

-- Location: LCCOMB_X41_Y15_N4
\debounceit1|PB_cnt[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[2]~20_combout\ = (\debounceit1|PB_cnt\(2) & (\debounceit1|PB_cnt[1]~19\ $ (GND))) # (!\debounceit1|PB_cnt\(2) & (!\debounceit1|PB_cnt[1]~19\ & VCC))
-- \debounceit1|PB_cnt[2]~21\ = CARRY((\debounceit1|PB_cnt\(2) & !\debounceit1|PB_cnt[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(2),
	datad => VCC,
	cin => \debounceit1|PB_cnt[1]~19\,
	combout => \debounceit1|PB_cnt[2]~20_combout\,
	cout => \debounceit1|PB_cnt[2]~21\);

-- Location: LCFF_X41_Y15_N5
\debounceit1|PB_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[2]~20_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(2));

-- Location: LCCOMB_X41_Y15_N8
\debounceit1|PB_cnt[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[4]~24_combout\ = (\debounceit1|PB_cnt\(4) & (\debounceit1|PB_cnt[3]~23\ $ (GND))) # (!\debounceit1|PB_cnt\(4) & (!\debounceit1|PB_cnt[3]~23\ & VCC))
-- \debounceit1|PB_cnt[4]~25\ = CARRY((\debounceit1|PB_cnt\(4) & !\debounceit1|PB_cnt[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(4),
	datad => VCC,
	cin => \debounceit1|PB_cnt[3]~23\,
	combout => \debounceit1|PB_cnt[4]~24_combout\,
	cout => \debounceit1|PB_cnt[4]~25\);

-- Location: LCFF_X41_Y15_N9
\debounceit1|PB_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[4]~24_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(4));

-- Location: LCCOMB_X41_Y15_N10
\debounceit1|PB_cnt[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[5]~26_combout\ = (\debounceit1|PB_cnt\(5) & (!\debounceit1|PB_cnt[4]~25\)) # (!\debounceit1|PB_cnt\(5) & ((\debounceit1|PB_cnt[4]~25\) # (GND)))
-- \debounceit1|PB_cnt[5]~27\ = CARRY((!\debounceit1|PB_cnt[4]~25\) # (!\debounceit1|PB_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(5),
	datad => VCC,
	cin => \debounceit1|PB_cnt[4]~25\,
	combout => \debounceit1|PB_cnt[5]~26_combout\,
	cout => \debounceit1|PB_cnt[5]~27\);

-- Location: LCCOMB_X41_Y15_N12
\debounceit1|PB_cnt[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[6]~28_combout\ = (\debounceit1|PB_cnt\(6) & (\debounceit1|PB_cnt[5]~27\ $ (GND))) # (!\debounceit1|PB_cnt\(6) & (!\debounceit1|PB_cnt[5]~27\ & VCC))
-- \debounceit1|PB_cnt[6]~29\ = CARRY((\debounceit1|PB_cnt\(6) & !\debounceit1|PB_cnt[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(6),
	datad => VCC,
	cin => \debounceit1|PB_cnt[5]~27\,
	combout => \debounceit1|PB_cnt[6]~28_combout\,
	cout => \debounceit1|PB_cnt[6]~29\);

-- Location: LCCOMB_X41_Y15_N14
\debounceit1|PB_cnt[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[7]~30_combout\ = (\debounceit1|PB_cnt\(7) & (!\debounceit1|PB_cnt[6]~29\)) # (!\debounceit1|PB_cnt\(7) & ((\debounceit1|PB_cnt[6]~29\) # (GND)))
-- \debounceit1|PB_cnt[7]~31\ = CARRY((!\debounceit1|PB_cnt[6]~29\) # (!\debounceit1|PB_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(7),
	datad => VCC,
	cin => \debounceit1|PB_cnt[6]~29\,
	combout => \debounceit1|PB_cnt[7]~30_combout\,
	cout => \debounceit1|PB_cnt[7]~31\);

-- Location: LCFF_X41_Y15_N15
\debounceit1|PB_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[7]~30_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(7));

-- Location: LCCOMB_X41_Y15_N18
\debounceit1|PB_cnt[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[9]~34_combout\ = (\debounceit1|PB_cnt\(9) & (!\debounceit1|PB_cnt[8]~33\)) # (!\debounceit1|PB_cnt\(9) & ((\debounceit1|PB_cnt[8]~33\) # (GND)))
-- \debounceit1|PB_cnt[9]~35\ = CARRY((!\debounceit1|PB_cnt[8]~33\) # (!\debounceit1|PB_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(9),
	datad => VCC,
	cin => \debounceit1|PB_cnt[8]~33\,
	combout => \debounceit1|PB_cnt[9]~34_combout\,
	cout => \debounceit1|PB_cnt[9]~35\);

-- Location: LCFF_X41_Y15_N19
\debounceit1|PB_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[9]~34_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(9));

-- Location: LCCOMB_X41_Y15_N22
\debounceit1|PB_cnt[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[11]~38_combout\ = (\debounceit1|PB_cnt\(11) & (!\debounceit1|PB_cnt[10]~37\)) # (!\debounceit1|PB_cnt\(11) & ((\debounceit1|PB_cnt[10]~37\) # (GND)))
-- \debounceit1|PB_cnt[11]~39\ = CARRY((!\debounceit1|PB_cnt[10]~37\) # (!\debounceit1|PB_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(11),
	datad => VCC,
	cin => \debounceit1|PB_cnt[10]~37\,
	combout => \debounceit1|PB_cnt[11]~38_combout\,
	cout => \debounceit1|PB_cnt[11]~39\);

-- Location: LCFF_X41_Y15_N23
\debounceit1|PB_cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[11]~38_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(11));

-- Location: LCCOMB_X41_Y15_N26
\debounceit1|PB_cnt[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[13]~42_combout\ = (\debounceit1|PB_cnt\(13) & (!\debounceit1|PB_cnt[12]~41\)) # (!\debounceit1|PB_cnt\(13) & ((\debounceit1|PB_cnt[12]~41\) # (GND)))
-- \debounceit1|PB_cnt[13]~43\ = CARRY((!\debounceit1|PB_cnt[12]~41\) # (!\debounceit1|PB_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(13),
	datad => VCC,
	cin => \debounceit1|PB_cnt[12]~41\,
	combout => \debounceit1|PB_cnt[13]~42_combout\,
	cout => \debounceit1|PB_cnt[13]~43\);

-- Location: LCFF_X41_Y15_N27
\debounceit1|PB_cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[13]~42_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(13));

-- Location: LCFF_X41_Y15_N29
\debounceit1|PB_cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[14]~44_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(14));

-- Location: LCCOMB_X40_Y15_N4
\debounceit1|PB_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~0_combout\ = (\debounceit1|PB_cnt\(1) & (\debounceit1|PB_cnt\(0) & (\debounceit1|PB_sync_1~regout\ $ (\debounceit1|PB_state~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(1),
	datab => \debounceit1|PB_sync_1~regout\,
	datac => \debounceit1|PB_cnt\(0),
	datad => \debounceit1|PB_state~regout\,
	combout => \debounceit1|PB_state~0_combout\);

-- Location: LCFF_X41_Y15_N13
\debounceit1|PB_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[6]~28_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(6));

-- Location: LCCOMB_X40_Y15_N20
\debounceit1|PB_state~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~2_combout\ = (\debounceit1|PB_cnt\(8) & (\debounceit1|PB_cnt\(6) & (\debounceit1|PB_cnt\(7) & \debounceit1|PB_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(8),
	datab => \debounceit1|PB_cnt\(6),
	datac => \debounceit1|PB_cnt\(7),
	datad => \debounceit1|PB_cnt\(9),
	combout => \debounceit1|PB_state~2_combout\);

-- Location: LCFF_X41_Y15_N11
\debounceit1|PB_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[5]~26_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(5));

-- Location: LCCOMB_X40_Y15_N22
\debounceit1|PB_state~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~1_combout\ = (\debounceit1|PB_cnt\(3) & (\debounceit1|PB_cnt\(5) & (\debounceit1|PB_cnt\(4) & \debounceit1|PB_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(3),
	datab => \debounceit1|PB_cnt\(5),
	datac => \debounceit1|PB_cnt\(4),
	datad => \debounceit1|PB_cnt\(2),
	combout => \debounceit1|PB_state~1_combout\);

-- Location: LCCOMB_X40_Y15_N0
\debounceit1|PB_state~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~4_combout\ = (\debounceit1|PB_state~3_combout\ & (\debounceit1|PB_state~0_combout\ & (\debounceit1|PB_state~2_combout\ & \debounceit1|PB_state~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_state~3_combout\,
	datab => \debounceit1|PB_state~0_combout\,
	datac => \debounceit1|PB_state~2_combout\,
	datad => \debounceit1|PB_state~1_combout\,
	combout => \debounceit1|PB_state~4_combout\);

-- Location: LCCOMB_X40_Y15_N28
\debounceit1|PB_state~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~5_combout\ = \debounceit1|PB_state~regout\ $ (((\debounceit1|PB_cnt\(15) & (\debounceit1|PB_cnt\(14) & \debounceit1|PB_state~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(15),
	datab => \debounceit1|PB_cnt\(14),
	datac => \debounceit1|PB_state~regout\,
	datad => \debounceit1|PB_state~4_combout\,
	combout => \debounceit1|PB_state~5_combout\);

-- Location: LCFF_X40_Y15_N29
\debounceit1|PB_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_state~regout\);

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(4),
	combout => \switch~combout\(4));

-- Location: LCCOMB_X27_Y16_N26
\aProcessor|displayAll|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~2_combout\ = (\switch~combout\(3) & (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux29~1_combout\) # (\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~1_combout\,
	datab => \switch~combout\(3),
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux29~2_combout\);

-- Location: LCCOMB_X27_Y16_N22
\aProcessor|displayAll|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~5_combout\ = (\aProcessor|displayAll|Mux29~2_combout\) # ((\aProcessor|displayAll|Mux29~4_combout\ & (!\debounceit1|PB_state~regout\ & !\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~4_combout\,
	datab => \aProcessor|displayAll|Mux29~2_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux29~5_combout\);

-- Location: LCCOMB_X25_Y16_N0
\aProcessor|InstAddGen|PC[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[0]~32_combout\ = \aProcessor|InstAddGen|PC\(0) $ (VCC)
-- \aProcessor|InstAddGen|PC[0]~33\ = CARRY(\aProcessor|InstAddGen|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => VCC,
	combout => \aProcessor|InstAddGen|PC[0]~32_combout\,
	cout => \aProcessor|InstAddGen|PC[0]~33\);

-- Location: LCCOMB_X23_Y15_N0
\debounceit3|PB_cnt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[0]~16_combout\ = \debounceit3|PB_cnt\(0) $ (VCC)
-- \debounceit3|PB_cnt[0]~17\ = CARRY(\debounceit3|PB_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(0),
	datad => VCC,
	combout => \debounceit3|PB_cnt[0]~16_combout\,
	cout => \debounceit3|PB_cnt[0]~17\);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\pushBut[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_pushBut(3),
	combout => \pushBut~combout\(3));

-- Location: LCCOMB_X24_Y15_N10
\debounceit3|PB_sync_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_sync_0~0_combout\ = !\pushBut~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pushBut~combout\(3),
	combout => \debounceit3|PB_sync_0~0_combout\);

-- Location: LCFF_X24_Y15_N11
\debounceit3|PB_sync_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_sync_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_sync_0~regout\);

-- Location: LCFF_X24_Y15_N29
\debounceit3|PB_sync_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	sdata => \debounceit3|PB_sync_0~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_sync_1~regout\);

-- Location: LCCOMB_X24_Y15_N14
\debounceit3|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|comb~0_combout\ = \debounceit3|PB_state~regout\ $ (!\debounceit3|PB_sync_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_state~regout\,
	datad => \debounceit3|PB_sync_1~regout\,
	combout => \debounceit3|comb~0_combout\);

-- Location: LCFF_X23_Y15_N1
\debounceit3|PB_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[0]~16_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(0));

-- Location: LCCOMB_X23_Y15_N2
\debounceit3|PB_cnt[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[1]~18_combout\ = (\debounceit3|PB_cnt\(1) & (!\debounceit3|PB_cnt[0]~17\)) # (!\debounceit3|PB_cnt\(1) & ((\debounceit3|PB_cnt[0]~17\) # (GND)))
-- \debounceit3|PB_cnt[1]~19\ = CARRY((!\debounceit3|PB_cnt[0]~17\) # (!\debounceit3|PB_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(1),
	datad => VCC,
	cin => \debounceit3|PB_cnt[0]~17\,
	combout => \debounceit3|PB_cnt[1]~18_combout\,
	cout => \debounceit3|PB_cnt[1]~19\);

-- Location: LCFF_X23_Y15_N3
\debounceit3|PB_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[1]~18_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(1));

-- Location: LCCOMB_X23_Y15_N4
\debounceit3|PB_cnt[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[2]~20_combout\ = (\debounceit3|PB_cnt\(2) & (\debounceit3|PB_cnt[1]~19\ $ (GND))) # (!\debounceit3|PB_cnt\(2) & (!\debounceit3|PB_cnt[1]~19\ & VCC))
-- \debounceit3|PB_cnt[2]~21\ = CARRY((\debounceit3|PB_cnt\(2) & !\debounceit3|PB_cnt[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(2),
	datad => VCC,
	cin => \debounceit3|PB_cnt[1]~19\,
	combout => \debounceit3|PB_cnt[2]~20_combout\,
	cout => \debounceit3|PB_cnt[2]~21\);

-- Location: LCFF_X23_Y15_N5
\debounceit3|PB_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[2]~20_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(2));

-- Location: LCCOMB_X23_Y15_N6
\debounceit3|PB_cnt[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[3]~22_combout\ = (\debounceit3|PB_cnt\(3) & (!\debounceit3|PB_cnt[2]~21\)) # (!\debounceit3|PB_cnt\(3) & ((\debounceit3|PB_cnt[2]~21\) # (GND)))
-- \debounceit3|PB_cnt[3]~23\ = CARRY((!\debounceit3|PB_cnt[2]~21\) # (!\debounceit3|PB_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(3),
	datad => VCC,
	cin => \debounceit3|PB_cnt[2]~21\,
	combout => \debounceit3|PB_cnt[3]~22_combout\,
	cout => \debounceit3|PB_cnt[3]~23\);

-- Location: LCCOMB_X23_Y15_N8
\debounceit3|PB_cnt[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[4]~24_combout\ = (\debounceit3|PB_cnt\(4) & (\debounceit3|PB_cnt[3]~23\ $ (GND))) # (!\debounceit3|PB_cnt\(4) & (!\debounceit3|PB_cnt[3]~23\ & VCC))
-- \debounceit3|PB_cnt[4]~25\ = CARRY((\debounceit3|PB_cnt\(4) & !\debounceit3|PB_cnt[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(4),
	datad => VCC,
	cin => \debounceit3|PB_cnt[3]~23\,
	combout => \debounceit3|PB_cnt[4]~24_combout\,
	cout => \debounceit3|PB_cnt[4]~25\);

-- Location: LCFF_X23_Y15_N9
\debounceit3|PB_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[4]~24_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(4));

-- Location: LCCOMB_X23_Y15_N10
\debounceit3|PB_cnt[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[5]~26_combout\ = (\debounceit3|PB_cnt\(5) & (!\debounceit3|PB_cnt[4]~25\)) # (!\debounceit3|PB_cnt\(5) & ((\debounceit3|PB_cnt[4]~25\) # (GND)))
-- \debounceit3|PB_cnt[5]~27\ = CARRY((!\debounceit3|PB_cnt[4]~25\) # (!\debounceit3|PB_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(5),
	datad => VCC,
	cin => \debounceit3|PB_cnt[4]~25\,
	combout => \debounceit3|PB_cnt[5]~26_combout\,
	cout => \debounceit3|PB_cnt[5]~27\);

-- Location: LCCOMB_X23_Y15_N12
\debounceit3|PB_cnt[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[6]~28_combout\ = (\debounceit3|PB_cnt\(6) & (\debounceit3|PB_cnt[5]~27\ $ (GND))) # (!\debounceit3|PB_cnt\(6) & (!\debounceit3|PB_cnt[5]~27\ & VCC))
-- \debounceit3|PB_cnt[6]~29\ = CARRY((\debounceit3|PB_cnt\(6) & !\debounceit3|PB_cnt[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(6),
	datad => VCC,
	cin => \debounceit3|PB_cnt[5]~27\,
	combout => \debounceit3|PB_cnt[6]~28_combout\,
	cout => \debounceit3|PB_cnt[6]~29\);

-- Location: LCCOMB_X23_Y15_N14
\debounceit3|PB_cnt[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[7]~30_combout\ = (\debounceit3|PB_cnt\(7) & (!\debounceit3|PB_cnt[6]~29\)) # (!\debounceit3|PB_cnt\(7) & ((\debounceit3|PB_cnt[6]~29\) # (GND)))
-- \debounceit3|PB_cnt[7]~31\ = CARRY((!\debounceit3|PB_cnt[6]~29\) # (!\debounceit3|PB_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(7),
	datad => VCC,
	cin => \debounceit3|PB_cnt[6]~29\,
	combout => \debounceit3|PB_cnt[7]~30_combout\,
	cout => \debounceit3|PB_cnt[7]~31\);

-- Location: LCFF_X23_Y15_N15
\debounceit3|PB_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[7]~30_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(7));

-- Location: LCCOMB_X23_Y15_N16
\debounceit3|PB_cnt[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[8]~32_combout\ = (\debounceit3|PB_cnt\(8) & (\debounceit3|PB_cnt[7]~31\ $ (GND))) # (!\debounceit3|PB_cnt\(8) & (!\debounceit3|PB_cnt[7]~31\ & VCC))
-- \debounceit3|PB_cnt[8]~33\ = CARRY((\debounceit3|PB_cnt\(8) & !\debounceit3|PB_cnt[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(8),
	datad => VCC,
	cin => \debounceit3|PB_cnt[7]~31\,
	combout => \debounceit3|PB_cnt[8]~32_combout\,
	cout => \debounceit3|PB_cnt[8]~33\);

-- Location: LCCOMB_X23_Y15_N18
\debounceit3|PB_cnt[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[9]~34_combout\ = (\debounceit3|PB_cnt\(9) & (!\debounceit3|PB_cnt[8]~33\)) # (!\debounceit3|PB_cnt\(9) & ((\debounceit3|PB_cnt[8]~33\) # (GND)))
-- \debounceit3|PB_cnt[9]~35\ = CARRY((!\debounceit3|PB_cnt[8]~33\) # (!\debounceit3|PB_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(9),
	datad => VCC,
	cin => \debounceit3|PB_cnt[8]~33\,
	combout => \debounceit3|PB_cnt[9]~34_combout\,
	cout => \debounceit3|PB_cnt[9]~35\);

-- Location: LCFF_X23_Y15_N19
\debounceit3|PB_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[9]~34_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(9));

-- Location: LCCOMB_X23_Y15_N22
\debounceit3|PB_cnt[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[11]~38_combout\ = (\debounceit3|PB_cnt\(11) & (!\debounceit3|PB_cnt[10]~37\)) # (!\debounceit3|PB_cnt\(11) & ((\debounceit3|PB_cnt[10]~37\) # (GND)))
-- \debounceit3|PB_cnt[11]~39\ = CARRY((!\debounceit3|PB_cnt[10]~37\) # (!\debounceit3|PB_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(11),
	datad => VCC,
	cin => \debounceit3|PB_cnt[10]~37\,
	combout => \debounceit3|PB_cnt[11]~38_combout\,
	cout => \debounceit3|PB_cnt[11]~39\);

-- Location: LCFF_X23_Y15_N23
\debounceit3|PB_cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[11]~38_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(11));

-- Location: LCCOMB_X23_Y15_N26
\debounceit3|PB_cnt[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[13]~42_combout\ = (\debounceit3|PB_cnt\(13) & (!\debounceit3|PB_cnt[12]~41\)) # (!\debounceit3|PB_cnt\(13) & ((\debounceit3|PB_cnt[12]~41\) # (GND)))
-- \debounceit3|PB_cnt[13]~43\ = CARRY((!\debounceit3|PB_cnt[12]~41\) # (!\debounceit3|PB_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(13),
	datad => VCC,
	cin => \debounceit3|PB_cnt[12]~41\,
	combout => \debounceit3|PB_cnt[13]~42_combout\,
	cout => \debounceit3|PB_cnt[13]~43\);

-- Location: LCFF_X23_Y15_N27
\debounceit3|PB_cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[13]~42_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(13));

-- Location: LCFF_X23_Y15_N29
\debounceit3|PB_cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[14]~44_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(14));

-- Location: LCFF_X23_Y15_N7
\debounceit3|PB_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[3]~22_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(3));

-- Location: LCFF_X23_Y15_N11
\debounceit3|PB_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[5]~26_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(5));

-- Location: LCCOMB_X24_Y15_N22
\debounceit3|PB_state~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~1_combout\ = (\debounceit3|PB_cnt\(4) & (\debounceit3|PB_cnt\(2) & (\debounceit3|PB_cnt\(3) & \debounceit3|PB_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(4),
	datab => \debounceit3|PB_cnt\(2),
	datac => \debounceit3|PB_cnt\(3),
	datad => \debounceit3|PB_cnt\(5),
	combout => \debounceit3|PB_state~1_combout\);

-- Location: LCCOMB_X24_Y15_N16
\debounceit3|PB_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~0_combout\ = (\debounceit3|PB_cnt\(1) & (\debounceit3|PB_cnt\(0) & (\debounceit3|PB_sync_1~regout\ $ (\debounceit3|PB_state~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(1),
	datab => \debounceit3|PB_sync_1~regout\,
	datac => \debounceit3|PB_cnt\(0),
	datad => \debounceit3|PB_state~regout\,
	combout => \debounceit3|PB_state~0_combout\);

-- Location: LCFF_X23_Y15_N17
\debounceit3|PB_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[8]~32_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(8));

-- Location: LCFF_X23_Y15_N13
\debounceit3|PB_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[6]~28_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(6));

-- Location: LCCOMB_X24_Y15_N12
\debounceit3|PB_state~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~2_combout\ = (\debounceit3|PB_cnt\(7) & (\debounceit3|PB_cnt\(8) & (\debounceit3|PB_cnt\(6) & \debounceit3|PB_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(7),
	datab => \debounceit3|PB_cnt\(8),
	datac => \debounceit3|PB_cnt\(6),
	datad => \debounceit3|PB_cnt\(9),
	combout => \debounceit3|PB_state~2_combout\);

-- Location: LCCOMB_X24_Y15_N4
\debounceit3|PB_state~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~4_combout\ = (\debounceit3|PB_state~3_combout\ & (\debounceit3|PB_state~1_combout\ & (\debounceit3|PB_state~0_combout\ & \debounceit3|PB_state~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_state~3_combout\,
	datab => \debounceit3|PB_state~1_combout\,
	datac => \debounceit3|PB_state~0_combout\,
	datad => \debounceit3|PB_state~2_combout\,
	combout => \debounceit3|PB_state~4_combout\);

-- Location: LCCOMB_X24_Y15_N18
\debounceit3|PB_state~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~5_combout\ = \debounceit3|PB_state~regout\ $ (((\debounceit3|PB_cnt\(15) & (\debounceit3|PB_cnt\(14) & \debounceit3|PB_state~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(15),
	datab => \debounceit3|PB_cnt\(14),
	datac => \debounceit3|PB_state~regout\,
	datad => \debounceit3|PB_state~4_combout\,
	combout => \debounceit3|PB_state~5_combout\);

-- Location: LCFF_X24_Y15_N19
\debounceit3|PB_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_state~regout\);

-- Location: LCCOMB_X24_Y15_N0
\aProcessor|InstAddGen|PC~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC~34_combout\ = (\debounceit3|PB_state~regout\) # ((!\aProcessor|CSG|StageGenerator|ClockCount\(1) & (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & !\aProcessor|CSG|StageGenerator|ClockCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \debounceit3|PB_state~regout\,
	combout => \aProcessor|InstAddGen|PC~34_combout\);

-- Location: LCFF_X25_Y16_N1
\aProcessor|InstAddGen|PC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[0]~32_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(0));

-- Location: CLKCTRL_G13
\aProcessor|InstAddGen|PC[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \aProcessor|InstAddGen|PC[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\);

-- Location: LCCOMB_X28_Y12_N30
\aProcessor|RegFile|R_rtl_1_bypass[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[42]~feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[42]~feeder_combout\);

-- Location: LCFF_X28_Y12_N31
\aProcessor|RegFile|R_rtl_1_bypass[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(42));

-- Location: LCCOMB_X25_Y13_N8
\aProcessor|Decoder0~0_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|Decoder0~0_wirecell_combout\ = !\aProcessor|Decoder0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|Decoder0~0_combout\,
	combout => \aProcessor|Decoder0~0_wirecell_combout\);

-- Location: LCCOMB_X50_Y22_N0
\debounceit0|PB_cnt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[0]~16_combout\ = \debounceit0|PB_cnt\(0) $ (VCC)
-- \debounceit0|PB_cnt[0]~17\ = CARRY(\debounceit0|PB_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(0),
	datad => VCC,
	combout => \debounceit0|PB_cnt[0]~16_combout\,
	cout => \debounceit0|PB_cnt[0]~17\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\pushBut[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_pushBut(0),
	combout => \pushBut~combout\(0));

-- Location: LCCOMB_X58_Y22_N16
\debounceit0|PB_sync_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_sync_0~0_combout\ = !\pushBut~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pushBut~combout\(0),
	combout => \debounceit0|PB_sync_0~0_combout\);

-- Location: LCFF_X58_Y22_N17
\debounceit0|PB_sync_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_sync_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_sync_0~regout\);

-- Location: LCCOMB_X51_Y22_N2
\debounceit0|PB_sync_1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_sync_1~feeder_combout\ = \debounceit0|PB_sync_0~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \debounceit0|PB_sync_0~regout\,
	combout => \debounceit0|PB_sync_1~feeder_combout\);

-- Location: LCFF_X51_Y22_N3
\debounceit0|PB_sync_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_sync_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_sync_1~regout\);

-- Location: LCCOMB_X51_Y22_N14
\debounceit0|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|comb~0_combout\ = \debounceit0|PB_state~regout\ $ (!\debounceit0|PB_sync_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_state~regout\,
	datad => \debounceit0|PB_sync_1~regout\,
	combout => \debounceit0|comb~0_combout\);

-- Location: LCFF_X50_Y22_N1
\debounceit0|PB_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[0]~16_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(0));

-- Location: LCCOMB_X50_Y22_N2
\debounceit0|PB_cnt[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[1]~18_combout\ = (\debounceit0|PB_cnt\(1) & (!\debounceit0|PB_cnt[0]~17\)) # (!\debounceit0|PB_cnt\(1) & ((\debounceit0|PB_cnt[0]~17\) # (GND)))
-- \debounceit0|PB_cnt[1]~19\ = CARRY((!\debounceit0|PB_cnt[0]~17\) # (!\debounceit0|PB_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(1),
	datad => VCC,
	cin => \debounceit0|PB_cnt[0]~17\,
	combout => \debounceit0|PB_cnt[1]~18_combout\,
	cout => \debounceit0|PB_cnt[1]~19\);

-- Location: LCFF_X50_Y22_N3
\debounceit0|PB_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[1]~18_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(1));

-- Location: LCCOMB_X50_Y22_N4
\debounceit0|PB_cnt[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[2]~20_combout\ = (\debounceit0|PB_cnt\(2) & (\debounceit0|PB_cnt[1]~19\ $ (GND))) # (!\debounceit0|PB_cnt\(2) & (!\debounceit0|PB_cnt[1]~19\ & VCC))
-- \debounceit0|PB_cnt[2]~21\ = CARRY((\debounceit0|PB_cnt\(2) & !\debounceit0|PB_cnt[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(2),
	datad => VCC,
	cin => \debounceit0|PB_cnt[1]~19\,
	combout => \debounceit0|PB_cnt[2]~20_combout\,
	cout => \debounceit0|PB_cnt[2]~21\);

-- Location: LCFF_X50_Y22_N5
\debounceit0|PB_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[2]~20_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(2));

-- Location: LCCOMB_X50_Y22_N8
\debounceit0|PB_cnt[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[4]~24_combout\ = (\debounceit0|PB_cnt\(4) & (\debounceit0|PB_cnt[3]~23\ $ (GND))) # (!\debounceit0|PB_cnt\(4) & (!\debounceit0|PB_cnt[3]~23\ & VCC))
-- \debounceit0|PB_cnt[4]~25\ = CARRY((\debounceit0|PB_cnt\(4) & !\debounceit0|PB_cnt[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(4),
	datad => VCC,
	cin => \debounceit0|PB_cnt[3]~23\,
	combout => \debounceit0|PB_cnt[4]~24_combout\,
	cout => \debounceit0|PB_cnt[4]~25\);

-- Location: LCFF_X50_Y22_N9
\debounceit0|PB_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[4]~24_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(4));

-- Location: LCCOMB_X50_Y22_N12
\debounceit0|PB_cnt[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[6]~28_combout\ = (\debounceit0|PB_cnt\(6) & (\debounceit0|PB_cnt[5]~27\ $ (GND))) # (!\debounceit0|PB_cnt\(6) & (!\debounceit0|PB_cnt[5]~27\ & VCC))
-- \debounceit0|PB_cnt[6]~29\ = CARRY((\debounceit0|PB_cnt\(6) & !\debounceit0|PB_cnt[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(6),
	datad => VCC,
	cin => \debounceit0|PB_cnt[5]~27\,
	combout => \debounceit0|PB_cnt[6]~28_combout\,
	cout => \debounceit0|PB_cnt[6]~29\);

-- Location: LCCOMB_X50_Y22_N14
\debounceit0|PB_cnt[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[7]~30_combout\ = (\debounceit0|PB_cnt\(7) & (!\debounceit0|PB_cnt[6]~29\)) # (!\debounceit0|PB_cnt\(7) & ((\debounceit0|PB_cnt[6]~29\) # (GND)))
-- \debounceit0|PB_cnt[7]~31\ = CARRY((!\debounceit0|PB_cnt[6]~29\) # (!\debounceit0|PB_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(7),
	datad => VCC,
	cin => \debounceit0|PB_cnt[6]~29\,
	combout => \debounceit0|PB_cnt[7]~30_combout\,
	cout => \debounceit0|PB_cnt[7]~31\);

-- Location: LCFF_X50_Y22_N15
\debounceit0|PB_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[7]~30_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(7));

-- Location: LCCOMB_X50_Y22_N16
\debounceit0|PB_cnt[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[8]~32_combout\ = (\debounceit0|PB_cnt\(8) & (\debounceit0|PB_cnt[7]~31\ $ (GND))) # (!\debounceit0|PB_cnt\(8) & (!\debounceit0|PB_cnt[7]~31\ & VCC))
-- \debounceit0|PB_cnt[8]~33\ = CARRY((\debounceit0|PB_cnt\(8) & !\debounceit0|PB_cnt[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(8),
	datad => VCC,
	cin => \debounceit0|PB_cnt[7]~31\,
	combout => \debounceit0|PB_cnt[8]~32_combout\,
	cout => \debounceit0|PB_cnt[8]~33\);

-- Location: LCCOMB_X50_Y22_N18
\debounceit0|PB_cnt[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[9]~34_combout\ = (\debounceit0|PB_cnt\(9) & (!\debounceit0|PB_cnt[8]~33\)) # (!\debounceit0|PB_cnt\(9) & ((\debounceit0|PB_cnt[8]~33\) # (GND)))
-- \debounceit0|PB_cnt[9]~35\ = CARRY((!\debounceit0|PB_cnt[8]~33\) # (!\debounceit0|PB_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(9),
	datad => VCC,
	cin => \debounceit0|PB_cnt[8]~33\,
	combout => \debounceit0|PB_cnt[9]~34_combout\,
	cout => \debounceit0|PB_cnt[9]~35\);

-- Location: LCFF_X50_Y22_N19
\debounceit0|PB_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[9]~34_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(9));

-- Location: LCCOMB_X50_Y22_N20
\debounceit0|PB_cnt[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[10]~36_combout\ = (\debounceit0|PB_cnt\(10) & (\debounceit0|PB_cnt[9]~35\ $ (GND))) # (!\debounceit0|PB_cnt\(10) & (!\debounceit0|PB_cnt[9]~35\ & VCC))
-- \debounceit0|PB_cnt[10]~37\ = CARRY((\debounceit0|PB_cnt\(10) & !\debounceit0|PB_cnt[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(10),
	datad => VCC,
	cin => \debounceit0|PB_cnt[9]~35\,
	combout => \debounceit0|PB_cnt[10]~36_combout\,
	cout => \debounceit0|PB_cnt[10]~37\);

-- Location: LCCOMB_X50_Y22_N22
\debounceit0|PB_cnt[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[11]~38_combout\ = (\debounceit0|PB_cnt\(11) & (!\debounceit0|PB_cnt[10]~37\)) # (!\debounceit0|PB_cnt\(11) & ((\debounceit0|PB_cnt[10]~37\) # (GND)))
-- \debounceit0|PB_cnt[11]~39\ = CARRY((!\debounceit0|PB_cnt[10]~37\) # (!\debounceit0|PB_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(11),
	datad => VCC,
	cin => \debounceit0|PB_cnt[10]~37\,
	combout => \debounceit0|PB_cnt[11]~38_combout\,
	cout => \debounceit0|PB_cnt[11]~39\);

-- Location: LCFF_X50_Y22_N23
\debounceit0|PB_cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[11]~38_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(11));

-- Location: LCCOMB_X50_Y22_N24
\debounceit0|PB_cnt[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[12]~40_combout\ = (\debounceit0|PB_cnt\(12) & (\debounceit0|PB_cnt[11]~39\ $ (GND))) # (!\debounceit0|PB_cnt\(12) & (!\debounceit0|PB_cnt[11]~39\ & VCC))
-- \debounceit0|PB_cnt[12]~41\ = CARRY((\debounceit0|PB_cnt\(12) & !\debounceit0|PB_cnt[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(12),
	datad => VCC,
	cin => \debounceit0|PB_cnt[11]~39\,
	combout => \debounceit0|PB_cnt[12]~40_combout\,
	cout => \debounceit0|PB_cnt[12]~41\);

-- Location: LCCOMB_X50_Y22_N26
\debounceit0|PB_cnt[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[13]~42_combout\ = (\debounceit0|PB_cnt\(13) & (!\debounceit0|PB_cnt[12]~41\)) # (!\debounceit0|PB_cnt\(13) & ((\debounceit0|PB_cnt[12]~41\) # (GND)))
-- \debounceit0|PB_cnt[13]~43\ = CARRY((!\debounceit0|PB_cnt[12]~41\) # (!\debounceit0|PB_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(13),
	datad => VCC,
	cin => \debounceit0|PB_cnt[12]~41\,
	combout => \debounceit0|PB_cnt[13]~42_combout\,
	cout => \debounceit0|PB_cnt[13]~43\);

-- Location: LCFF_X50_Y22_N27
\debounceit0|PB_cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[13]~42_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(13));

-- Location: LCFF_X50_Y22_N29
\debounceit0|PB_cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[14]~44_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(14));

-- Location: LCCOMB_X51_Y22_N18
\debounceit0|PB_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~0_combout\ = (\debounceit0|PB_cnt\(0) & (\debounceit0|PB_cnt\(1) & (\debounceit0|PB_state~regout\ $ (\debounceit0|PB_sync_1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_state~regout\,
	datab => \debounceit0|PB_sync_1~regout\,
	datac => \debounceit0|PB_cnt\(0),
	datad => \debounceit0|PB_cnt\(1),
	combout => \debounceit0|PB_state~0_combout\);

-- Location: LCFF_X50_Y22_N21
\debounceit0|PB_cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[10]~36_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(10));

-- Location: LCFF_X50_Y22_N25
\debounceit0|PB_cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[12]~40_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(12));

-- Location: LCCOMB_X51_Y22_N20
\debounceit0|PB_state~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~3_combout\ = (\debounceit0|PB_cnt\(11) & (\debounceit0|PB_cnt\(13) & (\debounceit0|PB_cnt\(10) & \debounceit0|PB_cnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(11),
	datab => \debounceit0|PB_cnt\(13),
	datac => \debounceit0|PB_cnt\(10),
	datad => \debounceit0|PB_cnt\(12),
	combout => \debounceit0|PB_state~3_combout\);

-- Location: LCFF_X50_Y22_N17
\debounceit0|PB_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[8]~32_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(8));

-- Location: LCFF_X50_Y22_N13
\debounceit0|PB_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[6]~28_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(6));

-- Location: LCCOMB_X51_Y22_N26
\debounceit0|PB_state~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~2_combout\ = (\debounceit0|PB_cnt\(7) & (\debounceit0|PB_cnt\(9) & (\debounceit0|PB_cnt\(8) & \debounceit0|PB_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(7),
	datab => \debounceit0|PB_cnt\(9),
	datac => \debounceit0|PB_cnt\(8),
	datad => \debounceit0|PB_cnt\(6),
	combout => \debounceit0|PB_state~2_combout\);

-- Location: LCCOMB_X51_Y22_N30
\debounceit0|PB_state~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~4_combout\ = (\debounceit0|PB_state~1_combout\ & (\debounceit0|PB_state~0_combout\ & (\debounceit0|PB_state~3_combout\ & \debounceit0|PB_state~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_state~1_combout\,
	datab => \debounceit0|PB_state~0_combout\,
	datac => \debounceit0|PB_state~3_combout\,
	datad => \debounceit0|PB_state~2_combout\,
	combout => \debounceit0|PB_state~4_combout\);

-- Location: LCCOMB_X51_Y22_N28
\debounceit0|PB_state~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~5_combout\ = \debounceit0|PB_state~regout\ $ (((\debounceit0|PB_cnt\(15) & (\debounceit0|PB_cnt\(14) & \debounceit0|PB_state~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(15),
	datab => \debounceit0|PB_cnt\(14),
	datac => \debounceit0|PB_state~regout\,
	datad => \debounceit0|PB_state~4_combout\,
	combout => \debounceit0|PB_state~5_combout\);

-- Location: LCFF_X51_Y22_N29
\debounceit0|PB_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_state~regout\);

-- Location: CLKCTRL_G4
\debounceit0|PB_state~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \debounceit0|PB_state~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \debounceit0|PB_state~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y16_N24
\aProcessor|RegFile|R_rtl_1_bypass[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[11]~feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[11]~feeder_combout\);

-- Location: LCFF_X30_Y16_N25
\aProcessor|RegFile|R_rtl_1_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(11));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_27,
	combout => \clk_27~combout\);

-- Location: CLKCTRL_G11
\clk_27~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_27~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_27~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y16_N2
\aProcessor|InstAddGen|PC[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[1]~35_combout\ = (\aProcessor|InstAddGen|PC\(1) & (!\aProcessor|InstAddGen|PC[0]~33\)) # (!\aProcessor|InstAddGen|PC\(1) & ((\aProcessor|InstAddGen|PC[0]~33\) # (GND)))
-- \aProcessor|InstAddGen|PC[1]~36\ = CARRY((!\aProcessor|InstAddGen|PC[0]~33\) # (!\aProcessor|InstAddGen|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(1),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[0]~33\,
	combout => \aProcessor|InstAddGen|PC[1]~35_combout\,
	cout => \aProcessor|InstAddGen|PC[1]~36\);

-- Location: LCFF_X25_Y14_N13
\aProcessor|InstAddGen|PC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|InstAddGen|PC[1]~35_combout\,
	sclr => \debounceit3|PB_state~regout\,
	sload => VCC,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(1));

-- Location: LCCOMB_X25_Y16_N4
\aProcessor|InstAddGen|PC[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[2]~37_combout\ = (\aProcessor|InstAddGen|PC\(2) & (\aProcessor|InstAddGen|PC[1]~36\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(2) & (!\aProcessor|InstAddGen|PC[1]~36\ & VCC))
-- \aProcessor|InstAddGen|PC[2]~38\ = CARRY((\aProcessor|InstAddGen|PC\(2) & !\aProcessor|InstAddGen|PC[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(2),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[1]~36\,
	combout => \aProcessor|InstAddGen|PC[2]~37_combout\,
	cout => \aProcessor|InstAddGen|PC[2]~38\);

-- Location: LCFF_X25_Y14_N19
\aProcessor|InstAddGen|PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|InstAddGen|PC[2]~37_combout\,
	sclr => \debounceit3|PB_state~regout\,
	sload => VCC,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(2));

-- Location: LCCOMB_X25_Y16_N6
\aProcessor|InstAddGen|PC[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[3]~39_combout\ = (\aProcessor|InstAddGen|PC\(3) & (!\aProcessor|InstAddGen|PC[2]~38\)) # (!\aProcessor|InstAddGen|PC\(3) & ((\aProcessor|InstAddGen|PC[2]~38\) # (GND)))
-- \aProcessor|InstAddGen|PC[3]~40\ = CARRY((!\aProcessor|InstAddGen|PC[2]~38\) # (!\aProcessor|InstAddGen|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(3),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[2]~38\,
	combout => \aProcessor|InstAddGen|PC[3]~39_combout\,
	cout => \aProcessor|InstAddGen|PC[3]~40\);

-- Location: LCFF_X25_Y16_N7
\aProcessor|InstAddGen|PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[3]~39_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(3));

-- Location: LCCOMB_X25_Y16_N8
\aProcessor|InstAddGen|PC[4]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[4]~41_combout\ = (\aProcessor|InstAddGen|PC\(4) & (\aProcessor|InstAddGen|PC[3]~40\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(4) & (!\aProcessor|InstAddGen|PC[3]~40\ & VCC))
-- \aProcessor|InstAddGen|PC[4]~42\ = CARRY((\aProcessor|InstAddGen|PC\(4) & !\aProcessor|InstAddGen|PC[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(4),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[3]~40\,
	combout => \aProcessor|InstAddGen|PC[4]~41_combout\,
	cout => \aProcessor|InstAddGen|PC[4]~42\);

-- Location: LCFF_X25_Y16_N9
\aProcessor|InstAddGen|PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[4]~41_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(4));

-- Location: LCCOMB_X25_Y16_N10
\aProcessor|InstAddGen|PC[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[5]~43_combout\ = (\aProcessor|InstAddGen|PC\(5) & (!\aProcessor|InstAddGen|PC[4]~42\)) # (!\aProcessor|InstAddGen|PC\(5) & ((\aProcessor|InstAddGen|PC[4]~42\) # (GND)))
-- \aProcessor|InstAddGen|PC[5]~44\ = CARRY((!\aProcessor|InstAddGen|PC[4]~42\) # (!\aProcessor|InstAddGen|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(5),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[4]~42\,
	combout => \aProcessor|InstAddGen|PC[5]~43_combout\,
	cout => \aProcessor|InstAddGen|PC[5]~44\);

-- Location: LCFF_X25_Y16_N11
\aProcessor|InstAddGen|PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[5]~43_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(5));

-- Location: LCFF_X32_Y16_N25
\aProcessor|IR|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(17));

-- Location: LCFF_X27_Y13_N21
\aProcessor|IR|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(3));

-- Location: LCFF_X27_Y13_N19
\aProcessor|IR|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(2));

-- Location: LCCOMB_X27_Y13_N2
\aProcessor|CSG|DecodeInst|Instruction_Format[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\ = (!\aProcessor|IR|Q\(4) & (!\aProcessor|IR|Q\(3) & !\aProcessor|IR|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(3),
	datad => \aProcessor|IR|Q\(2),
	combout => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\);

-- Location: LCFF_X27_Y13_N23
\aProcessor|IR|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(1));

-- Location: LCFF_X27_Y13_N25
\aProcessor|IR|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(0));

-- Location: LCFF_X27_Y13_N11
\aProcessor|IR|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(5));

-- Location: LCCOMB_X27_Y13_N24
\aProcessor|CSG|DecodeInst|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|WideOr0~0_combout\ = (\aProcessor|IR|Q\(2)) # ((\aProcessor|IR|Q\(1) & ((!\aProcessor|IR|Q\(5)))) # (!\aProcessor|IR|Q\(1) & ((\aProcessor|IR|Q\(0)) # (\aProcessor|IR|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(1),
	datab => \aProcessor|IR|Q\(2),
	datac => \aProcessor|IR|Q\(0),
	datad => \aProcessor|IR|Q\(5),
	combout => \aProcessor|CSG|DecodeInst|WideOr0~0_combout\);

-- Location: LCCOMB_X27_Y13_N20
\aProcessor|CSG|DecodeInst|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|WideOr0~1_combout\ = (\aProcessor|IR|Q\(4)) # ((\aProcessor|IR|Q\(3)) # (\aProcessor|CSG|DecodeInst|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datac => \aProcessor|IR|Q\(3),
	datad => \aProcessor|CSG|DecodeInst|WideOr0~0_combout\,
	combout => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\);

-- Location: LCCOMB_X27_Y13_N22
\aProcessor|CSG|SelectSignals|C_Select[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\ = (\aProcessor|IR|Q\(5) & (\aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\ & (\aProcessor|IR|Q\(1) & !\aProcessor|CSG|DecodeInst|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(5),
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\,
	datac => \aProcessor|IR|Q\(1),
	datad => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\);

-- Location: LCCOMB_X27_Y13_N18
\aProcessor|CSG|DecodeInst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Equal0~0_combout\ = (\aProcessor|IR|Q\(0) & (\aProcessor|IR|Q\(5) & (\aProcessor|IR|Q\(2) & \aProcessor|IR|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(0),
	datab => \aProcessor|IR|Q\(5),
	datac => \aProcessor|IR|Q\(2),
	datad => \aProcessor|IR|Q\(1),
	combout => \aProcessor|CSG|DecodeInst|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y13_N30
\aProcessor|CSG|DecodeInst|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Equal0~2_combout\ = ((!\aProcessor|CSG|DecodeInst|Equal0~0_combout\) # (!\aProcessor|IR|Q\(3))) # (!\aProcessor|IR|Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(3),
	datad => \aProcessor|CSG|DecodeInst|Equal0~0_combout\,
	combout => \aProcessor|CSG|DecodeInst|Equal0~2_combout\);

-- Location: LCFF_X25_Y13_N27
\aProcessor|IR|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(8));

-- Location: LCCOMB_X28_Y13_N30
\aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\ = (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & (\aProcessor|IR|Q\(8) & !\aProcessor|CSG|DecodeInst|WideOr0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datab => \aProcessor|IR|Q\(8),
	datad => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	combout => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\);

-- Location: LCFF_X25_Y13_N9
\aProcessor|IR|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(9));

-- Location: LCFF_X25_Y13_N29
\aProcessor|IR|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(11));

-- Location: LCFF_X27_Y13_N3
\aProcessor|IR|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(10));

-- Location: LCCOMB_X28_Y13_N14
\aProcessor|CSG|SelectSignals|Equal13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal13~0_combout\ = (!\aProcessor|CSG|DecodeInst|Decoder1~8_combout\ & (!\aProcessor|IR|Q\(9) & (\aProcessor|IR|Q\(11) & !\aProcessor|IR|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder1~8_combout\,
	datab => \aProcessor|IR|Q\(9),
	datac => \aProcessor|IR|Q\(11),
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|CSG|SelectSignals|Equal13~0_combout\);

-- Location: LCFF_X27_Y13_N7
\aProcessor|IR|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(7));

-- Location: LCFF_X30_Y14_N31
\aProcessor|IR|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(6));

-- Location: LCCOMB_X27_Y13_N0
\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ = (\aProcessor|IR|Q\(5) & (\aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\ & \aProcessor|IR|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(5),
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\,
	datad => \aProcessor|IR|Q\(1),
	combout => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\);

-- Location: LCCOMB_X24_Y13_N18
\aProcessor|CSG|SelectSignals|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal3~0_combout\ = (\aProcessor|CSG|DecodeInst|WideOr0~1_combout\) # ((\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\) # ((!\aProcessor|IR|Q\(7) & !\aProcessor|IR|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|IR|Q\(7),
	datac => \aProcessor|IR|Q\(6),
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal3~0_combout\);

-- Location: LCCOMB_X28_Y13_N4
\aProcessor|CSG|SelectSignals|Equal13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal13~1_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~24_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\ & (\aProcessor|CSG|SelectSignals|Equal13~0_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal1~24_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal13~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal3~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal13~1_combout\);

-- Location: LCCOMB_X28_Y13_N16
\aProcessor|CSG|SelectSignals|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal4~0_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & (\aProcessor|IR|Q\(9) & (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & !\aProcessor|IR|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|IR|Q\(9),
	datac => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|CSG|SelectSignals|Equal4~0_combout\);

-- Location: LCCOMB_X25_Y13_N20
\aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & \aProcessor|IR|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datad => \aProcessor|IR|Q\(9),
	combout => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\);

-- Location: LCCOMB_X24_Y13_N22
\aProcessor|CSG|SelectSignals|Equal14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal14~0_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & (\aProcessor|IR|Q\(6) & !\aProcessor|IR|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datac => \aProcessor|IR|Q\(6),
	datad => \aProcessor|IR|Q\(7),
	combout => \aProcessor|CSG|SelectSignals|Equal14~0_combout\);

-- Location: LCCOMB_X25_Y13_N4
\aProcessor|CSG|SelectSignals|WideNor1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~2_combout\ = (\aProcessor|CSG|SelectSignals|Equal5~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal4~0_combout\ & ((\aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|Equal14~0_combout\)))) # (!\aProcessor|CSG|SelectSignals|Equal5~0_combout\ & (((\aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\) # (!\aProcessor|CSG|SelectSignals|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal5~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal4~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal14~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~2_combout\);

-- Location: LCFF_X30_Y14_N7
\aProcessor|IR|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(12));

-- Location: LCFF_X27_Y13_N15
\aProcessor|IR|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(14));

-- Location: LCFF_X27_Y13_N31
\aProcessor|IR|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(15));

-- Location: LCCOMB_X27_Y13_N4
\aProcessor|CSG|SelectSignals|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~9_combout\ = (!\aProcessor|IR|Q\(14) & !\aProcessor|IR|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(14),
	datad => \aProcessor|IR|Q\(15),
	combout => \aProcessor|CSG|SelectSignals|Equal1~9_combout\);

-- Location: LCFF_X27_Y13_N1
\aProcessor|IR|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(13));

-- Location: LCCOMB_X27_Y13_N26
\aProcessor|CSG|SelectSignals|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~6_combout\ = (!\aProcessor|IR|Q\(16) & (!\aProcessor|IR|Q\(12) & (\aProcessor|CSG|SelectSignals|Equal1~9_combout\ & !\aProcessor|IR|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(16),
	datab => \aProcessor|IR|Q\(12),
	datac => \aProcessor|CSG|SelectSignals|Equal1~9_combout\,
	datad => \aProcessor|IR|Q\(13),
	combout => \aProcessor|CSG|SelectSignals|Equal1~6_combout\);

-- Location: LCCOMB_X27_Y13_N28
\aProcessor|CSG|SelectSignals|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~3_combout\ = (!\aProcessor|IR|Q\(1) & (\aProcessor|CSG|SelectSignals|Equal1~6_combout\ & (!\aProcessor|IR|Q\(0) & !\aProcessor|IR|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(1),
	datab => \aProcessor|CSG|SelectSignals|Equal1~6_combout\,
	datac => \aProcessor|IR|Q\(0),
	datad => \aProcessor|IR|Q\(5),
	combout => \aProcessor|CSG|SelectSignals|Equal1~3_combout\);

-- Location: LCCOMB_X27_Y13_N8
\aProcessor|CSG|SelectSignals|Equal1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~24_combout\ = (!\aProcessor|IR|Q\(4) & (!\aProcessor|IR|Q\(2) & (!\aProcessor|IR|Q\(3) & \aProcessor|CSG|SelectSignals|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(2),
	datac => \aProcessor|IR|Q\(3),
	datad => \aProcessor|CSG|SelectSignals|Equal1~3_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal1~24_combout\);

-- Location: LCCOMB_X25_Y13_N28
\aProcessor|CSG|SelectSignals|Equal1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~23_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~24_combout\ & ((\aProcessor|CSG|DecodeInst|Decoder1~8_combout\) # ((!\aProcessor|IR|Q\(8) & !\aProcessor|IR|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder1~8_combout\,
	datab => \aProcessor|IR|Q\(8),
	datac => \aProcessor|IR|Q\(11),
	datad => \aProcessor|CSG|SelectSignals|Equal1~24_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal1~23_combout\);

-- Location: LCCOMB_X25_Y13_N22
\aProcessor|CSG|SelectSignals|WideNor1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~3_combout\ = (!\aProcessor|CSG|SelectSignals|Equal15~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal13~1_combout\ & ((\aProcessor|CSG|SelectSignals|WideNor1~2_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|Equal1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal15~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal13~1_combout\,
	datac => \aProcessor|CSG|SelectSignals|WideNor1~2_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~3_combout\);

-- Location: LCCOMB_X27_Y13_N14
\aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & \aProcessor|IR|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\);

-- Location: LCCOMB_X25_Y13_N16
\aProcessor|CSG|SelectSignals|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal3~1_combout\ = (\aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal3~0_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal3~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal3~1_combout\);

-- Location: LCCOMB_X25_Y13_N26
\aProcessor|CSG|SelectSignals|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal2~0_combout\ = (!\aProcessor|IR|Q\(11) & (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & (\aProcessor|IR|Q\(8) & !\aProcessor|CSG|DecodeInst|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(11),
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datac => \aProcessor|IR|Q\(8),
	datad => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal2~0_combout\);

-- Location: LCCOMB_X24_Y13_N14
\aProcessor|CSG|SelectSignals|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal2~1_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~24_combout\ & (\aProcessor|CSG|SelectSignals|Equal3~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal2~0_combout\ & 
-- !\aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal1~24_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal3~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal2~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal2~1_combout\);

-- Location: LCCOMB_X24_Y13_N12
\aProcessor|CSG|SelectSignals|Equal7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal7~2_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & (\aProcessor|CSG|SelectSignals|Equal2~1_combout\ & (\aProcessor|IR|Q\(9) & !\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal2~1_combout\,
	datac => \aProcessor|IR|Q\(9),
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal7~2_combout\);

-- Location: LCCOMB_X25_Y13_N30
\aProcessor|CSG|SelectSignals|WideNor1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~4_combout\ = (!\aProcessor|CSG|SelectSignals|Equal11~0_combout\ & (\aProcessor|CSG|SelectSignals|WideNor1~3_combout\ & (!\aProcessor|CSG|SelectSignals|Equal3~1_combout\ & 
-- !\aProcessor|CSG|SelectSignals|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal11~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|WideNor1~3_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal3~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal7~2_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~4_combout\);

-- Location: LCCOMB_X27_Y13_N10
\aProcessor|CSG|DecodeInst|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Decoder0~0_combout\ = (!\aProcessor|IR|Q\(0) & (!\aProcessor|IR|Q\(1) & (!\aProcessor|IR|Q\(5) & \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(0),
	datab => \aProcessor|IR|Q\(1),
	datac => \aProcessor|IR|Q\(5),
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\,
	combout => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\);

-- Location: LCCOMB_X27_Y13_N6
\aProcessor|CSG|SelectSignals|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal5~0_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & (\aProcessor|IR|Q\(7) & !\aProcessor|IR|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datac => \aProcessor|IR|Q\(7),
	datad => \aProcessor|IR|Q\(6),
	combout => \aProcessor|CSG|SelectSignals|Equal5~0_combout\);

-- Location: LCCOMB_X28_Y13_N22
\aProcessor|CSG|SelectSignals|Equal12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal12~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~23_combout\ & (\aProcessor|CSG|SelectSignals|Equal5~0_combout\ & (\aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\ & 
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal5~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal12~0_combout\);

-- Location: LCCOMB_X25_Y13_N2
\aProcessor|CSG|SelectSignals|WideNor1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~1_combout\ = (\aProcessor|CSG|SelectSignals|Equal12~0_combout\) # ((\aProcessor|CSG|SelectSignals|WideNor1~0_combout\ & \aProcessor|CSG|SelectSignals|Equal1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|WideNor1~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal12~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~1_combout\);

-- Location: LCCOMB_X25_Y13_N10
\aProcessor|CSG|SelectSignals|ALU_Op[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & (((\aProcessor|CSG|SelectSignals|WideNor1~1_combout\) # (!\aProcessor|CSG|SelectSignals|WideNor1~4_combout\)) # 
-- (!\aProcessor|CSG|SelectSignals|WideNor1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|WideNor1~6_combout\,
	datab => \aProcessor|CSG|SelectSignals|WideNor1~4_combout\,
	datac => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideNor1~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\);

-- Location: LCCOMB_X28_Y13_N10
\aProcessor|CSG|SelectSignals|ALU_Op[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\) # ((!\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\) # 
-- (!\aProcessor|CSG|DecodeInst|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datab => \aProcessor|CSG|DecodeInst|Equal0~2_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\);

-- Location: CLKCTRL_G14
\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\);

-- Location: LCCOMB_X20_Y12_N14
\aProcessor|CSG|SelectSignals|C_Select[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|C_Select\(0) = (GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\) & (!\aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\)) # (!GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\) & 
-- ((\aProcessor|CSG|SelectSignals|C_Select\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\,
	combout => \aProcessor|CSG|SelectSignals|C_Select\(0));

-- Location: LCFF_X25_Y13_N3
\aProcessor|IR|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(22));

-- Location: LCCOMB_X20_Y12_N12
\aProcessor|MuxC|ShiftRight0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~0_combout\ = (\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(17))) # (!\aProcessor|CSG|SelectSignals|C_Select\(0) & ((\aProcessor|IR|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(17),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|MuxC|ShiftRight0~0_combout\);

-- Location: LCFF_X32_Y14_N25
\aProcessor|IR|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(18));

-- Location: LCCOMB_X20_Y12_N10
\aProcessor|MuxC|ShiftRight0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~1_combout\ = (\aProcessor|CSG|SelectSignals|C_Select\(0) & ((\aProcessor|IR|Q\(18)))) # (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|IR|Q\(18),
	combout => \aProcessor|MuxC|ShiftRight0~1_combout\);

-- Location: LCFF_X32_Y12_N13
\aProcessor|IR|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(19));

-- Location: LCCOMB_X20_Y12_N20
\aProcessor|MuxC|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~2_combout\ = (\aProcessor|CSG|SelectSignals|C_Select\(0) & ((\aProcessor|IR|Q\(19)))) # (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|IR|Q\(19),
	combout => \aProcessor|MuxC|ShiftRight0~2_combout\);

-- Location: LCFF_X27_Y14_N27
\aProcessor|IR|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(25));

-- Location: LCCOMB_X20_Y12_N2
\aProcessor|MuxC|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~3_combout\ = (\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(20))) # (!\aProcessor|CSG|SelectSignals|C_Select\(0) & ((\aProcessor|IR|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(20),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|MuxC|ShiftRight0~3_combout\);

-- Location: LCFF_X25_Y13_N21
\aProcessor|IR|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(26));

-- Location: LCCOMB_X20_Y12_N24
\aProcessor|MuxC|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~4_combout\ = (\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(21))) # (!\aProcessor|CSG|SelectSignals|C_Select\(0) & ((\aProcessor|IR|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|IR|Q\(26),
	combout => \aProcessor|MuxC|ShiftRight0~4_combout\);

-- Location: LCCOMB_X25_Y11_N2
\~QUARTUS_CREATED_GND~I\ : cycloneii_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: LCCOMB_X28_Y11_N10
\aProcessor|RegFile|R_rtl_0_bypass[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_0_bypass[12]~feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R_rtl_0_bypass[12]~feeder_combout\);

-- Location: LCFF_X28_Y11_N11
\aProcessor|RegFile|R_rtl_0_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(12));

-- Location: LCFF_X31_Y10_N19
\aProcessor|RegFile|R_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(13));

-- Location: LCCOMB_X27_Y14_N16
\aProcessor|CSG|EnableSignals|RF_WRITE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ = (\aProcessor|Decoder0~1_combout\ & (((!\aProcessor|CSG|DecodeInst|Equal0~0_combout\) # (!\aProcessor|IR|Q\(3))) # (!\aProcessor|IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(3),
	datac => \aProcessor|CSG|DecodeInst|Equal0~0_combout\,
	datad => \aProcessor|Decoder0~1_combout\,
	combout => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\);

-- Location: LCFF_X27_Y14_N17
\aProcessor|RegFile|R_rtl_1_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(0));

-- Location: LCFF_X20_Y12_N25
\aProcessor|RegFile|R_rtl_1_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|MuxC|ShiftRight0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(9));

-- Location: LCCOMB_X27_Y14_N30
\aProcessor|RegFile|Mux92~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~2_combout\ = (\aProcessor|RegFile|R_rtl_1_bypass\(0) & (\aProcessor|RegFile|R_rtl_1_bypass\(9) $ (!\aProcessor|IR|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(0),
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(9),
	datad => \aProcessor|IR|Q\(26),
	combout => \aProcessor|RegFile|Mux92~2_combout\);

-- Location: LCCOMB_X25_Y14_N20
\aProcessor|IR|Q[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|IR|Q[23]~feeder_combout\ = \Memory|ROM1|altsyncram_component|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(23),
	combout => \aProcessor|IR|Q[23]~feeder_combout\);

-- Location: LCFF_X25_Y14_N21
\aProcessor|IR|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|IR|Q[23]~feeder_combout\,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(23));

-- Location: LCFF_X20_Y12_N11
\aProcessor|RegFile|R_rtl_1_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|MuxC|ShiftRight0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(3));

-- Location: LCCOMB_X29_Y15_N28
\aProcessor|RegFile|Mux92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~0_combout\ = (\aProcessor|RegFile|R_rtl_1_bypass\(1) & (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23) $ (!\aProcessor|RegFile|R_rtl_1_bypass\(3))))) # (!\aProcessor|RegFile|R_rtl_1_bypass\(1) & (!\aProcessor|IR|Q\(22) & 
-- (\aProcessor|IR|Q\(23) $ (!\aProcessor|RegFile|R_rtl_1_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(1),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(3),
	combout => \aProcessor|RegFile|Mux92~0_combout\);

-- Location: LCFF_X20_Y12_N3
\aProcessor|RegFile|R_rtl_1_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|MuxC|ShiftRight0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(7));

-- Location: LCFF_X20_Y12_N21
\aProcessor|RegFile|R_rtl_1_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|MuxC|ShiftRight0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(5));

-- Location: LCCOMB_X27_Y15_N2
\aProcessor|RegFile|Mux92~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~1_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R_rtl_1_bypass\(5) & (\aProcessor|IR|Q\(25) $ (!\aProcessor|RegFile|R_rtl_1_bypass\(7))))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|RegFile|R_rtl_1_bypass\(5) & 
-- (\aProcessor|IR|Q\(25) $ (!\aProcessor|RegFile|R_rtl_1_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(7),
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(5),
	combout => \aProcessor|RegFile|Mux92~1_combout\);

-- Location: LCCOMB_X27_Y15_N16
\aProcessor|RegFile|Mux92~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~3_combout\ = (\aProcessor|RegFile|Mux92~2_combout\ & (\aProcessor|RegFile|Mux92~0_combout\ & \aProcessor|RegFile|Mux92~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|Mux92~2_combout\,
	datac => \aProcessor|RegFile|Mux92~0_combout\,
	datad => \aProcessor|RegFile|Mux92~1_combout\,
	combout => \aProcessor|RegFile|Mux92~3_combout\);

-- Location: LCFF_X30_Y11_N5
\aProcessor|RegFile|R_rtl_0_bypass[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(14));

-- Location: LCFF_X28_Y12_N19
\aProcessor|RegFile|R_rtl_1_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(15));

-- Location: LCCOMB_X28_Y12_N20
\aProcessor|RegFile|Mux92~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~32_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(15)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a4\,
	datab => \aProcessor|RegFile|Mux92~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(15),
	combout => \aProcessor|RegFile|Mux92~32_combout\);

-- Location: LCCOMB_X27_Y14_N8
\aProcessor|CSG|EnableSignals|RA_Enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(1) & !\aProcessor|CSG|StageGenerator|ClockCount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\);

-- Location: LCCOMB_X27_Y14_N26
\aProcessor|CSG|DecodeInst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Equal0~1_combout\ = (\aProcessor|IR|Q\(4) & \aProcessor|IR|Q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datad => \aProcessor|IR|Q\(3),
	combout => \aProcessor|CSG|DecodeInst|Equal0~1_combout\);

-- Location: LCCOMB_X27_Y14_N20
\aProcessor|CSG|EnableSignals|RA_Enable~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|CSG|EnableSignals|RA_Enable~0_combout\ & ((!\aProcessor|CSG|DecodeInst|Equal0~1_combout\) # 
-- (!\aProcessor|CSG|DecodeInst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Equal0~0_combout\,
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datac => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	combout => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\);

-- Location: LCFF_X28_Y12_N21
\aProcessor|RB|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~32_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(28));

-- Location: LCCOMB_X27_Y14_N24
\aProcessor|CSG|EnableSignals|RZ_Enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|CSG|EnableSignals|RA_Enable~0_combout\ & ((!\aProcessor|CSG|DecodeInst|Equal0~1_combout\) # 
-- (!\aProcessor|CSG|DecodeInst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Equal0~0_combout\,
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datac => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	combout => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\);

-- Location: LCFF_X36_Y15_N23
\aProcessor|RM|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(28),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(28));

-- Location: LCCOMB_X36_Y15_N24
\Memory|RAM1|mem_bank~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~28_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~28_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~28_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(28),
	combout => \Memory|RAM1|mem_bank~28_combout\);

-- Location: LCCOMB_X35_Y15_N16
\aProcessor|RY|Q[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[28]~28_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~60_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~60_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~28_combout\,
	combout => \aProcessor|RY|Q[28]~28_combout\);

-- Location: LCCOMB_X29_Y13_N24
\aProcessor|CSG|SelectSignals|B_Select\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|B_Select~combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ & (\aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ & 
-- ((\aProcessor|CSG|SelectSignals|B_Select~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\,
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|B_Select~combout\);

-- Location: LCCOMB_X29_Y13_N2
\aProcessor|CSG|SelectSignals|Extend[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Extend\(0) = (GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\) & (\aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\)) # (!GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\) & 
-- ((\aProcessor|CSG|SelectSignals|Extend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\,
	datab => \aProcessor|CSG|SelectSignals|Extend\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\,
	combout => \aProcessor|CSG|SelectSignals|Extend\(0));

-- Location: LCCOMB_X29_Y13_N26
\aProcessor|MuxB|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~28_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(28),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~28_combout\);

-- Location: LCCOMB_X24_Y13_N4
\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~4_combout\ = (\aProcessor|IR|Q\(6) & (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & !\aProcessor|CSG|DecodeInst|WideOr0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(6),
	datac => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datad => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	combout => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~4_combout\);

-- Location: LCCOMB_X28_Y13_N20
\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~3_combout\ = (!\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & \aProcessor|IR|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datab => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datad => \aProcessor|IR|Q\(7),
	combout => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~3_combout\);

-- Location: LCCOMB_X28_Y13_N8
\aProcessor|CSG|SelectSignals|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr3~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal4~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal1~23_combout\ & ((\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~4_combout\) # 
-- (\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal4~0_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~4_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~3_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideOr3~0_combout\);

-- Location: LCCOMB_X28_Y13_N18
\aProcessor|CSG|SelectSignals|Equal15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal15~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal5~0_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\ & (\aProcessor|CSG|SelectSignals|Equal13~0_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal5~0_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[8]~2_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal13~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~24_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal15~0_combout\);

-- Location: LCCOMB_X28_Y13_N12
\aProcessor|CSG|SelectSignals|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr1~0_combout\ = (!\aProcessor|CSG|SelectSignals|Equal14~1_combout\ & (!\aProcessor|CSG|SelectSignals|Equal15~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal13~1_combout\ & 
-- !\aProcessor|CSG|SelectSignals|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal14~1_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal15~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal13~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal12~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideOr1~0_combout\);

-- Location: LCCOMB_X28_Y13_N6
\aProcessor|CSG|SelectSignals|ALU_Op[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((\aProcessor|CSG|SelectSignals|Equal7~2_combout\) # ((\aProcessor|CSG|SelectSignals|WideOr3~0_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal7~2_combout\,
	datac => \aProcessor|CSG|SelectSignals|WideOr3~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideOr1~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\);

-- Location: LCCOMB_X32_Y13_N20
\aProcessor|CSG|SelectSignals|ALU_Op[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op\(2) = (\aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ & (\aProcessor|CSG|SelectSignals|ALU_Op\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op\(2));

-- Location: LCCOMB_X25_Y13_N6
\aProcessor|CSG|SelectSignals|Equal11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal11~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal14~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal1~23_combout\ & (\aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\ & 
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal14~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[9]~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[10]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal11~0_combout\);

-- Location: LCCOMB_X24_Y13_N2
\aProcessor|CSG|SelectSignals|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal9~0_combout\ = (\aProcessor|IR|Q\(10) & (!\aProcessor|IR|Q\(9) & (!\aProcessor|CSG|DecodeInst|WideOr0~1_combout\ & !\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(10),
	datab => \aProcessor|IR|Q\(9),
	datac => \aProcessor|CSG|DecodeInst|WideOr0~1_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal9~0_combout\);

-- Location: LCCOMB_X28_Y13_N24
\aProcessor|CSG|SelectSignals|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr1~1_combout\ = (\aProcessor|CSG|SelectSignals|Equal9~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal1~23_combout\ & ((\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~4_combout\) # 
-- (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~3_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal9~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~4_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideOr1~1_combout\);

-- Location: LCCOMB_X28_Y13_N2
\aProcessor|CSG|SelectSignals|ALU_Op[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((\aProcessor|CSG|SelectSignals|Equal11~0_combout\) # ((\aProcessor|CSG|SelectSignals|WideOr1~1_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal11~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|WideOr1~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideOr1~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\);

-- Location: LCCOMB_X28_Y13_N0
\aProcessor|CSG|SelectSignals|ALU_Op[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op\(3) = (\aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ & (\aProcessor|CSG|SelectSignals|ALU_Op\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op\(3));

-- Location: LCCOMB_X25_Y13_N24
\aProcessor|CSG|SelectSignals|ALU_Op[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & (((!\aProcessor|CSG|SelectSignals|WideNor1~4_combout\)))) # (!\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & (\aProcessor|IR|Q\(0) & 
-- (\aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(0),
	datab => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select[0]~4_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideNor1~4_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\);

-- Location: LCCOMB_X32_Y16_N28
\aProcessor|CSG|SelectSignals|ALU_Op[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op\(0) = (GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\) & ((\aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\))) # (!GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\) & 
-- (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op\(0));

-- Location: LCCOMB_X32_Y16_N14
\aProcessor|ALU|Selector12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~9_combout\ = ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((!\aProcessor|CSG|SelectSignals|ALU_Op\(3)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- ((\aProcessor|CSG|SelectSignals|ALU_Op\(2)) # (\aProcessor|CSG|SelectSignals|ALU_Op\(3))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector12~9_combout\);

-- Location: LCCOMB_X32_Y16_N4
\aProcessor|ALU|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~2_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & \aProcessor|CSG|SelectSignals|B_Select~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector12~2_combout\);

-- Location: LCCOMB_X25_Y13_N18
\aProcessor|CSG|SelectSignals|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr5~0_combout\ = (!\aProcessor|CSG|SelectSignals|Equal11~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal15~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal3~1_combout\ & 
-- !\aProcessor|CSG|SelectSignals|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal11~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal15~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal3~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal7~2_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideOr5~0_combout\);

-- Location: LCCOMB_X25_Y13_N14
\aProcessor|CSG|SelectSignals|ALU_Op[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((!\aProcessor|CSG|SelectSignals|WideOr5~0_combout\) # (!\aProcessor|CSG|SelectSignals|WideNor1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|WideNor1~6_combout\,
	datac => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideOr5~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\);

-- Location: LCCOMB_X25_Y13_N0
\aProcessor|CSG|SelectSignals|ALU_Op[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op\(1) = (\aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\ & (\aProcessor|CSG|SelectSignals|ALU_Op\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op\(1));

-- Location: LCCOMB_X32_Y16_N18
\aProcessor|ALU|Selector12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~7_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector12~7_combout\);

-- Location: LCCOMB_X32_Y16_N20
\aProcessor|ALU|Selector12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~8_combout\ = (\aProcessor|ALU|Selector12~2_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & \aProcessor|ALU|Selector12~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector12~2_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|ALU|Selector12~7_combout\,
	combout => \aProcessor|ALU|Selector12~8_combout\);

-- Location: LCCOMB_X31_Y15_N4
\aProcessor|ALU|Selector34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~7_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|ALU|Selector12~9_combout\ & !\aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Selector12~9_combout\,
	datad => \aProcessor|ALU|Selector12~8_combout\,
	combout => \aProcessor|ALU|Selector34~7_combout\);

-- Location: LCCOMB_X32_Y16_N24
\aProcessor|ALU|Selector34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~6_combout\ = (!\aProcessor|ALU|Selector12~8_combout\ & (!\aProcessor|ALU|Selector12~9_combout\ & !\aProcessor|CSG|SelectSignals|B_Select~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datab => \aProcessor|ALU|Selector12~9_combout\,
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector34~6_combout\);

-- Location: LCCOMB_X32_Y16_N12
\aProcessor|ALU|Selector12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~6_combout\ = ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector12~6_combout\);

-- Location: LCFF_X28_Y11_N15
\aProcessor|RegFile|R_rtl_1_bypass[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(18));

-- Location: LCCOMB_X29_Y16_N14
\aProcessor|RegFile|R_rtl_1_bypass[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[23]~feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[23]~feeder_combout\);

-- Location: LCFF_X29_Y16_N15
\aProcessor|RegFile|R_rtl_1_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(23));

-- Location: LCFF_X28_Y12_N3
\aProcessor|RegFile|R_rtl_1_bypass[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(24));

-- Location: LCCOMB_X29_Y11_N28
\aProcessor|RegFile|R_rtl_1_bypass[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[25]~feeder_combout\ = \aProcessor|RY|Q\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(18),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[25]~feeder_combout\);

-- Location: LCFF_X29_Y11_N29
\aProcessor|RegFile|R_rtl_1_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(25));

-- Location: LCCOMB_X29_Y13_N6
\aProcessor|RegFile|Mux92~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~22_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(25)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a14\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(25),
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~22_combout\);

-- Location: LCFF_X29_Y13_N7
\aProcessor|RB|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~22_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(18));

-- Location: LCCOMB_X28_Y17_N22
\aProcessor|RM|Q[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[18]~feeder_combout\ = \aProcessor|RB|Q\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RB|Q\(18),
	combout => \aProcessor|RM|Q[18]~feeder_combout\);

-- Location: LCFF_X28_Y17_N23
\aProcessor|RM|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[18]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(18));

-- Location: LCCOMB_X28_Y17_N14
\Memory|RAM1|mem_bank~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~50_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(18)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~50_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(18),
	combout => \Memory|RAM1|mem_bank~50_combout\);

-- Location: LCCOMB_X28_Y17_N28
\Memory|RAM1|mem_bank~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~18_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~18_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~18_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(18),
	combout => \Memory|RAM1|mem_bank~18_combout\);

-- Location: LCCOMB_X28_Y17_N8
\aProcessor|RY|Q[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[18]~18_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~50_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~50_combout\,
	datad => \Memory|RAM1|mem_bank~18_combout\,
	combout => \aProcessor|RY|Q[18]~18_combout\);

-- Location: LCFF_X29_Y13_N17
\aProcessor|IR|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(21));

-- Location: LCCOMB_X29_Y13_N12
\aProcessor|MuxB|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~18_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(18),
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~18_combout\);

-- Location: LCFF_X31_Y11_N17
\aProcessor|RegFile|R_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(29));

-- Location: LCCOMB_X32_Y11_N20
\aProcessor|RegFile|Mux92~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~18_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_0_bypass\(29)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a18\,
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(29),
	datac => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~18_combout\);

-- Location: LCFF_X32_Y11_N21
\aProcessor|RB|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~18_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(14));

-- Location: LCCOMB_X36_Y11_N26
\aProcessor|RM|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[14]~feeder_combout\ = \aProcessor|RB|Q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RB|Q\(14),
	combout => \aProcessor|RM|Q[14]~feeder_combout\);

-- Location: LCFF_X36_Y11_N27
\aProcessor|RM|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[14]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(14));

-- Location: LCCOMB_X36_Y11_N22
\Memory|RAM1|mem_bank~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~14_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~14_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~14_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(14),
	combout => \Memory|RAM1|mem_bank~14_combout\);

-- Location: LCCOMB_X36_Y11_N0
\aProcessor|RY|Q[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[14]~14_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~46_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~46_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~14_combout\,
	combout => \aProcessor|RY|Q[14]~14_combout\);

-- Location: LCFF_X32_Y11_N27
\aProcessor|IR|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(20));

-- Location: LCCOMB_X32_Y11_N30
\aProcessor|MuxB|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~14_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(20)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(14),
	datad => \aProcessor|IR|Q\(20),
	combout => \aProcessor|MuxB|ShiftRight0~14_combout\);

-- Location: LCCOMB_X35_Y11_N22
\aProcessor|RM|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[13]~feeder_combout\ = \aProcessor|RB|Q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(13),
	combout => \aProcessor|RM|Q[13]~feeder_combout\);

-- Location: LCFF_X35_Y11_N23
\aProcessor|RM|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[13]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(13));

-- Location: LCCOMB_X35_Y11_N14
\Memory|RAM1|mem_bank~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~45_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(13)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~45_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(13),
	combout => \Memory|RAM1|mem_bank~45_combout\);

-- Location: LCCOMB_X35_Y11_N8
\aProcessor|RY|Q[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[13]~13_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~45_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~13_combout\,
	datab => \Memory|RAM1|mem_bank~45_combout\,
	datad => \aProcessor|InstAddGen|PC\(0),
	combout => \aProcessor|RY|Q[13]~13_combout\);

-- Location: LCCOMB_X32_Y13_N4
\aProcessor|ALU|Selector12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	combout => \aProcessor|ALU|Selector12~5_combout\);

-- Location: LCCOMB_X32_Y16_N0
\aProcessor|ALU|Selector12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3)) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector12~4_combout\);

-- Location: LCCOMB_X32_Y10_N2
\aProcessor|RegFile|R_rtl_1_bypass[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[31]~feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[31]~feeder_combout\);

-- Location: LCFF_X32_Y10_N3
\aProcessor|RegFile|R_rtl_1_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(31));

-- Location: LCCOMB_X32_Y10_N8
\aProcessor|RegFile|Mux92~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~16_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(31)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a20\,
	datab => \aProcessor|RegFile|Mux92~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(31),
	combout => \aProcessor|RegFile|Mux92~16_combout\);

-- Location: LCFF_X32_Y10_N9
\aProcessor|RB|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~16_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(12));

-- Location: LCCOMB_X35_Y11_N28
\aProcessor|RM|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[12]~feeder_combout\ = \aProcessor|RB|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(12),
	combout => \aProcessor|RM|Q[12]~feeder_combout\);

-- Location: LCFF_X35_Y11_N29
\aProcessor|RM|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[12]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(12));

-- Location: LCCOMB_X35_Y11_N18
\Memory|RAM1|mem_bank~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~44_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(12)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~44_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(12),
	combout => \Memory|RAM1|mem_bank~44_combout\);

-- Location: LCCOMB_X35_Y11_N10
\aProcessor|RY|Q[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[12]~12_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~44_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~12_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~44_combout\,
	combout => \aProcessor|RY|Q[12]~12_combout\);

-- Location: LCCOMB_X32_Y14_N16
\aProcessor|MuxB|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~12_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(18))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(18),
	datad => \aProcessor|RB|Q\(12),
	combout => \aProcessor|MuxB|ShiftRight0~12_combout\);

-- Location: LCFF_X27_Y14_N23
\aProcessor|IR|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(28));

-- Location: LCFF_X20_Y12_N13
\aProcessor|RegFile|R_rtl_1_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|MuxC|ShiftRight0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(1));

-- Location: LCCOMB_X29_Y15_N22
\aProcessor|RegFile|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~0_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R_rtl_1_bypass\(1) & (\aProcessor|RegFile|R_rtl_1_bypass\(3) $ (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|RegFile|R_rtl_1_bypass\(1) & 
-- (\aProcessor|RegFile|R_rtl_1_bypass\(3) $ (!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(3),
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(1),
	combout => \aProcessor|RegFile|Mux60~0_combout\);

-- Location: LCFF_X27_Y14_N3
\aProcessor|IR|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(31));

-- Location: LCCOMB_X27_Y14_N2
\aProcessor|RegFile|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~2_combout\ = (\aProcessor|RegFile|R_rtl_1_bypass\(0) & (\aProcessor|RegFile|R_rtl_1_bypass\(9) $ (!\aProcessor|IR|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(9),
	datac => \aProcessor|IR|Q\(31),
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(0),
	combout => \aProcessor|RegFile|Mux60~2_combout\);

-- Location: LCCOMB_X28_Y15_N12
\aProcessor|RegFile|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~3_combout\ = (\aProcessor|RegFile|Mux60~1_combout\ & (\aProcessor|RegFile|Mux60~0_combout\ & \aProcessor|RegFile|Mux60~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux60~1_combout\,
	datab => \aProcessor|RegFile|Mux60~0_combout\,
	datad => \aProcessor|RegFile|Mux60~2_combout\,
	combout => \aProcessor|RegFile|Mux60~3_combout\);

-- Location: LCFF_X31_Y11_N9
\aProcessor|RegFile|R_rtl_0_bypass[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(32));

-- Location: LCFF_X27_Y12_N1
\aProcessor|RegFile|R_rtl_0_bypass[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(34));

-- Location: LCFF_X30_Y11_N31
\aProcessor|RegFile|R_rtl_1_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(35));

-- Location: LCFF_X28_Y12_N23
\aProcessor|RegFile|R_rtl_0_bypass[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(36));

-- Location: LCCOMB_X28_Y11_N6
\aProcessor|RegFile|R_rtl_1_bypass[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[37]~feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[37]~feeder_combout\);

-- Location: LCFF_X28_Y11_N7
\aProcessor|RegFile|R_rtl_1_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(37));

-- Location: LCCOMB_X29_Y14_N10
\aProcessor|RegFile|Mux92~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~10_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(37)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a26\,
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(37),
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~10_combout\);

-- Location: LCFF_X29_Y14_N11
\aProcessor|RB|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~10_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(6));

-- Location: LCFF_X29_Y10_N13
\aProcessor|RM|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(6),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(6));

-- Location: LCCOMB_X29_Y10_N14
\Memory|RAM1|mem_bank~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~38_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(6)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~38_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(6),
	combout => \Memory|RAM1|mem_bank~38_combout\);

-- Location: LCCOMB_X29_Y10_N24
\Memory|RAM1|mem_bank~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~6_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~6_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~6_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(6),
	combout => \Memory|RAM1|mem_bank~6_combout\);

-- Location: LCCOMB_X28_Y10_N0
\aProcessor|RY|Q[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[6]~6_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~38_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~38_combout\,
	datad => \Memory|RAM1|mem_bank~6_combout\,
	combout => \aProcessor|RY|Q[6]~6_combout\);

-- Location: LCCOMB_X30_Y14_N6
\aProcessor|MuxB|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~6_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(12))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(12),
	datad => \aProcessor|RB|Q\(6),
	combout => \aProcessor|MuxB|ShiftRight0~6_combout\);

-- Location: LCCOMB_X35_Y15_N0
\aProcessor|RM|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[5]~feeder_combout\ = \aProcessor|RB|Q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(5),
	combout => \aProcessor|RM|Q[5]~feeder_combout\);

-- Location: LCFF_X35_Y15_N1
\aProcessor|RM|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[5]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(5));

-- Location: LCCOMB_X35_Y15_N14
\Memory|RAM1|mem_bank~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~37_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(5)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~37_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(5),
	combout => \Memory|RAM1|mem_bank~37_combout\);

-- Location: LCCOMB_X35_Y15_N26
\aProcessor|RY|Q[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[5]~5_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~37_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~5_combout\,
	datab => \Memory|RAM1|mem_bank~37_combout\,
	datad => \aProcessor|InstAddGen|PC\(0),
	combout => \aProcessor|RY|Q[5]~5_combout\);

-- Location: LCCOMB_X29_Y11_N4
\aProcessor|RegFile|R_rtl_1_bypass[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[41]~feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[41]~feeder_combout\);

-- Location: LCFF_X29_Y11_N5
\aProcessor|RegFile|R_rtl_1_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(41));

-- Location: LCCOMB_X29_Y11_N0
\aProcessor|RegFile|Mux92~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~5_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(41))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|Mux92~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(41),
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a30\,
	combout => \aProcessor|RegFile|Mux92~5_combout\);

-- Location: LCFF_X30_Y14_N15
\aProcessor|RB|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~5_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(1));

-- Location: LCCOMB_X36_Y12_N28
\aProcessor|RM|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[1]~feeder_combout\ = \aProcessor|RB|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(1),
	combout => \aProcessor|RM|Q[1]~feeder_combout\);

-- Location: LCFF_X36_Y12_N29
\aProcessor|RM|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[1]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(1));

-- Location: LCCOMB_X36_Y12_N30
\Memory|RAM1|mem_bank~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~1_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~1_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~1_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(1),
	combout => \Memory|RAM1|mem_bank~1_combout\);

-- Location: LCCOMB_X36_Y12_N24
\Memory|RAM1|mem_bank~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~33_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(1)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~33_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(1),
	combout => \Memory|RAM1|mem_bank~33_combout\);

-- Location: LCCOMB_X35_Y12_N20
\aProcessor|RY|Q[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[1]~1_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~33_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~1_combout\,
	datad => \Memory|RAM1|mem_bank~33_combout\,
	combout => \aProcessor|RY|Q[1]~1_combout\);

-- Location: LCCOMB_X32_Y11_N0
\aProcessor|RegFile|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~4_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(42))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux60~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(42),
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a31\,
	combout => \aProcessor|RegFile|Mux60~4_combout\);

-- Location: LCFF_X32_Y11_N1
\aProcessor|RA|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~4_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(0));

-- Location: LCCOMB_X32_Y13_N0
\aProcessor|ALU|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector12~3_combout\);

-- Location: LCCOMB_X29_Y11_N26
\aProcessor|RegFile|R_rtl_1_bypass[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[40]~feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[40]~feeder_combout\);

-- Location: LCFF_X29_Y11_N27
\aProcessor|RegFile|R_rtl_1_bypass[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(40));

-- Location: LCCOMB_X29_Y11_N24
\aProcessor|RegFile|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~6_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(40))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(40),
	datac => \aProcessor|RegFile|Mux60~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a29\,
	combout => \aProcessor|RegFile|Mux60~6_combout\);

-- Location: LCFF_X31_Y11_N21
\aProcessor|RA|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~6_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(2));

-- Location: LCCOMB_X31_Y11_N0
\aProcessor|ALU|Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~1_cout\ = CARRY(!\aProcessor|RA|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(0),
	datad => VCC,
	cout => \aProcessor|ALU|Add3~1_cout\);

-- Location: LCCOMB_X31_Y11_N2
\aProcessor|ALU|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~2_combout\ = (\aProcessor|RA|Q\(1) & ((\aProcessor|ALU|Add3~1_cout\) # (GND))) # (!\aProcessor|RA|Q\(1) & (!\aProcessor|ALU|Add3~1_cout\))
-- \aProcessor|ALU|Add3~3\ = CARRY((\aProcessor|RA|Q\(1)) # (!\aProcessor|ALU|Add3~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(1),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~1_cout\,
	combout => \aProcessor|ALU|Add3~2_combout\,
	cout => \aProcessor|ALU|Add3~3\);

-- Location: LCCOMB_X29_Y11_N18
\aProcessor|RegFile|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~5_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(41))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(41),
	datac => \aProcessor|RegFile|Mux60~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a30\,
	combout => \aProcessor|RegFile|Mux60~5_combout\);

-- Location: LCFF_X31_Y11_N25
\aProcessor|RA|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~5_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(1));

-- Location: LCCOMB_X35_Y16_N4
\aProcessor|ALU|RZ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~0_combout\ = (\aProcessor|RA|Q\(1)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(7))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(7),
	datab => \aProcessor|RB|Q\(1),
	datac => \aProcessor|RA|Q\(1),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~0_combout\);

-- Location: LCCOMB_X33_Y12_N0
\aProcessor|ALU|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~0_combout\ = \aProcessor|RA|Q\(0) $ (VCC)
-- \aProcessor|ALU|Add0~1\ = CARRY(\aProcessor|RA|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(0),
	datad => VCC,
	combout => \aProcessor|ALU|Add0~0_combout\,
	cout => \aProcessor|ALU|Add0~1\);

-- Location: LCCOMB_X33_Y12_N2
\aProcessor|ALU|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~2_combout\ = (\aProcessor|RA|Q\(1) & (!\aProcessor|ALU|Add0~1\)) # (!\aProcessor|RA|Q\(1) & ((\aProcessor|ALU|Add0~1\) # (GND)))
-- \aProcessor|ALU|Add0~3\ = CARRY((!\aProcessor|ALU|Add0~1\) # (!\aProcessor|RA|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(1),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~1\,
	combout => \aProcessor|ALU|Add0~2_combout\,
	cout => \aProcessor|ALU|Add0~3\);

-- Location: LCCOMB_X35_Y16_N10
\aProcessor|ALU|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\) # (\aProcessor|ALU|Add0~2_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & (\aProcessor|ALU|RZ~0_combout\ & 
-- (!\aProcessor|ALU|Selector12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|RZ~0_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Add0~2_combout\,
	combout => \aProcessor|ALU|Selector34~0_combout\);

-- Location: LCCOMB_X35_Y16_N20
\aProcessor|ALU|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~1_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector34~0_combout\ & (\aProcessor|RA|Q\(1))) # (!\aProcessor|ALU|Selector34~0_combout\ & ((\aProcessor|ALU|Add3~2_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (((\aProcessor|ALU|Selector34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(1),
	datab => \aProcessor|ALU|Add3~2_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Selector34~0_combout\,
	combout => \aProcessor|ALU|Selector34~1_combout\);

-- Location: LCCOMB_X34_Y16_N28
\aProcessor|ALU|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\) # (\aProcessor|ALU|Selector34~1_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(2) & 
-- (!\aProcessor|ALU|Selector12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector34~1_combout\,
	combout => \aProcessor|ALU|Selector34~2_combout\);

-- Location: LCCOMB_X34_Y16_N10
\aProcessor|ALU|Selector34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~5_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector34~2_combout\ & (\aProcessor|ALU|Selector34~4_combout\)) # (!\aProcessor|ALU|Selector34~2_combout\ & ((\aProcessor|RA|Q\(0)))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~4_combout\,
	datab => \aProcessor|RA|Q\(0),
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector34~2_combout\,
	combout => \aProcessor|ALU|Selector34~5_combout\);

-- Location: LCCOMB_X34_Y16_N0
\aProcessor|ALU|Selector34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~8_combout\ = (\aProcessor|ALU|Add1~2_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector34~5_combout\)))) # (!\aProcessor|ALU|Add1~2_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~2_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector34~5_combout\,
	combout => \aProcessor|ALU|Selector34~8_combout\);

-- Location: LCCOMB_X34_Y16_N20
\aProcessor|ALU|Selector34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~9_combout\ = (\aProcessor|ALU|Selector34~8_combout\) # ((\aProcessor|MuxB|ShiftRight0~1_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datac => \aProcessor|ALU|Selector12~8_combout\,
	datad => \aProcessor|ALU|Selector34~8_combout\,
	combout => \aProcessor|ALU|Selector34~9_combout\);

-- Location: LCFF_X34_Y16_N21
\aProcessor|RZ|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector34~9_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(1));

-- Location: LCCOMB_X28_Y12_N2
\aProcessor|CSG|SelectSignals|Y_Select[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Y_Select\(0) = (GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\) & (\aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\)) # (!GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\) & 
-- ((\aProcessor|CSG|SelectSignals|Y_Select\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Y_Select\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[5]~1clkctrl_outclk\,
	combout => \aProcessor|CSG|SelectSignals|Y_Select\(0));

-- Location: LCCOMB_X27_Y14_N22
\aProcessor|CSG|EnableSignals|RY_Enable~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RY_Enable~2_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & \aProcessor|CSG|StageGenerator|ClockCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|CSG|EnableSignals|RY_Enable~2_combout\);

-- Location: LCCOMB_X27_Y14_N18
\aProcessor|CSG|EnableSignals|RY_Enable~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\ = (\aProcessor|CSG|EnableSignals|RY_Enable~2_combout\ & (((!\aProcessor|CSG|DecodeInst|Equal0~0_combout\) # (!\aProcessor|IR|Q\(3))) # (!\aProcessor|IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(3),
	datac => \aProcessor|CSG|DecodeInst|Equal0~0_combout\,
	datad => \aProcessor|CSG|EnableSignals|RY_Enable~2_combout\,
	combout => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\);

-- Location: LCFF_X35_Y12_N21
\aProcessor|RY|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[1]~1_combout\,
	sdata => \aProcessor|RZ|Q\(1),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(1));

-- Location: LCCOMB_X30_Y14_N10
\aProcessor|RegFile|Mux92~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~6_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(40)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a29\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(40),
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~6_combout\);

-- Location: LCFF_X30_Y14_N11
\aProcessor|RB|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~6_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(2));

-- Location: LCFF_X28_Y15_N1
\aProcessor|RM|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(2),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(2));

-- Location: LCCOMB_X28_Y15_N28
\Memory|RAM1|mem_bank~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~2_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~2_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~2_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(2),
	combout => \Memory|RAM1|mem_bank~2_combout\);

-- Location: LCCOMB_X29_Y16_N4
\aProcessor|RY|Q[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[2]~2_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~34_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~34_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~2_combout\,
	combout => \aProcessor|RY|Q[2]~2_combout\);

-- Location: LCCOMB_X30_Y14_N12
\aProcessor|MuxB|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~2_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(8)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(2),
	datab => \aProcessor|IR|Q\(8),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|MuxB|ShiftRight0~2_combout\);

-- Location: LCCOMB_X35_Y16_N18
\aProcessor|ALU|RZ~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~3_combout\ = (\aProcessor|RA|Q\(2) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(8)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(2),
	datab => \aProcessor|RB|Q\(2),
	datac => \aProcessor|IR|Q\(8),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~3_combout\);

-- Location: LCCOMB_X30_Y14_N4
\aProcessor|MuxB|ShiftRight0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~1_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(7))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(7),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(1),
	combout => \aProcessor|MuxB|ShiftRight0~1_combout\);

-- Location: LCCOMB_X31_Y14_N0
\aProcessor|ALU|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~0_combout\ = (\aProcessor|MuxB|ShiftRight0~0_combout\ & (\aProcessor|RA|Q\(0) $ (VCC))) # (!\aProcessor|MuxB|ShiftRight0~0_combout\ & ((\aProcessor|RA|Q\(0)) # (GND)))
-- \aProcessor|ALU|Add2~1\ = CARRY((\aProcessor|RA|Q\(0)) # (!\aProcessor|MuxB|ShiftRight0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~0_combout\,
	datab => \aProcessor|RA|Q\(0),
	datad => VCC,
	combout => \aProcessor|ALU|Add2~0_combout\,
	cout => \aProcessor|ALU|Add2~1\);

-- Location: LCCOMB_X31_Y14_N4
\aProcessor|ALU|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~4_combout\ = ((\aProcessor|MuxB|ShiftRight0~2_combout\ $ (\aProcessor|RA|Q\(2) $ (\aProcessor|ALU|Add2~3\)))) # (GND)
-- \aProcessor|ALU|Add2~5\ = CARRY((\aProcessor|MuxB|ShiftRight0~2_combout\ & (\aProcessor|RA|Q\(2) & !\aProcessor|ALU|Add2~3\)) # (!\aProcessor|MuxB|ShiftRight0~2_combout\ & ((\aProcessor|RA|Q\(2)) # (!\aProcessor|ALU|Add2~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datab => \aProcessor|RA|Q\(2),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~3\,
	combout => \aProcessor|ALU|Add2~4_combout\,
	cout => \aProcessor|ALU|Add2~5\);

-- Location: LCCOMB_X35_Y16_N28
\aProcessor|ALU|Selector33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|RZ~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|RZ~3_combout\,
	datac => \aProcessor|ALU|Add2~4_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector33~3_combout\);

-- Location: LCCOMB_X35_Y16_N14
\aProcessor|ALU|Selector33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(2) $ (((\aProcessor|MuxB|ShiftRight0~2_combout\) # (\aProcessor|ALU|Selector33~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector33~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datad => \aProcessor|ALU|Selector33~3_combout\,
	combout => \aProcessor|ALU|Selector33~4_combout\);

-- Location: LCCOMB_X35_Y16_N8
\aProcessor|ALU|RZ~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~2_combout\ = (\aProcessor|RA|Q\(2)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(8)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(2),
	datab => \aProcessor|RB|Q\(2),
	datac => \aProcessor|IR|Q\(8),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~2_combout\);

-- Location: LCCOMB_X31_Y11_N4
\aProcessor|ALU|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~4_combout\ = (\aProcessor|RA|Q\(2) & (!\aProcessor|ALU|Add3~3\ & VCC)) # (!\aProcessor|RA|Q\(2) & (\aProcessor|ALU|Add3~3\ $ (GND)))
-- \aProcessor|ALU|Add3~5\ = CARRY((!\aProcessor|RA|Q\(2) & !\aProcessor|ALU|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(2),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~3\,
	combout => \aProcessor|ALU|Add3~4_combout\,
	cout => \aProcessor|ALU|Add3~5\);

-- Location: LCCOMB_X35_Y16_N22
\aProcessor|ALU|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Add3~4_combout\))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|RZ~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|RZ~2_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Add3~4_combout\,
	combout => \aProcessor|ALU|Selector33~0_combout\);

-- Location: LCCOMB_X35_Y16_N16
\aProcessor|ALU|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector33~0_combout\ & ((\aProcessor|RA|Q\(2)))) # (!\aProcessor|ALU|Selector33~0_combout\ & (\aProcessor|ALU|Add0~4_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~4_combout\,
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector33~0_combout\,
	combout => \aProcessor|ALU|Selector33~1_combout\);

-- Location: LCCOMB_X30_Y16_N20
\aProcessor|RegFile|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~7_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(11))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(11),
	datab => \aProcessor|RegFile|Mux60~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \aProcessor|RegFile|Mux60~7_combout\);

-- Location: LCFF_X30_Y16_N21
\aProcessor|RA|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(3));

-- Location: LCCOMB_X33_Y16_N14
\aProcessor|ALU|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(1))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(1),
	datac => \aProcessor|RA|Q\(3),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector33~2_combout\);

-- Location: LCCOMB_X34_Y16_N22
\aProcessor|ALU|Selector33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector33~2_combout\ & (\aProcessor|ALU|Selector33~4_combout\)) # (!\aProcessor|ALU|Selector33~2_combout\ & ((\aProcessor|ALU|Selector33~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector33~4_combout\,
	datac => \aProcessor|ALU|Selector33~1_combout\,
	datad => \aProcessor|ALU|Selector33~2_combout\,
	combout => \aProcessor|ALU|Selector33~5_combout\);

-- Location: LCCOMB_X34_Y16_N16
\aProcessor|ALU|Selector33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~6_combout\ = (\aProcessor|ALU|Add1~4_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector33~5_combout\)))) # (!\aProcessor|ALU|Add1~4_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~4_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector33~5_combout\,
	combout => \aProcessor|ALU|Selector33~6_combout\);

-- Location: LCCOMB_X34_Y16_N6
\aProcessor|ALU|Selector33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~7_combout\ = (\aProcessor|ALU|Selector33~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|ALU|Selector33~6_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~2_combout\,
	combout => \aProcessor|ALU|Selector33~7_combout\);

-- Location: LCFF_X34_Y16_N7
\aProcessor|RZ|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector33~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(2));

-- Location: LCFF_X29_Y16_N5
\aProcessor|RY|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[2]~2_combout\,
	sdata => \aProcessor|RZ|Q\(2),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(2));

-- Location: LCCOMB_X28_Y11_N2
\aProcessor|RegFile|Mux92~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~8_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(39))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(39),
	datac => \aProcessor|RegFile|Mux92~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a28\,
	combout => \aProcessor|RegFile|Mux92~8_combout\);

-- Location: LCFF_X30_Y14_N1
\aProcessor|RB|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~8_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(4));

-- Location: LCFF_X28_Y15_N23
\aProcessor|RM|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(4),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(4));

-- Location: LCCOMB_X28_Y15_N18
\Memory|RAM1|mem_bank~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~36_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(4)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~36_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(4),
	combout => \Memory|RAM1|mem_bank~36_combout\);

-- Location: LCCOMB_X28_Y14_N4
\aProcessor|RY|Q[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[4]~4_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~36_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~4_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~36_combout\,
	combout => \aProcessor|RY|Q[4]~4_combout\);

-- Location: LCCOMB_X30_Y14_N14
\aProcessor|MuxB|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~4_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(10))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(10),
	datab => \aProcessor|RB|Q\(4),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|MuxB|ShiftRight0~4_combout\);

-- Location: LCCOMB_X28_Y11_N8
\aProcessor|RegFile|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~8_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(39))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(39),
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a28\,
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~8_combout\);

-- Location: LCFF_X31_Y11_N11
\aProcessor|RA|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~8_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(4));

-- Location: LCCOMB_X33_Y12_N6
\aProcessor|ALU|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~6_combout\ = (\aProcessor|RA|Q\(3) & (!\aProcessor|ALU|Add0~5\)) # (!\aProcessor|RA|Q\(3) & ((\aProcessor|ALU|Add0~5\) # (GND)))
-- \aProcessor|ALU|Add0~7\ = CARRY((!\aProcessor|ALU|Add0~5\) # (!\aProcessor|RA|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~5\,
	combout => \aProcessor|ALU|Add0~6_combout\,
	cout => \aProcessor|ALU|Add0~7\);

-- Location: LCCOMB_X33_Y12_N8
\aProcessor|ALU|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~8_combout\ = (\aProcessor|RA|Q\(4) & (\aProcessor|ALU|Add0~7\ $ (GND))) # (!\aProcessor|RA|Q\(4) & (!\aProcessor|ALU|Add0~7\ & VCC))
-- \aProcessor|ALU|Add0~9\ = CARRY((\aProcessor|RA|Q\(4) & !\aProcessor|ALU|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(4),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~7\,
	combout => \aProcessor|ALU|Add0~8_combout\,
	cout => \aProcessor|ALU|Add0~9\);

-- Location: LCCOMB_X31_Y11_N8
\aProcessor|ALU|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~8_combout\ = (\aProcessor|RA|Q\(4) & (!\aProcessor|ALU|Add3~7\ & VCC)) # (!\aProcessor|RA|Q\(4) & (\aProcessor|ALU|Add3~7\ $ (GND)))
-- \aProcessor|ALU|Add3~9\ = CARRY((!\aProcessor|RA|Q\(4) & !\aProcessor|ALU|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~7\,
	combout => \aProcessor|ALU|Add3~8_combout\,
	cout => \aProcessor|ALU|Add3~9\);

-- Location: LCCOMB_X31_Y16_N28
\aProcessor|ALU|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Add3~8_combout\))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|RZ~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~6_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Add3~8_combout\,
	combout => \aProcessor|ALU|Selector31~0_combout\);

-- Location: LCCOMB_X31_Y16_N22
\aProcessor|ALU|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector31~0_combout\ & (\aProcessor|RA|Q\(4))) # (!\aProcessor|ALU|Selector31~0_combout\ & ((\aProcessor|ALU|Add0~8_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|ALU|Add0~8_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector31~0_combout\,
	combout => \aProcessor|ALU|Selector31~1_combout\);

-- Location: LCCOMB_X31_Y14_N6
\aProcessor|ALU|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~6_combout\ = (\aProcessor|MuxB|ShiftRight0~3_combout\ & ((\aProcessor|RA|Q\(3) & (!\aProcessor|ALU|Add2~5\)) # (!\aProcessor|RA|Q\(3) & ((\aProcessor|ALU|Add2~5\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~3_combout\ & 
-- ((\aProcessor|RA|Q\(3) & (\aProcessor|ALU|Add2~5\ & VCC)) # (!\aProcessor|RA|Q\(3) & (!\aProcessor|ALU|Add2~5\))))
-- \aProcessor|ALU|Add2~7\ = CARRY((\aProcessor|MuxB|ShiftRight0~3_combout\ & ((!\aProcessor|ALU|Add2~5\) # (!\aProcessor|RA|Q\(3)))) # (!\aProcessor|MuxB|ShiftRight0~3_combout\ & (!\aProcessor|RA|Q\(3) & !\aProcessor|ALU|Add2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~3_combout\,
	datab => \aProcessor|RA|Q\(3),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~5\,
	combout => \aProcessor|ALU|Add2~6_combout\,
	cout => \aProcessor|ALU|Add2~7\);

-- Location: LCCOMB_X31_Y14_N8
\aProcessor|ALU|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~8_combout\ = ((\aProcessor|RA|Q\(4) $ (\aProcessor|MuxB|ShiftRight0~4_combout\ $ (\aProcessor|ALU|Add2~7\)))) # (GND)
-- \aProcessor|ALU|Add2~9\ = CARRY((\aProcessor|RA|Q\(4) & ((!\aProcessor|ALU|Add2~7\) # (!\aProcessor|MuxB|ShiftRight0~4_combout\))) # (!\aProcessor|RA|Q\(4) & (!\aProcessor|MuxB|ShiftRight0~4_combout\ & !\aProcessor|ALU|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~7\,
	combout => \aProcessor|ALU|Add2~8_combout\,
	cout => \aProcessor|ALU|Add2~9\);

-- Location: LCCOMB_X31_Y16_N18
\aProcessor|ALU|Selector31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|RZ~7_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~7_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add2~8_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector31~3_combout\);

-- Location: LCCOMB_X31_Y16_N4
\aProcessor|ALU|Selector31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(4) $ (((\aProcessor|MuxB|ShiftRight0~4_combout\) # (\aProcessor|ALU|Selector31~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|RA|Q\(4),
	datad => \aProcessor|ALU|Selector31~3_combout\,
	combout => \aProcessor|ALU|Selector31~4_combout\);

-- Location: LCCOMB_X31_Y16_N12
\aProcessor|ALU|Selector31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(3))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|RA|Q\(5),
	datac => \aProcessor|ALU|Selector12~6_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector31~2_combout\);

-- Location: LCCOMB_X31_Y16_N30
\aProcessor|ALU|Selector31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector31~2_combout\ & ((\aProcessor|ALU|Selector31~4_combout\))) # (!\aProcessor|ALU|Selector31~2_combout\ & (\aProcessor|ALU|Selector31~1_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector31~1_combout\,
	datac => \aProcessor|ALU|Selector31~4_combout\,
	datad => \aProcessor|ALU|Selector31~2_combout\,
	combout => \aProcessor|ALU|Selector31~5_combout\);

-- Location: LCCOMB_X34_Y16_N12
\aProcessor|ALU|Selector31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~6_combout\ = (\aProcessor|ALU|Add1~8_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector31~5_combout\)))) # (!\aProcessor|ALU|Add1~8_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~8_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector31~5_combout\,
	combout => \aProcessor|ALU|Selector31~6_combout\);

-- Location: LCCOMB_X34_Y16_N2
\aProcessor|ALU|Selector31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~7_combout\ = (\aProcessor|ALU|Selector31~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~4_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datac => \aProcessor|ALU|Selector12~8_combout\,
	datad => \aProcessor|ALU|Selector31~6_combout\,
	combout => \aProcessor|ALU|Selector31~7_combout\);

-- Location: LCFF_X34_Y16_N3
\aProcessor|RZ|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector31~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(4));

-- Location: LCFF_X28_Y14_N5
\aProcessor|RY|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[4]~4_combout\,
	sdata => \aProcessor|RZ|Q\(4),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(4));

-- Location: LCCOMB_X29_Y11_N6
\aProcessor|RegFile|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~9_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(38))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|Mux60~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(38),
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a27\,
	combout => \aProcessor|RegFile|Mux60~9_combout\);

-- Location: LCFF_X30_Y12_N25
\aProcessor|RA|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~9_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(5));

-- Location: LCCOMB_X32_Y15_N28
\aProcessor|ALU|RZ~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~9_combout\ = (\aProcessor|RA|Q\(5) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(11))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(5),
	datac => \aProcessor|IR|Q\(11),
	datad => \aProcessor|RB|Q\(5),
	combout => \aProcessor|ALU|RZ~9_combout\);

-- Location: LCCOMB_X31_Y14_N10
\aProcessor|ALU|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~10_combout\ = (\aProcessor|RA|Q\(5) & ((\aProcessor|MuxB|ShiftRight0~5_combout\ & (!\aProcessor|ALU|Add2~9\)) # (!\aProcessor|MuxB|ShiftRight0~5_combout\ & (\aProcessor|ALU|Add2~9\ & VCC)))) # (!\aProcessor|RA|Q\(5) & 
-- ((\aProcessor|MuxB|ShiftRight0~5_combout\ & ((\aProcessor|ALU|Add2~9\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~5_combout\ & (!\aProcessor|ALU|Add2~9\))))
-- \aProcessor|ALU|Add2~11\ = CARRY((\aProcessor|RA|Q\(5) & (\aProcessor|MuxB|ShiftRight0~5_combout\ & !\aProcessor|ALU|Add2~9\)) # (!\aProcessor|RA|Q\(5) & ((\aProcessor|MuxB|ShiftRight0~5_combout\) # (!\aProcessor|ALU|Add2~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(5),
	datab => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~9\,
	combout => \aProcessor|ALU|Add2~10_combout\,
	cout => \aProcessor|ALU|Add2~11\);

-- Location: LCCOMB_X34_Y15_N24
\aProcessor|ALU|Selector30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|RZ~9_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|RZ~9_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add2~10_combout\,
	combout => \aProcessor|ALU|Selector30~3_combout\);

-- Location: LCCOMB_X34_Y15_N18
\aProcessor|ALU|Selector30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(5) $ (((\aProcessor|ALU|Selector30~3_combout\) # (\aProcessor|MuxB|ShiftRight0~5_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(5),
	datac => \aProcessor|ALU|Selector30~3_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~5_combout\,
	combout => \aProcessor|ALU|Selector30~4_combout\);

-- Location: LCCOMB_X31_Y11_N10
\aProcessor|ALU|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~10_combout\ = (\aProcessor|RA|Q\(5) & ((\aProcessor|ALU|Add3~9\) # (GND))) # (!\aProcessor|RA|Q\(5) & (!\aProcessor|ALU|Add3~9\))
-- \aProcessor|ALU|Add3~11\ = CARRY((\aProcessor|RA|Q\(5)) # (!\aProcessor|ALU|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(5),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~9\,
	combout => \aProcessor|ALU|Add3~10_combout\,
	cout => \aProcessor|ALU|Add3~11\);

-- Location: LCCOMB_X32_Y15_N2
\aProcessor|ALU|RZ~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~8_combout\ = (\aProcessor|RA|Q\(5)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(11))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(5),
	datac => \aProcessor|IR|Q\(11),
	datad => \aProcessor|RB|Q\(5),
	combout => \aProcessor|ALU|RZ~8_combout\);

-- Location: LCCOMB_X32_Y15_N0
\aProcessor|ALU|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Add0~10_combout\) # ((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|RZ~8_combout\ & 
-- !\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~10_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|RZ~8_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector30~0_combout\);

-- Location: LCCOMB_X32_Y15_N22
\aProcessor|ALU|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~1_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector30~0_combout\ & (\aProcessor|RA|Q\(5))) # (!\aProcessor|ALU|Selector30~0_combout\ & ((\aProcessor|ALU|Add3~10_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (((\aProcessor|ALU|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(5),
	datab => \aProcessor|ALU|Selector12~4_combout\,
	datac => \aProcessor|ALU|Add3~10_combout\,
	datad => \aProcessor|ALU|Selector30~0_combout\,
	combout => \aProcessor|ALU|Selector30~1_combout\);

-- Location: LCCOMB_X34_Y15_N6
\aProcessor|ALU|Selector30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\) # (\aProcessor|ALU|Selector30~1_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(6) & 
-- (!\aProcessor|ALU|Selector12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(6),
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector30~1_combout\,
	combout => \aProcessor|ALU|Selector30~2_combout\);

-- Location: LCCOMB_X34_Y15_N20
\aProcessor|ALU|Selector30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~5_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector30~2_combout\ & ((\aProcessor|ALU|Selector30~4_combout\))) # (!\aProcessor|ALU|Selector30~2_combout\ & (\aProcessor|RA|Q\(4))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|ALU|Selector30~4_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector30~2_combout\,
	combout => \aProcessor|ALU|Selector30~5_combout\);

-- Location: LCCOMB_X30_Y16_N0
\aProcessor|MuxB|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~3_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(9)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(3),
	datad => \aProcessor|IR|Q\(9),
	combout => \aProcessor|MuxB|ShiftRight0~3_combout\);

-- Location: LCCOMB_X30_Y14_N8
\aProcessor|MuxB|ShiftRight0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~0_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(6))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(6),
	datac => \aProcessor|RB|Q\(0),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|MuxB|ShiftRight0~0_combout\);

-- Location: LCCOMB_X30_Y14_N16
\aProcessor|ALU|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~0_combout\ = (\aProcessor|RA|Q\(0) & (\aProcessor|MuxB|ShiftRight0~0_combout\ $ (VCC))) # (!\aProcessor|RA|Q\(0) & (\aProcessor|MuxB|ShiftRight0~0_combout\ & VCC))
-- \aProcessor|ALU|Add1~1\ = CARRY((\aProcessor|RA|Q\(0) & \aProcessor|MuxB|ShiftRight0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(0),
	datab => \aProcessor|MuxB|ShiftRight0~0_combout\,
	datad => VCC,
	combout => \aProcessor|ALU|Add1~0_combout\,
	cout => \aProcessor|ALU|Add1~1\);

-- Location: LCCOMB_X30_Y14_N26
\aProcessor|ALU|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~10_combout\ = (\aProcessor|RA|Q\(5) & ((\aProcessor|MuxB|ShiftRight0~5_combout\ & (\aProcessor|ALU|Add1~9\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~5_combout\ & (!\aProcessor|ALU|Add1~9\)))) # (!\aProcessor|RA|Q\(5) & 
-- ((\aProcessor|MuxB|ShiftRight0~5_combout\ & (!\aProcessor|ALU|Add1~9\)) # (!\aProcessor|MuxB|ShiftRight0~5_combout\ & ((\aProcessor|ALU|Add1~9\) # (GND)))))
-- \aProcessor|ALU|Add1~11\ = CARRY((\aProcessor|RA|Q\(5) & (!\aProcessor|MuxB|ShiftRight0~5_combout\ & !\aProcessor|ALU|Add1~9\)) # (!\aProcessor|RA|Q\(5) & ((!\aProcessor|ALU|Add1~9\) # (!\aProcessor|MuxB|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(5),
	datab => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~9\,
	combout => \aProcessor|ALU|Add1~10_combout\,
	cout => \aProcessor|ALU|Add1~11\);

-- Location: LCCOMB_X34_Y15_N26
\aProcessor|ALU|Selector30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~6_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector30~5_combout\) # ((\aProcessor|ALU|Selector34~6_combout\ & \aProcessor|ALU|Add1~10_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Selector34~6_combout\ & ((\aProcessor|ALU|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector30~5_combout\,
	datad => \aProcessor|ALU|Add1~10_combout\,
	combout => \aProcessor|ALU|Selector30~6_combout\);

-- Location: LCCOMB_X34_Y15_N16
\aProcessor|ALU|Selector30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~7_combout\ = (\aProcessor|ALU|Selector30~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datad => \aProcessor|ALU|Selector30~6_combout\,
	combout => \aProcessor|ALU|Selector30~7_combout\);

-- Location: LCFF_X34_Y15_N17
\aProcessor|RZ|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector30~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(5));

-- Location: LCFF_X35_Y15_N27
\aProcessor|RY|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[5]~5_combout\,
	sdata => \aProcessor|RZ|Q\(5),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(5));

-- Location: LCFF_X28_Y12_N15
\aProcessor|RegFile|R_rtl_1_bypass[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(38));

-- Location: LCCOMB_X28_Y12_N4
\aProcessor|RegFile|Mux92~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~9_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(38))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|Mux92~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(38),
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a27\,
	combout => \aProcessor|RegFile|Mux92~9_combout\);

-- Location: LCFF_X30_Y14_N5
\aProcessor|RB|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~9_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(5));

-- Location: LCCOMB_X30_Y14_N2
\aProcessor|MuxB|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~5_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(11)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(5),
	datad => \aProcessor|IR|Q\(11),
	combout => \aProcessor|MuxB|ShiftRight0~5_combout\);

-- Location: LCCOMB_X30_Y14_N28
\aProcessor|ALU|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~12_combout\ = ((\aProcessor|RA|Q\(6) $ (\aProcessor|MuxB|ShiftRight0~6_combout\ $ (!\aProcessor|ALU|Add1~11\)))) # (GND)
-- \aProcessor|ALU|Add1~13\ = CARRY((\aProcessor|RA|Q\(6) & ((\aProcessor|MuxB|ShiftRight0~6_combout\) # (!\aProcessor|ALU|Add1~11\))) # (!\aProcessor|RA|Q\(6) & (\aProcessor|MuxB|ShiftRight0~6_combout\ & !\aProcessor|ALU|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(6),
	datab => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~11\,
	combout => \aProcessor|ALU|Add1~12_combout\,
	cout => \aProcessor|ALU|Add1~13\);

-- Location: LCCOMB_X32_Y14_N18
\aProcessor|RegFile|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~11_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(36))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|Mux60~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_0_bypass\(36),
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a25\,
	combout => \aProcessor|RegFile|Mux60~11_combout\);

-- Location: LCFF_X32_Y14_N19
\aProcessor|RA|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~11_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(7));

-- Location: LCCOMB_X34_Y13_N14
\aProcessor|ALU|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(5))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(5),
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|ALU|Selector12~6_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector29~2_combout\);

-- Location: LCCOMB_X32_Y12_N6
\aProcessor|RegFile|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~10_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(37))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(37),
	datab => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a26\,
	datac => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~10_combout\);

-- Location: LCFF_X32_Y12_N7
\aProcessor|RA|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~10_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(6));

-- Location: LCCOMB_X35_Y13_N26
\aProcessor|ALU|RZ~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~11_combout\ = (\aProcessor|RA|Q\(6) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(12)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(6),
	datab => \aProcessor|RA|Q\(6),
	datac => \aProcessor|IR|Q\(12),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~11_combout\);

-- Location: LCCOMB_X31_Y14_N12
\aProcessor|ALU|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~12_combout\ = ((\aProcessor|RA|Q\(6) $ (\aProcessor|MuxB|ShiftRight0~6_combout\ $ (\aProcessor|ALU|Add2~11\)))) # (GND)
-- \aProcessor|ALU|Add2~13\ = CARRY((\aProcessor|RA|Q\(6) & ((!\aProcessor|ALU|Add2~11\) # (!\aProcessor|MuxB|ShiftRight0~6_combout\))) # (!\aProcessor|RA|Q\(6) & (!\aProcessor|MuxB|ShiftRight0~6_combout\ & !\aProcessor|ALU|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(6),
	datab => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~11\,
	combout => \aProcessor|ALU|Add2~12_combout\,
	cout => \aProcessor|ALU|Add2~13\);

-- Location: LCCOMB_X35_Y13_N28
\aProcessor|ALU|Selector29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|RZ~11_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|RZ~11_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add2~12_combout\,
	combout => \aProcessor|ALU|Selector29~3_combout\);

-- Location: LCCOMB_X35_Y13_N10
\aProcessor|ALU|Selector29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(6) $ (((\aProcessor|MuxB|ShiftRight0~6_combout\) # (\aProcessor|ALU|Selector29~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(6),
	datac => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datad => \aProcessor|ALU|Selector29~3_combout\,
	combout => \aProcessor|ALU|Selector29~4_combout\);

-- Location: LCCOMB_X35_Y13_N8
\aProcessor|ALU|RZ~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~10_combout\ = (\aProcessor|RA|Q\(6)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(12)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(6),
	datab => \aProcessor|RA|Q\(6),
	datac => \aProcessor|IR|Q\(12),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~10_combout\);

-- Location: LCCOMB_X34_Y13_N22
\aProcessor|ALU|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|Add3~12_combout\)) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|RZ~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~12_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|RZ~10_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector29~0_combout\);

-- Location: LCCOMB_X34_Y13_N0
\aProcessor|ALU|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector29~0_combout\ & ((\aProcessor|RA|Q\(6)))) # (!\aProcessor|ALU|Selector29~0_combout\ & (\aProcessor|ALU|Add0~12_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~12_combout\,
	datab => \aProcessor|RA|Q\(6),
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector29~0_combout\,
	combout => \aProcessor|ALU|Selector29~1_combout\);

-- Location: LCCOMB_X34_Y13_N24
\aProcessor|ALU|Selector29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector29~2_combout\ & (\aProcessor|ALU|Selector29~4_combout\)) # (!\aProcessor|ALU|Selector29~2_combout\ & ((\aProcessor|ALU|Selector29~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|ALU|Selector29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector29~2_combout\,
	datac => \aProcessor|ALU|Selector29~4_combout\,
	datad => \aProcessor|ALU|Selector29~1_combout\,
	combout => \aProcessor|ALU|Selector29~5_combout\);

-- Location: LCCOMB_X34_Y15_N4
\aProcessor|ALU|Selector29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~6_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector29~5_combout\) # ((\aProcessor|ALU|Add1~12_combout\ & \aProcessor|ALU|Selector34~6_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Add1~12_combout\ & (\aProcessor|ALU|Selector34~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Add1~12_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector29~5_combout\,
	combout => \aProcessor|ALU|Selector29~6_combout\);

-- Location: LCCOMB_X34_Y15_N14
\aProcessor|ALU|Selector29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~7_combout\ = (\aProcessor|ALU|Selector29~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~6_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datac => \aProcessor|ALU|Selector29~6_combout\,
	datad => \aProcessor|ALU|Selector12~8_combout\,
	combout => \aProcessor|ALU|Selector29~7_combout\);

-- Location: LCFF_X34_Y15_N15
\aProcessor|RZ|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector29~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(6));

-- Location: LCFF_X28_Y10_N1
\aProcessor|RY|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[6]~6_combout\,
	sdata => \aProcessor|RZ|Q\(6),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(6));

-- Location: LCCOMB_X32_Y14_N14
\aProcessor|RegFile|Mux92~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~11_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(36))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(36),
	datac => \aProcessor|RegFile|Mux92~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a25\,
	combout => \aProcessor|RegFile|Mux92~11_combout\);

-- Location: LCFF_X32_Y14_N15
\aProcessor|RB|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~11_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(7));

-- Location: LCFF_X33_Y14_N19
\aProcessor|RM|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(7),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(7));

-- Location: LCCOMB_X33_Y14_N8
\Memory|RAM1|mem_bank~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~39_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(7)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~39_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(7),
	combout => \Memory|RAM1|mem_bank~39_combout\);

-- Location: LCCOMB_X33_Y14_N26
\Memory|RAM1|mem_bank~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~7_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~7_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~7_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(7),
	combout => \Memory|RAM1|mem_bank~7_combout\);

-- Location: LCCOMB_X28_Y14_N22
\aProcessor|RY|Q[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[7]~7_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~39_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~39_combout\,
	datad => \Memory|RAM1|mem_bank~7_combout\,
	combout => \aProcessor|RY|Q[7]~7_combout\);

-- Location: LCCOMB_X32_Y14_N12
\aProcessor|MuxB|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~7_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(13)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RB|Q\(7),
	datac => \aProcessor|IR|Q\(13),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|MuxB|ShiftRight0~7_combout\);

-- Location: LCCOMB_X30_Y14_N30
\aProcessor|ALU|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~14_combout\ = (\aProcessor|MuxB|ShiftRight0~7_combout\ & ((\aProcessor|RA|Q\(7) & (\aProcessor|ALU|Add1~13\ & VCC)) # (!\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add1~13\)))) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & 
-- ((\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add1~13\)) # (!\aProcessor|RA|Q\(7) & ((\aProcessor|ALU|Add1~13\) # (GND)))))
-- \aProcessor|ALU|Add1~15\ = CARRY((\aProcessor|MuxB|ShiftRight0~7_combout\ & (!\aProcessor|RA|Q\(7) & !\aProcessor|ALU|Add1~13\)) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & ((!\aProcessor|ALU|Add1~13\) # (!\aProcessor|RA|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datab => \aProcessor|RA|Q\(7),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~13\,
	combout => \aProcessor|ALU|Add1~14_combout\,
	cout => \aProcessor|ALU|Add1~15\);

-- Location: LCCOMB_X33_Y14_N6
\aProcessor|ALU|RZ~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~13_combout\ = (\aProcessor|RA|Q\(7) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(13)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(7),
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(13),
	combout => \aProcessor|ALU|RZ~13_combout\);

-- Location: LCCOMB_X31_Y14_N14
\aProcessor|ALU|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~14_combout\ = (\aProcessor|MuxB|ShiftRight0~7_combout\ & ((\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add2~13\)) # (!\aProcessor|RA|Q\(7) & ((\aProcessor|ALU|Add2~13\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & 
-- ((\aProcessor|RA|Q\(7) & (\aProcessor|ALU|Add2~13\ & VCC)) # (!\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add2~13\))))
-- \aProcessor|ALU|Add2~15\ = CARRY((\aProcessor|MuxB|ShiftRight0~7_combout\ & ((!\aProcessor|ALU|Add2~13\) # (!\aProcessor|RA|Q\(7)))) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & (!\aProcessor|RA|Q\(7) & !\aProcessor|ALU|Add2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datab => \aProcessor|RA|Q\(7),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~13\,
	combout => \aProcessor|ALU|Add2~14_combout\,
	cout => \aProcessor|ALU|Add2~15\);

-- Location: LCCOMB_X34_Y14_N8
\aProcessor|ALU|Selector28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|RZ~13_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(2))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (((!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & \aProcessor|ALU|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|ALU|RZ~13_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|ALU|Add2~14_combout\,
	combout => \aProcessor|ALU|Selector28~3_combout\);

-- Location: LCCOMB_X34_Y15_N2
\aProcessor|ALU|Selector28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(7) $ (((\aProcessor|MuxB|ShiftRight0~7_combout\) # (\aProcessor|ALU|Selector28~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datac => \aProcessor|RA|Q\(7),
	datad => \aProcessor|ALU|Selector28~3_combout\,
	combout => \aProcessor|ALU|Selector28~4_combout\);

-- Location: LCCOMB_X33_Y14_N22
\aProcessor|ALU|RZ~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~12_combout\ = (\aProcessor|RA|Q\(7)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(13)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(7),
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(13),
	combout => \aProcessor|ALU|RZ~12_combout\);

-- Location: LCCOMB_X33_Y12_N14
\aProcessor|ALU|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~14_combout\ = (\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add0~13\)) # (!\aProcessor|RA|Q\(7) & ((\aProcessor|ALU|Add0~13\) # (GND)))
-- \aProcessor|ALU|Add0~15\ = CARRY((!\aProcessor|ALU|Add0~13\) # (!\aProcessor|RA|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(7),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~13\,
	combout => \aProcessor|ALU|Add0~14_combout\,
	cout => \aProcessor|ALU|Add0~15\);

-- Location: LCCOMB_X33_Y14_N28
\aProcessor|ALU|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Add0~14_combout\) # (\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & (\aProcessor|ALU|RZ~12_combout\ & 
-- ((!\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|RZ~12_combout\,
	datac => \aProcessor|ALU|Add0~14_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector28~0_combout\);

-- Location: LCCOMB_X33_Y14_N30
\aProcessor|ALU|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~1_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector28~0_combout\ & ((\aProcessor|RA|Q\(7)))) # (!\aProcessor|ALU|Selector28~0_combout\ & (\aProcessor|ALU|Add3~14_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (((\aProcessor|ALU|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~14_combout\,
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Selector28~0_combout\,
	combout => \aProcessor|ALU|Selector28~1_combout\);

-- Location: LCCOMB_X33_Y14_N0
\aProcessor|ALU|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\) # (\aProcessor|ALU|Selector28~1_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(8) & 
-- (!\aProcessor|ALU|Selector12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector28~1_combout\,
	combout => \aProcessor|ALU|Selector28~2_combout\);

-- Location: LCCOMB_X34_Y15_N0
\aProcessor|ALU|Selector28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~5_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector28~2_combout\ & ((\aProcessor|ALU|Selector28~4_combout\))) # (!\aProcessor|ALU|Selector28~2_combout\ & (\aProcessor|RA|Q\(6))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(6),
	datab => \aProcessor|ALU|Selector28~4_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector28~2_combout\,
	combout => \aProcessor|ALU|Selector28~5_combout\);

-- Location: LCCOMB_X34_Y15_N10
\aProcessor|ALU|Selector28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~6_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector28~5_combout\) # ((\aProcessor|ALU|Add1~14_combout\ & \aProcessor|ALU|Selector34~6_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Add1~14_combout\ & (\aProcessor|ALU|Selector34~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Add1~14_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector28~5_combout\,
	combout => \aProcessor|ALU|Selector28~6_combout\);

-- Location: LCCOMB_X34_Y15_N12
\aProcessor|ALU|Selector28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~7_combout\ = (\aProcessor|ALU|Selector28~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datad => \aProcessor|ALU|Selector28~6_combout\,
	combout => \aProcessor|ALU|Selector28~7_combout\);

-- Location: LCFF_X34_Y15_N13
\aProcessor|RZ|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector28~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(7));

-- Location: LCFF_X28_Y14_N23
\aProcessor|RY|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[7]~7_combout\,
	sdata => \aProcessor|RZ|Q\(7),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(7));

-- Location: LCCOMB_X30_Y11_N28
\aProcessor|RegFile|Mux92~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~12_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(35))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(35),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a24\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~12_combout\);

-- Location: LCFF_X30_Y11_N29
\aProcessor|RB|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~12_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(8));

-- Location: LCCOMB_X35_Y14_N28
\aProcessor|RM|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[8]~feeder_combout\ = \aProcessor|RB|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RB|Q\(8),
	combout => \aProcessor|RM|Q[8]~feeder_combout\);

-- Location: LCFF_X35_Y14_N29
\aProcessor|RM|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[8]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(8));

-- Location: LCCOMB_X35_Y14_N14
\Memory|RAM1|mem_bank~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~40_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(8)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~40_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(8),
	combout => \Memory|RAM1|mem_bank~40_combout\);

-- Location: LCCOMB_X35_Y14_N12
\aProcessor|RY|Q[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[8]~8_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~40_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~8_combout\,
	datab => \Memory|RAM1|mem_bank~40_combout\,
	datad => \aProcessor|InstAddGen|PC\(0),
	combout => \aProcessor|RY|Q[8]~8_combout\);

-- Location: LCCOMB_X30_Y11_N6
\aProcessor|MuxB|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~8_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(14))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(14),
	datad => \aProcessor|RB|Q\(8),
	combout => \aProcessor|MuxB|ShiftRight0~8_combout\);

-- Location: LCCOMB_X30_Y11_N30
\aProcessor|RegFile|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~12_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(35)))) # (!\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a24\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(35),
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~12_combout\);

-- Location: LCFF_X31_Y11_N13
\aProcessor|RA|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~12_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(8));

-- Location: LCCOMB_X30_Y13_N0
\aProcessor|ALU|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~16_combout\ = ((\aProcessor|MuxB|ShiftRight0~8_combout\ $ (\aProcessor|RA|Q\(8) $ (!\aProcessor|ALU|Add1~15\)))) # (GND)
-- \aProcessor|ALU|Add1~17\ = CARRY((\aProcessor|MuxB|ShiftRight0~8_combout\ & ((\aProcessor|RA|Q\(8)) # (!\aProcessor|ALU|Add1~15\))) # (!\aProcessor|MuxB|ShiftRight0~8_combout\ & (\aProcessor|RA|Q\(8) & !\aProcessor|ALU|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datab => \aProcessor|RA|Q\(8),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~15\,
	combout => \aProcessor|ALU|Add1~16_combout\,
	cout => \aProcessor|ALU|Add1~17\);

-- Location: LCCOMB_X35_Y13_N18
\aProcessor|ALU|RZ~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~15_combout\ = (\aProcessor|RA|Q\(8) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(14)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(8),
	datac => \aProcessor|RB|Q\(8),
	datad => \aProcessor|IR|Q\(14),
	combout => \aProcessor|ALU|RZ~15_combout\);

-- Location: LCCOMB_X31_Y14_N16
\aProcessor|ALU|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~16_combout\ = ((\aProcessor|RA|Q\(8) $ (\aProcessor|MuxB|ShiftRight0~8_combout\ $ (\aProcessor|ALU|Add2~15\)))) # (GND)
-- \aProcessor|ALU|Add2~17\ = CARRY((\aProcessor|RA|Q\(8) & ((!\aProcessor|ALU|Add2~15\) # (!\aProcessor|MuxB|ShiftRight0~8_combout\))) # (!\aProcessor|RA|Q\(8) & (!\aProcessor|MuxB|ShiftRight0~8_combout\ & !\aProcessor|ALU|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datab => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~15\,
	combout => \aProcessor|ALU|Add2~16_combout\,
	cout => \aProcessor|ALU|Add2~17\);

-- Location: LCCOMB_X35_Y13_N0
\aProcessor|ALU|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|RZ~15_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|RZ~15_combout\,
	datac => \aProcessor|ALU|Add2~16_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector27~3_combout\);

-- Location: LCCOMB_X35_Y13_N14
\aProcessor|ALU|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(8) $ (((\aProcessor|MuxB|ShiftRight0~8_combout\) # (\aProcessor|ALU|Selector27~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(8),
	datac => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datad => \aProcessor|ALU|Selector27~3_combout\,
	combout => \aProcessor|ALU|Selector27~4_combout\);

-- Location: LCCOMB_X34_Y13_N30
\aProcessor|ALU|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(7)))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|ALU|Selector12~6_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector27~2_combout\);

-- Location: LCCOMB_X35_Y13_N4
\aProcessor|ALU|RZ~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~14_combout\ = (\aProcessor|RA|Q\(8)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(14)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(8),
	datac => \aProcessor|RB|Q\(8),
	datad => \aProcessor|IR|Q\(14),
	combout => \aProcessor|ALU|RZ~14_combout\);

-- Location: LCCOMB_X35_Y13_N22
\aProcessor|ALU|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|Add3~16_combout\)) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|RZ~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~16_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|RZ~14_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector27~0_combout\);

-- Location: LCCOMB_X35_Y13_N12
\aProcessor|ALU|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector27~0_combout\ & ((\aProcessor|RA|Q\(8)))) # (!\aProcessor|ALU|Selector27~0_combout\ & (\aProcessor|ALU|Add0~16_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~16_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|RA|Q\(8),
	datad => \aProcessor|ALU|Selector27~0_combout\,
	combout => \aProcessor|ALU|Selector27~1_combout\);

-- Location: LCCOMB_X35_Y13_N20
\aProcessor|ALU|Selector27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector27~2_combout\ & (\aProcessor|ALU|Selector27~4_combout\)) # (!\aProcessor|ALU|Selector27~2_combout\ & ((\aProcessor|ALU|Selector27~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector27~4_combout\,
	datac => \aProcessor|ALU|Selector27~2_combout\,
	datad => \aProcessor|ALU|Selector27~1_combout\,
	combout => \aProcessor|ALU|Selector27~5_combout\);

-- Location: LCCOMB_X34_Y15_N28
\aProcessor|ALU|Selector27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~6_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector27~5_combout\) # ((\aProcessor|ALU|Add1~16_combout\ & \aProcessor|ALU|Selector34~6_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Add1~16_combout\ & (\aProcessor|ALU|Selector34~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Add1~16_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector27~5_combout\,
	combout => \aProcessor|ALU|Selector27~6_combout\);

-- Location: LCCOMB_X34_Y15_N22
\aProcessor|ALU|Selector27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~7_combout\ = (\aProcessor|ALU|Selector27~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datad => \aProcessor|ALU|Selector27~6_combout\,
	combout => \aProcessor|ALU|Selector27~7_combout\);

-- Location: LCFF_X34_Y15_N23
\aProcessor|RZ|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector27~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(8));

-- Location: LCFF_X35_Y14_N13
\aProcessor|RY|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[8]~8_combout\,
	sdata => \aProcessor|RZ|Q\(8),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(8));

-- Location: LCCOMB_X27_Y12_N2
\aProcessor|RegFile|Mux92~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~13_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(34))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(34),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a23\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~13_combout\);

-- Location: LCFF_X28_Y13_N21
\aProcessor|RB|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~13_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(9));

-- Location: LCCOMB_X35_Y14_N26
\aProcessor|RM|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[9]~feeder_combout\ = \aProcessor|RB|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(9),
	combout => \aProcessor|RM|Q[9]~feeder_combout\);

-- Location: LCFF_X35_Y14_N27
\aProcessor|RM|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[9]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(9));

-- Location: LCCOMB_X35_Y14_N30
\Memory|RAM1|mem_bank~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~41_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(9)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~41_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(9),
	combout => \Memory|RAM1|mem_bank~41_combout\);

-- Location: LCCOMB_X35_Y14_N18
\aProcessor|RY|Q[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[9]~9_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~41_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~9_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~41_combout\,
	combout => \aProcessor|RY|Q[9]~9_combout\);

-- Location: LCCOMB_X27_Y13_N16
\aProcessor|MuxB|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~9_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(15))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(15),
	datad => \aProcessor|RB|Q\(9),
	combout => \aProcessor|MuxB|ShiftRight0~9_combout\);

-- Location: LCCOMB_X30_Y13_N2
\aProcessor|ALU|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~18_combout\ = (\aProcessor|RA|Q\(9) & ((\aProcessor|MuxB|ShiftRight0~9_combout\ & (\aProcessor|ALU|Add1~17\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~9_combout\ & (!\aProcessor|ALU|Add1~17\)))) # (!\aProcessor|RA|Q\(9) & 
-- ((\aProcessor|MuxB|ShiftRight0~9_combout\ & (!\aProcessor|ALU|Add1~17\)) # (!\aProcessor|MuxB|ShiftRight0~9_combout\ & ((\aProcessor|ALU|Add1~17\) # (GND)))))
-- \aProcessor|ALU|Add1~19\ = CARRY((\aProcessor|RA|Q\(9) & (!\aProcessor|MuxB|ShiftRight0~9_combout\ & !\aProcessor|ALU|Add1~17\)) # (!\aProcessor|RA|Q\(9) & ((!\aProcessor|ALU|Add1~17\) # (!\aProcessor|MuxB|ShiftRight0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|MuxB|ShiftRight0~9_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~17\,
	combout => \aProcessor|ALU|Add1~18_combout\,
	cout => \aProcessor|ALU|Add1~19\);

-- Location: LCCOMB_X34_Y14_N30
\aProcessor|ALU|RZ~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~17_combout\ = \aProcessor|RA|Q\(9) $ (((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(15))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|IR|Q\(15),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(9),
	combout => \aProcessor|ALU|RZ~17_combout\);

-- Location: LCCOMB_X31_Y14_N18
\aProcessor|ALU|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~18_combout\ = (\aProcessor|RA|Q\(9) & ((\aProcessor|MuxB|ShiftRight0~9_combout\ & (!\aProcessor|ALU|Add2~17\)) # (!\aProcessor|MuxB|ShiftRight0~9_combout\ & (\aProcessor|ALU|Add2~17\ & VCC)))) # (!\aProcessor|RA|Q\(9) & 
-- ((\aProcessor|MuxB|ShiftRight0~9_combout\ & ((\aProcessor|ALU|Add2~17\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~9_combout\ & (!\aProcessor|ALU|Add2~17\))))
-- \aProcessor|ALU|Add2~19\ = CARRY((\aProcessor|RA|Q\(9) & (\aProcessor|MuxB|ShiftRight0~9_combout\ & !\aProcessor|ALU|Add2~17\)) # (!\aProcessor|RA|Q\(9) & ((\aProcessor|MuxB|ShiftRight0~9_combout\) # (!\aProcessor|ALU|Add2~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|MuxB|ShiftRight0~9_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~17\,
	combout => \aProcessor|ALU|Add2~18_combout\,
	cout => \aProcessor|ALU|Add2~19\);

-- Location: LCCOMB_X34_Y14_N16
\aProcessor|ALU|Selector26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(2))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (\aProcessor|ALU|RZ~17_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add2~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|ALU|RZ~17_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|ALU|Add2~18_combout\,
	combout => \aProcessor|ALU|Selector26~3_combout\);

-- Location: LCCOMB_X34_Y14_N14
\aProcessor|ALU|Selector26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~4_combout\ = (\aProcessor|RA|Q\(9) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (!\aProcessor|ALU|Selector26~3_combout\ & \aProcessor|MuxB|ShiftRight0~9_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|RA|Q\(9) & (((\aProcessor|ALU|Selector26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~9_combout\,
	combout => \aProcessor|ALU|Selector26~4_combout\);

-- Location: LCCOMB_X31_Y11_N18
\aProcessor|ALU|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~18_combout\ = (\aProcessor|RA|Q\(9) & ((\aProcessor|ALU|Add3~17\) # (GND))) # (!\aProcessor|RA|Q\(9) & (!\aProcessor|ALU|Add3~17\))
-- \aProcessor|ALU|Add3~19\ = CARRY((\aProcessor|RA|Q\(9)) # (!\aProcessor|ALU|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~17\,
	combout => \aProcessor|ALU|Add3~18_combout\,
	cout => \aProcessor|ALU|Add3~19\);

-- Location: LCCOMB_X34_Y14_N18
\aProcessor|ALU|RZ~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~16_combout\ = (\aProcessor|RA|Q\(9)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(15))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|IR|Q\(15),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(9),
	combout => \aProcessor|ALU|RZ~16_combout\);

-- Location: LCCOMB_X32_Y11_N16
\aProcessor|RegFile|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~13_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(34))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux60~3_combout\,
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(34),
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a23\,
	combout => \aProcessor|RegFile|Mux60~13_combout\);

-- Location: LCFF_X32_Y11_N17
\aProcessor|RA|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~13_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(9));

-- Location: LCCOMB_X33_Y12_N18
\aProcessor|ALU|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~18_combout\ = (\aProcessor|RA|Q\(9) & (!\aProcessor|ALU|Add0~17\)) # (!\aProcessor|RA|Q\(9) & ((\aProcessor|ALU|Add0~17\) # (GND)))
-- \aProcessor|ALU|Add0~19\ = CARRY((!\aProcessor|ALU|Add0~17\) # (!\aProcessor|RA|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(9),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~17\,
	combout => \aProcessor|ALU|Add0~18_combout\,
	cout => \aProcessor|ALU|Add0~19\);

-- Location: LCCOMB_X34_Y14_N12
\aProcessor|ALU|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Add0~18_combout\) # (\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & (\aProcessor|ALU|RZ~16_combout\ & 
-- ((!\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|RZ~16_combout\,
	datac => \aProcessor|ALU|Add0~18_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector26~0_combout\);

-- Location: LCCOMB_X34_Y14_N6
\aProcessor|ALU|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~1_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|RA|Q\(9))) # (!\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Add3~18_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (((\aProcessor|ALU|Selector26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|ALU|Add3~18_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Selector26~0_combout\,
	combout => \aProcessor|ALU|Selector26~1_combout\);

-- Location: LCCOMB_X34_Y14_N0
\aProcessor|ALU|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\) # (\aProcessor|ALU|Selector26~1_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(10) & 
-- (!\aProcessor|ALU|Selector12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector26~1_combout\,
	combout => \aProcessor|ALU|Selector26~2_combout\);

-- Location: LCCOMB_X34_Y14_N28
\aProcessor|ALU|Selector26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~5_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~4_combout\))) # (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|RA|Q\(8))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector26~2_combout\,
	combout => \aProcessor|ALU|Selector26~5_combout\);

-- Location: LCCOMB_X34_Y14_N22
\aProcessor|ALU|Selector26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~6_combout\ = (\aProcessor|ALU|Selector34~6_combout\ & ((\aProcessor|ALU|Add1~18_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector26~5_combout\)))) # (!\aProcessor|ALU|Selector34~6_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~6_combout\,
	datab => \aProcessor|ALU|Add1~18_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector26~5_combout\,
	combout => \aProcessor|ALU|Selector26~6_combout\);

-- Location: LCCOMB_X34_Y14_N20
\aProcessor|ALU|Selector26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~7_combout\ = (\aProcessor|ALU|Selector26~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~9_combout\,
	datad => \aProcessor|ALU|Selector26~6_combout\,
	combout => \aProcessor|ALU|Selector26~7_combout\);

-- Location: LCFF_X34_Y14_N21
\aProcessor|RZ|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector26~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(9));

-- Location: LCFF_X35_Y14_N19
\aProcessor|RY|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[9]~9_combout\,
	sdata => \aProcessor|RZ|Q\(9),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(9));

-- Location: LCCOMB_X27_Y12_N0
\aProcessor|RegFile|Mux92~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~14_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(33))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0_bypass\(33),
	datab => \aProcessor|RegFile|Mux92~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a22\,
	combout => \aProcessor|RegFile|Mux92~14_combout\);

-- Location: LCFF_X30_Y13_N21
\aProcessor|RB|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~14_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(10));

-- Location: LCCOMB_X27_Y10_N26
\aProcessor|RM|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[10]~feeder_combout\ = \aProcessor|RB|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(10),
	combout => \aProcessor|RM|Q[10]~feeder_combout\);

-- Location: LCFF_X27_Y10_N27
\aProcessor|RM|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[10]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(10));

-- Location: LCCOMB_X27_Y10_N22
\Memory|RAM1|mem_bank~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~42_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(10)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~42_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(10),
	combout => \Memory|RAM1|mem_bank~42_combout\);

-- Location: LCCOMB_X27_Y10_N30
\aProcessor|RY|Q[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[10]~10_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~42_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~10_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~42_combout\,
	combout => \aProcessor|RY|Q[10]~10_combout\);

-- Location: LCFF_X27_Y11_N9
\aProcessor|RegFile|R_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(33));

-- Location: LCCOMB_X27_Y11_N18
\aProcessor|RegFile|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~14_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0_bypass\(33)))) # (!\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a22\,
	datac => \aProcessor|RegFile|R_rtl_0_bypass\(33),
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~14_combout\);

-- Location: LCFF_X32_Y13_N5
\aProcessor|RA|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~14_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(10));

-- Location: LCCOMB_X30_Y13_N4
\aProcessor|ALU|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~20_combout\ = ((\aProcessor|MuxB|ShiftRight0~10_combout\ $ (\aProcessor|RA|Q\(10) $ (!\aProcessor|ALU|Add1~19\)))) # (GND)
-- \aProcessor|ALU|Add1~21\ = CARRY((\aProcessor|MuxB|ShiftRight0~10_combout\ & ((\aProcessor|RA|Q\(10)) # (!\aProcessor|ALU|Add1~19\))) # (!\aProcessor|MuxB|ShiftRight0~10_combout\ & (\aProcessor|RA|Q\(10) & !\aProcessor|ALU|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~10_combout\,
	datab => \aProcessor|RA|Q\(10),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~19\,
	combout => \aProcessor|ALU|Add1~20_combout\,
	cout => \aProcessor|ALU|Add1~21\);

-- Location: LCCOMB_X32_Y11_N2
\aProcessor|RegFile|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~15_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(32))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0_bypass\(32),
	datab => \aProcessor|RegFile|Mux60~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a21\,
	combout => \aProcessor|RegFile|Mux60~15_combout\);

-- Location: LCFF_X32_Y11_N3
\aProcessor|RA|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~15_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(11));

-- Location: LCCOMB_X34_Y13_N26
\aProcessor|ALU|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(9)))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(11),
	datac => \aProcessor|RA|Q\(9),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector25~2_combout\);

-- Location: LCCOMB_X29_Y13_N0
\aProcessor|MuxB|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~10_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(16))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(16),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(10),
	combout => \aProcessor|MuxB|ShiftRight0~10_combout\);

-- Location: LCCOMB_X34_Y13_N8
\aProcessor|ALU|RZ~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~19_combout\ = (\aProcessor|RA|Q\(10) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(16))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(16),
	datab => \aProcessor|RB|Q\(10),
	datac => \aProcessor|RA|Q\(10),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~19_combout\);

-- Location: LCCOMB_X31_Y14_N20
\aProcessor|ALU|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~20_combout\ = ((\aProcessor|RA|Q\(10) $ (\aProcessor|MuxB|ShiftRight0~10_combout\ $ (\aProcessor|ALU|Add2~19\)))) # (GND)
-- \aProcessor|ALU|Add2~21\ = CARRY((\aProcessor|RA|Q\(10) & ((!\aProcessor|ALU|Add2~19\) # (!\aProcessor|MuxB|ShiftRight0~10_combout\))) # (!\aProcessor|RA|Q\(10) & (!\aProcessor|MuxB|ShiftRight0~10_combout\ & !\aProcessor|ALU|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datab => \aProcessor|MuxB|ShiftRight0~10_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~19\,
	combout => \aProcessor|ALU|Add2~20_combout\,
	cout => \aProcessor|ALU|Add2~21\);

-- Location: LCCOMB_X34_Y13_N18
\aProcessor|ALU|Selector25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|RZ~19_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|RZ~19_combout\,
	datac => \aProcessor|ALU|Add2~20_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector25~3_combout\);

-- Location: LCCOMB_X34_Y13_N20
\aProcessor|ALU|Selector25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(10) $ (((\aProcessor|MuxB|ShiftRight0~10_combout\) # (\aProcessor|ALU|Selector25~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(10),
	datac => \aProcessor|MuxB|ShiftRight0~10_combout\,
	datad => \aProcessor|ALU|Selector25~3_combout\,
	combout => \aProcessor|ALU|Selector25~4_combout\);

-- Location: LCCOMB_X33_Y12_N20
\aProcessor|ALU|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~20_combout\ = (\aProcessor|RA|Q\(10) & (\aProcessor|ALU|Add0~19\ $ (GND))) # (!\aProcessor|RA|Q\(10) & (!\aProcessor|ALU|Add0~19\ & VCC))
-- \aProcessor|ALU|Add0~21\ = CARRY((\aProcessor|RA|Q\(10) & !\aProcessor|ALU|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(10),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~19\,
	combout => \aProcessor|ALU|Add0~20_combout\,
	cout => \aProcessor|ALU|Add0~21\);

-- Location: LCCOMB_X34_Y13_N16
\aProcessor|ALU|RZ~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~18_combout\ = (\aProcessor|RA|Q\(10)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(16))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(16),
	datab => \aProcessor|RB|Q\(10),
	datac => \aProcessor|RA|Q\(10),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~18_combout\);

-- Location: LCCOMB_X34_Y13_N6
\aProcessor|ALU|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|Add3~20_combout\)) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|RZ~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~20_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|RZ~18_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector25~0_combout\);

-- Location: LCCOMB_X34_Y13_N28
\aProcessor|ALU|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector25~0_combout\ & (\aProcessor|RA|Q\(10))) # (!\aProcessor|ALU|Selector25~0_combout\ & ((\aProcessor|ALU|Add0~20_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add0~20_combout\,
	datad => \aProcessor|ALU|Selector25~0_combout\,
	combout => \aProcessor|ALU|Selector25~1_combout\);

-- Location: LCCOMB_X34_Y13_N2
\aProcessor|ALU|Selector25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector25~2_combout\ & (\aProcessor|ALU|Selector25~4_combout\)) # (!\aProcessor|ALU|Selector25~2_combout\ & ((\aProcessor|ALU|Selector25~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|ALU|Selector25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector25~2_combout\,
	datac => \aProcessor|ALU|Selector25~4_combout\,
	datad => \aProcessor|ALU|Selector25~1_combout\,
	combout => \aProcessor|ALU|Selector25~5_combout\);

-- Location: LCCOMB_X34_Y13_N4
\aProcessor|ALU|Selector25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~6_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector25~5_combout\) # ((\aProcessor|ALU|Selector34~6_combout\ & \aProcessor|ALU|Add1~20_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Selector34~6_combout\ & (\aProcessor|ALU|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Add1~20_combout\,
	datad => \aProcessor|ALU|Selector25~5_combout\,
	combout => \aProcessor|ALU|Selector25~6_combout\);

-- Location: LCCOMB_X34_Y13_N12
\aProcessor|ALU|Selector25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~7_combout\ = (\aProcessor|ALU|Selector25~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~10_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~10_combout\,
	datac => \aProcessor|ALU|Selector25~6_combout\,
	datad => \aProcessor|ALU|Selector12~8_combout\,
	combout => \aProcessor|ALU|Selector25~7_combout\);

-- Location: LCFF_X34_Y13_N13
\aProcessor|RZ|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector25~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(10));

-- Location: LCFF_X27_Y10_N31
\aProcessor|RY|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[10]~10_combout\,
	sdata => \aProcessor|RZ|Q\(10),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(10));

-- Location: LCCOMB_X32_Y16_N10
\aProcessor|RegFile|Mux92~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~15_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(32))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(32),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a21\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~15_combout\);

-- Location: LCFF_X32_Y16_N11
\aProcessor|RB|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~15_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(11));

-- Location: LCCOMB_X35_Y11_N26
\aProcessor|RM|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[11]~feeder_combout\ = \aProcessor|RB|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(11),
	combout => \aProcessor|RM|Q[11]~feeder_combout\);

-- Location: LCFF_X35_Y11_N27
\aProcessor|RM|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[11]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(11));

-- Location: LCCOMB_X35_Y11_N6
\Memory|RAM1|mem_bank~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~43_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(11)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~43_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(11),
	combout => \Memory|RAM1|mem_bank~43_combout\);

-- Location: LCCOMB_X35_Y11_N0
\aProcessor|RY|Q[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[11]~11_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~43_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~11_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~43_combout\,
	combout => \aProcessor|RY|Q[11]~11_combout\);

-- Location: LCCOMB_X32_Y16_N8
\aProcessor|MuxB|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~11_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(17))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(17),
	datad => \aProcessor|RB|Q\(11),
	combout => \aProcessor|MuxB|ShiftRight0~11_combout\);

-- Location: LCCOMB_X33_Y16_N24
\aProcessor|ALU|Selector24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~5_combout\ = (\aProcessor|RA|Q\(11) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & \aProcessor|MuxB|ShiftRight0~11_combout\)) # (!\aProcessor|RA|Q\(11) & (\aProcessor|CSG|SelectSignals|ALU_Op\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|MuxB|ShiftRight0~11_combout\,
	combout => \aProcessor|ALU|Selector24~5_combout\);

-- Location: LCCOMB_X33_Y16_N8
\aProcessor|ALU|Selector24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~7_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector24~6_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector24~6_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector24~7_combout\);

-- Location: LCCOMB_X31_Y14_N22
\aProcessor|ALU|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~22_combout\ = (\aProcessor|RA|Q\(11) & ((\aProcessor|MuxB|ShiftRight0~11_combout\ & (!\aProcessor|ALU|Add2~21\)) # (!\aProcessor|MuxB|ShiftRight0~11_combout\ & (\aProcessor|ALU|Add2~21\ & VCC)))) # (!\aProcessor|RA|Q\(11) & 
-- ((\aProcessor|MuxB|ShiftRight0~11_combout\ & ((\aProcessor|ALU|Add2~21\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~11_combout\ & (!\aProcessor|ALU|Add2~21\))))
-- \aProcessor|ALU|Add2~23\ = CARRY((\aProcessor|RA|Q\(11) & (\aProcessor|MuxB|ShiftRight0~11_combout\ & !\aProcessor|ALU|Add2~21\)) # (!\aProcessor|RA|Q\(11) & ((\aProcessor|MuxB|ShiftRight0~11_combout\) # (!\aProcessor|ALU|Add2~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datab => \aProcessor|MuxB|ShiftRight0~11_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~21\,
	combout => \aProcessor|ALU|Add2~22_combout\,
	cout => \aProcessor|ALU|Add2~23\);

-- Location: LCCOMB_X32_Y16_N22
\aProcessor|ALU|Selector24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~8_combout\ = (\aProcessor|ALU|Selector24~7_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (!\aProcessor|ALU|Selector24~5_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add2~22_combout\))))) 
-- # (!\aProcessor|ALU|Selector24~7_combout\ & (((\aProcessor|ALU|Selector24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|Selector24~5_combout\,
	datac => \aProcessor|ALU|Selector24~7_combout\,
	datad => \aProcessor|ALU|Add2~22_combout\,
	combout => \aProcessor|ALU|Selector24~8_combout\);

-- Location: LCCOMB_X33_Y16_N4
\aProcessor|ALU|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~0_combout\ = (\aProcessor|RA|Q\(11)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(17)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datab => \aProcessor|RB|Q\(11),
	datac => \aProcessor|IR|Q\(17),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector24~0_combout\);

-- Location: LCCOMB_X33_Y16_N26
\aProcessor|ALU|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~1_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & (((\aProcessor|RA|Q\(11))) # (!\aProcessor|ALU|Selector12~5_combout\))) # (!\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector12~5_combout\) # 
-- ((\aProcessor|ALU|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~4_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector24~0_combout\,
	datad => \aProcessor|RA|Q\(11),
	combout => \aProcessor|ALU|Selector24~1_combout\);

-- Location: LCCOMB_X31_Y11_N22
\aProcessor|ALU|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~22_combout\ = (\aProcessor|RA|Q\(11) & ((\aProcessor|ALU|Add3~21\) # (GND))) # (!\aProcessor|RA|Q\(11) & (!\aProcessor|ALU|Add3~21\))
-- \aProcessor|ALU|Add3~23\ = CARRY((\aProcessor|RA|Q\(11)) # (!\aProcessor|ALU|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~21\,
	combout => \aProcessor|ALU|Add3~22_combout\,
	cout => \aProcessor|ALU|Add3~23\);

-- Location: LCCOMB_X33_Y12_N22
\aProcessor|ALU|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~22_combout\ = (\aProcessor|RA|Q\(11) & (!\aProcessor|ALU|Add0~21\)) # (!\aProcessor|RA|Q\(11) & ((\aProcessor|ALU|Add0~21\) # (GND)))
-- \aProcessor|ALU|Add0~23\ = CARRY((!\aProcessor|ALU|Add0~21\) # (!\aProcessor|RA|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~21\,
	combout => \aProcessor|ALU|Add0~22_combout\,
	cout => \aProcessor|ALU|Add0~23\);

-- Location: LCCOMB_X32_Y16_N6
\aProcessor|ALU|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~2_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\) # ((\aProcessor|ALU|Add0~22_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Add3~22_combout\)) # 
-- (!\aProcessor|ALU|Selector12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|Selector12~4_combout\,
	datac => \aProcessor|ALU|Add3~22_combout\,
	datad => \aProcessor|ALU|Add0~22_combout\,
	combout => \aProcessor|ALU|Selector24~2_combout\);

-- Location: LCCOMB_X33_Y16_N28
\aProcessor|ALU|Selector24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~3_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(12) & !\aProcessor|ALU|Selector12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|RA|Q\(12),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector24~3_combout\);

-- Location: LCCOMB_X33_Y16_N2
\aProcessor|ALU|Selector24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~4_combout\ = (\aProcessor|ALU|Selector24~3_combout\) # ((\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|ALU|Selector24~1_combout\ & \aProcessor|ALU|Selector24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector24~1_combout\,
	datac => \aProcessor|ALU|Selector24~2_combout\,
	datad => \aProcessor|ALU|Selector24~3_combout\,
	combout => \aProcessor|ALU|Selector24~4_combout\);

-- Location: LCCOMB_X33_Y16_N6
\aProcessor|ALU|Selector24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~9_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector24~4_combout\ & ((\aProcessor|ALU|Selector24~8_combout\))) # (!\aProcessor|ALU|Selector24~4_combout\ & (\aProcessor|RA|Q\(10))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datab => \aProcessor|ALU|Selector24~8_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector24~4_combout\,
	combout => \aProcessor|ALU|Selector24~9_combout\);

-- Location: LCCOMB_X33_Y16_N12
\aProcessor|ALU|Selector24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~10_combout\ = (\aProcessor|ALU|Add1~22_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector24~9_combout\)))) # (!\aProcessor|ALU|Add1~22_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~22_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector24~9_combout\,
	combout => \aProcessor|ALU|Selector24~10_combout\);

-- Location: LCCOMB_X33_Y16_N16
\aProcessor|ALU|Selector24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~11_combout\ = (\aProcessor|ALU|Selector24~10_combout\) # ((\aProcessor|MuxB|ShiftRight0~11_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~11_combout\,
	datac => \aProcessor|ALU|Selector12~8_combout\,
	datad => \aProcessor|ALU|Selector24~10_combout\,
	combout => \aProcessor|ALU|Selector24~11_combout\);

-- Location: LCFF_X33_Y16_N17
\aProcessor|RZ|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector24~11_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(11));

-- Location: LCFF_X35_Y11_N1
\aProcessor|RY|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[11]~11_combout\,
	sdata => \aProcessor|RZ|Q\(11),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(11));

-- Location: LCCOMB_X32_Y10_N30
\aProcessor|RegFile|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~16_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(31)))) # (!\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|Mux60~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a20\,
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(31),
	combout => \aProcessor|RegFile|Mux60~16_combout\);

-- Location: LCFF_X32_Y10_N31
\aProcessor|RA|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~16_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(12));

-- Location: LCCOMB_X32_Y14_N2
\aProcessor|ALU|RZ~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~21_combout\ = (\aProcessor|RA|Q\(12) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(18)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(12),
	datab => \aProcessor|RA|Q\(12),
	datac => \aProcessor|IR|Q\(18),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~21_combout\);

-- Location: LCCOMB_X31_Y14_N24
\aProcessor|ALU|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~24_combout\ = ((\aProcessor|MuxB|ShiftRight0~12_combout\ $ (\aProcessor|RA|Q\(12) $ (\aProcessor|ALU|Add2~23\)))) # (GND)
-- \aProcessor|ALU|Add2~25\ = CARRY((\aProcessor|MuxB|ShiftRight0~12_combout\ & (\aProcessor|RA|Q\(12) & !\aProcessor|ALU|Add2~23\)) # (!\aProcessor|MuxB|ShiftRight0~12_combout\ & ((\aProcessor|RA|Q\(12)) # (!\aProcessor|ALU|Add2~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datab => \aProcessor|RA|Q\(12),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~23\,
	combout => \aProcessor|ALU|Add2~24_combout\,
	cout => \aProcessor|ALU|Add2~25\);

-- Location: LCCOMB_X32_Y14_N20
\aProcessor|ALU|Selector23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|RZ~21_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|RZ~21_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add2~24_combout\,
	combout => \aProcessor|ALU|Selector23~3_combout\);

-- Location: LCCOMB_X32_Y14_N26
\aProcessor|ALU|Selector23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(12) $ (((\aProcessor|MuxB|ShiftRight0~12_combout\) # (\aProcessor|ALU|Selector23~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(12),
	datac => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datad => \aProcessor|ALU|Selector23~3_combout\,
	combout => \aProcessor|ALU|Selector23~4_combout\);

-- Location: LCCOMB_X33_Y12_N24
\aProcessor|ALU|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~24_combout\ = (\aProcessor|RA|Q\(12) & (\aProcessor|ALU|Add0~23\ $ (GND))) # (!\aProcessor|RA|Q\(12) & (!\aProcessor|ALU|Add0~23\ & VCC))
-- \aProcessor|ALU|Add0~25\ = CARRY((\aProcessor|RA|Q\(12) & !\aProcessor|ALU|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(12),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~23\,
	combout => \aProcessor|ALU|Add0~24_combout\,
	cout => \aProcessor|ALU|Add0~25\);

-- Location: LCCOMB_X31_Y11_N24
\aProcessor|ALU|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~24_combout\ = (\aProcessor|RA|Q\(12) & (!\aProcessor|ALU|Add3~23\ & VCC)) # (!\aProcessor|RA|Q\(12) & (\aProcessor|ALU|Add3~23\ $ (GND)))
-- \aProcessor|ALU|Add3~25\ = CARRY((!\aProcessor|RA|Q\(12) & !\aProcessor|ALU|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(12),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~23\,
	combout => \aProcessor|ALU|Add3~24_combout\,
	cout => \aProcessor|ALU|Add3~25\);

-- Location: LCCOMB_X32_Y14_N6
\aProcessor|ALU|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Add3~24_combout\))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|RZ~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~20_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add3~24_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector23~0_combout\);

-- Location: LCCOMB_X32_Y14_N8
\aProcessor|ALU|Selector23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector23~0_combout\ & (\aProcessor|RA|Q\(12))) # (!\aProcessor|ALU|Selector23~0_combout\ & ((\aProcessor|ALU|Add0~24_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add0~24_combout\,
	datad => \aProcessor|ALU|Selector23~0_combout\,
	combout => \aProcessor|ALU|Selector23~1_combout\);

-- Location: LCCOMB_X33_Y14_N4
\aProcessor|ALU|Selector23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~2_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(11)) # ((\aProcessor|ALU|Selector12~6_combout\)))) # (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|RA|Q\(13) & 
-- !\aProcessor|ALU|Selector12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector12~6_combout\,
	combout => \aProcessor|ALU|Selector23~2_combout\);

-- Location: LCCOMB_X32_Y14_N0
\aProcessor|ALU|Selector23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector23~2_combout\ & (\aProcessor|ALU|Selector23~4_combout\)) # (!\aProcessor|ALU|Selector23~2_combout\ & ((\aProcessor|ALU|Selector23~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector23~4_combout\,
	datac => \aProcessor|ALU|Selector23~1_combout\,
	datad => \aProcessor|ALU|Selector23~2_combout\,
	combout => \aProcessor|ALU|Selector23~5_combout\);

-- Location: LCCOMB_X33_Y15_N24
\aProcessor|ALU|Selector23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~6_combout\ = (\aProcessor|ALU|Add1~24_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector23~5_combout\)))) # (!\aProcessor|ALU|Add1~24_combout\ & 
-- (\aProcessor|ALU|Selector34~7_combout\ & (\aProcessor|ALU|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~24_combout\,
	datab => \aProcessor|ALU|Selector34~7_combout\,
	datac => \aProcessor|ALU|Selector23~5_combout\,
	datad => \aProcessor|ALU|Selector34~6_combout\,
	combout => \aProcessor|ALU|Selector23~6_combout\);

-- Location: LCCOMB_X34_Y15_N8
\aProcessor|ALU|Selector23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~7_combout\ = (\aProcessor|ALU|Selector23~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datad => \aProcessor|ALU|Selector23~6_combout\,
	combout => \aProcessor|ALU|Selector23~7_combout\);

-- Location: LCFF_X34_Y15_N9
\aProcessor|RZ|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector23~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(12));

-- Location: LCFF_X35_Y11_N11
\aProcessor|RY|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[12]~12_combout\,
	sdata => \aProcessor|RZ|Q\(12),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(12));

-- Location: LCCOMB_X27_Y11_N8
\aProcessor|RegFile|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~17_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(30))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0_bypass\(30),
	datab => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a19\,
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~17_combout\);

-- Location: LCFF_X32_Y13_N9
\aProcessor|RA|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~17_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(13));

-- Location: LCCOMB_X31_Y11_N26
\aProcessor|ALU|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~26_combout\ = (\aProcessor|RA|Q\(13) & ((\aProcessor|ALU|Add3~25\) # (GND))) # (!\aProcessor|RA|Q\(13) & (!\aProcessor|ALU|Add3~25\))
-- \aProcessor|ALU|Add3~27\ = CARRY((\aProcessor|RA|Q\(13)) # (!\aProcessor|ALU|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(13),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~25\,
	combout => \aProcessor|ALU|Add3~26_combout\,
	cout => \aProcessor|ALU|Add3~27\);

-- Location: LCCOMB_X32_Y12_N2
\aProcessor|ALU|Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~2_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Add0~26_combout\) # ((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Add3~26_combout\) # 
-- (!\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~26_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Add3~26_combout\,
	combout => \aProcessor|ALU|Selector22~2_combout\);

-- Location: LCCOMB_X32_Y12_N20
\aProcessor|ALU|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~1_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & (((\aProcessor|RA|Q\(13)) # (!\aProcessor|ALU|Selector12~5_combout\)))) # (!\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector22~0_combout\) # 
-- ((\aProcessor|ALU|Selector12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector22~0_combout\,
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Selector12~5_combout\,
	combout => \aProcessor|ALU|Selector22~1_combout\);

-- Location: LCCOMB_X32_Y11_N8
\aProcessor|RegFile|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~18_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(29))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux60~3_combout\,
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(29),
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a18\,
	combout => \aProcessor|RegFile|Mux60~18_combout\);

-- Location: LCFF_X32_Y11_N9
\aProcessor|RA|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~18_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(14));

-- Location: LCCOMB_X32_Y12_N28
\aProcessor|ALU|Selector22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~3_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(14) & !\aProcessor|ALU|Selector12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(14),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector22~3_combout\);

-- Location: LCCOMB_X32_Y12_N26
\aProcessor|ALU|Selector22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~4_combout\ = (\aProcessor|ALU|Selector22~3_combout\) # ((\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|ALU|Selector22~2_combout\ & \aProcessor|ALU|Selector22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector22~2_combout\,
	datac => \aProcessor|ALU|Selector22~1_combout\,
	datad => \aProcessor|ALU|Selector22~3_combout\,
	combout => \aProcessor|ALU|Selector22~4_combout\);

-- Location: LCCOMB_X32_Y12_N0
\aProcessor|ALU|Selector22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~6_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((!\aProcessor|IR|Q\(19)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (!\aProcessor|RB|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(13),
	datad => \aProcessor|IR|Q\(19),
	combout => \aProcessor|ALU|Selector22~6_combout\);

-- Location: LCCOMB_X32_Y12_N14
\aProcessor|ALU|Selector22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~7_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector22~6_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector22~6_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector22~7_combout\);

-- Location: LCCOMB_X31_Y14_N26
\aProcessor|ALU|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~26_combout\ = (\aProcessor|MuxB|ShiftRight0~13_combout\ & ((\aProcessor|RA|Q\(13) & (!\aProcessor|ALU|Add2~25\)) # (!\aProcessor|RA|Q\(13) & ((\aProcessor|ALU|Add2~25\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~13_combout\ & 
-- ((\aProcessor|RA|Q\(13) & (\aProcessor|ALU|Add2~25\ & VCC)) # (!\aProcessor|RA|Q\(13) & (!\aProcessor|ALU|Add2~25\))))
-- \aProcessor|ALU|Add2~27\ = CARRY((\aProcessor|MuxB|ShiftRight0~13_combout\ & ((!\aProcessor|ALU|Add2~25\) # (!\aProcessor|RA|Q\(13)))) # (!\aProcessor|MuxB|ShiftRight0~13_combout\ & (!\aProcessor|RA|Q\(13) & !\aProcessor|ALU|Add2~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~13_combout\,
	datab => \aProcessor|RA|Q\(13),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~25\,
	combout => \aProcessor|ALU|Add2~26_combout\,
	cout => \aProcessor|ALU|Add2~27\);

-- Location: LCCOMB_X32_Y12_N24
\aProcessor|ALU|Selector22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~8_combout\ = (\aProcessor|ALU|Selector22~7_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (!\aProcessor|ALU|Selector22~5_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add2~26_combout\))))) 
-- # (!\aProcessor|ALU|Selector22~7_combout\ & (\aProcessor|ALU|Selector22~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector22~5_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Selector22~7_combout\,
	datad => \aProcessor|ALU|Add2~26_combout\,
	combout => \aProcessor|ALU|Selector22~8_combout\);

-- Location: LCCOMB_X32_Y12_N30
\aProcessor|ALU|Selector22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~9_combout\ = (\aProcessor|ALU|Selector22~4_combout\ & (((\aProcessor|ALU|Selector22~8_combout\) # (!\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector22~4_combout\ & (\aProcessor|RA|Q\(12) & 
-- ((\aProcessor|ALU|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datab => \aProcessor|ALU|Selector22~4_combout\,
	datac => \aProcessor|ALU|Selector22~8_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector22~9_combout\);

-- Location: LCCOMB_X32_Y12_N16
\aProcessor|ALU|Selector22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~10_combout\ = (\aProcessor|ALU|Add1~26_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector22~9_combout\)))) # (!\aProcessor|ALU|Add1~26_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~26_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector22~9_combout\,
	combout => \aProcessor|ALU|Selector22~10_combout\);

-- Location: LCCOMB_X33_Y15_N4
\aProcessor|ALU|Selector22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~11_combout\ = (\aProcessor|ALU|Selector22~10_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~13_combout\,
	datad => \aProcessor|ALU|Selector22~10_combout\,
	combout => \aProcessor|ALU|Selector22~11_combout\);

-- Location: LCFF_X33_Y15_N5
\aProcessor|RZ|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector22~11_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(13));

-- Location: LCFF_X35_Y11_N9
\aProcessor|RY|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[13]~13_combout\,
	sdata => \aProcessor|RZ|Q\(13),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(13));

-- Location: LCFF_X28_Y12_N1
\aProcessor|RegFile|R_rtl_0_bypass[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(30));

-- Location: LCCOMB_X28_Y12_N26
\aProcessor|RegFile|Mux92~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~17_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_0_bypass\(30)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a19\,
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(30),
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~17_combout\);

-- Location: LCFF_X32_Y12_N9
\aProcessor|RB|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~17_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(13));

-- Location: LCCOMB_X32_Y12_N22
\aProcessor|MuxB|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~13_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(19)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(13),
	datad => \aProcessor|IR|Q\(19),
	combout => \aProcessor|MuxB|ShiftRight0~13_combout\);

-- Location: LCCOMB_X30_Y13_N12
\aProcessor|ALU|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~28_combout\ = ((\aProcessor|RA|Q\(14) $ (\aProcessor|MuxB|ShiftRight0~14_combout\ $ (!\aProcessor|ALU|Add1~27\)))) # (GND)
-- \aProcessor|ALU|Add1~29\ = CARRY((\aProcessor|RA|Q\(14) & ((\aProcessor|MuxB|ShiftRight0~14_combout\) # (!\aProcessor|ALU|Add1~27\))) # (!\aProcessor|RA|Q\(14) & (\aProcessor|MuxB|ShiftRight0~14_combout\ & !\aProcessor|ALU|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datab => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~27\,
	combout => \aProcessor|ALU|Add1~28_combout\,
	cout => \aProcessor|ALU|Add1~29\);

-- Location: LCCOMB_X33_Y15_N18
\aProcessor|ALU|Selector21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~2_combout\ = (\aProcessor|MuxB|ShiftRight0~14_combout\ & ((\aProcessor|ALU|Selector12~8_combout\) # ((\aProcessor|ALU|Add1~28_combout\ & \aProcessor|ALU|Selector34~6_combout\)))) # (!\aProcessor|MuxB|ShiftRight0~14_combout\ & 
-- (((\aProcessor|ALU|Add1~28_combout\ & \aProcessor|ALU|Selector34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datab => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|ALU|Add1~28_combout\,
	datad => \aProcessor|ALU|Selector34~6_combout\,
	combout => \aProcessor|ALU|Selector21~2_combout\);

-- Location: LCCOMB_X32_Y11_N28
\aProcessor|ALU|Selector21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~3_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|RA|Q\(13)) # (\aProcessor|ALU|Selector12~6_combout\)))) # (!\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(15) & 
-- ((!\aProcessor|ALU|Selector12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector12~6_combout\,
	combout => \aProcessor|ALU|Selector21~3_combout\);

-- Location: LCCOMB_X31_Y11_N28
\aProcessor|ALU|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~28_combout\ = (\aProcessor|RA|Q\(14) & (!\aProcessor|ALU|Add3~27\ & VCC)) # (!\aProcessor|RA|Q\(14) & (\aProcessor|ALU|Add3~27\ $ (GND)))
-- \aProcessor|ALU|Add3~29\ = CARRY((!\aProcessor|RA|Q\(14) & !\aProcessor|ALU|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(14),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~27\,
	combout => \aProcessor|ALU|Add3~28_combout\,
	cout => \aProcessor|ALU|Add3~29\);

-- Location: LCCOMB_X32_Y11_N12
\aProcessor|ALU|Selector21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~4_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Add3~28_combout\))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|RZ~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~22_combout\,
	datab => \aProcessor|ALU|Add3~28_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector21~4_combout\);

-- Location: LCCOMB_X32_Y11_N18
\aProcessor|ALU|Selector21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~5_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Add0~28_combout\) # ((\aProcessor|ALU|Selector21~3_combout\) # (\aProcessor|ALU|Selector21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~28_combout\,
	datab => \aProcessor|ALU|Selector21~3_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector21~4_combout\,
	combout => \aProcessor|ALU|Selector21~5_combout\);

-- Location: LCCOMB_X32_Y11_N14
\aProcessor|ALU|Selector21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~11_combout\ = (\aProcessor|ALU|Selector21~4_combout\ & ((\aProcessor|RA|Q\(14)) # ((!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & \aProcessor|CSG|SelectSignals|ALU_Op\(2))))) # (!\aProcessor|ALU|Selector21~4_combout\ & 
-- ((\aProcessor|CSG|SelectSignals|ALU_Op\(3)) # ((!\aProcessor|CSG|SelectSignals|ALU_Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|RA|Q\(14),
	datad => \aProcessor|ALU|Selector21~4_combout\,
	combout => \aProcessor|ALU|Selector21~11_combout\);

-- Location: LCCOMB_X32_Y11_N4
\aProcessor|ALU|Selector21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(14) $ (((\aProcessor|MuxB|ShiftRight0~14_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datab => \aProcessor|RA|Q\(14),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector21~6_combout\);

-- Location: LCCOMB_X32_Y11_N22
\aProcessor|ALU|Selector21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~7_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|RZ~23_combout\ & \aProcessor|ALU|Selector21~6_combout\)) # (!\aProcessor|ALU|Selector21~3_combout\))) # (!\aProcessor|ALU|Selector12~6_combout\ & 
-- (((\aProcessor|ALU|Selector21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~23_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector21~6_combout\,
	datad => \aProcessor|ALU|Selector21~3_combout\,
	combout => \aProcessor|ALU|Selector21~7_combout\);

-- Location: LCCOMB_X32_Y11_N24
\aProcessor|ALU|Selector21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~9_combout\ = (\aProcessor|ALU|Selector21~3_combout\ & ((\aProcessor|ALU|Selector21~8_combout\) # ((\aProcessor|ALU|Selector21~7_combout\)))) # (!\aProcessor|ALU|Selector21~3_combout\ & (((\aProcessor|ALU|Selector21~11_combout\ & 
-- \aProcessor|ALU|Selector21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector21~8_combout\,
	datab => \aProcessor|ALU|Selector21~3_combout\,
	datac => \aProcessor|ALU|Selector21~11_combout\,
	datad => \aProcessor|ALU|Selector21~7_combout\,
	combout => \aProcessor|ALU|Selector21~9_combout\);

-- Location: LCCOMB_X33_Y15_N6
\aProcessor|ALU|Selector21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~10_combout\ = (\aProcessor|ALU|Selector21~2_combout\) # ((\aProcessor|ALU|Selector21~5_combout\ & \aProcessor|ALU|Selector21~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector21~2_combout\,
	datac => \aProcessor|ALU|Selector21~5_combout\,
	datad => \aProcessor|ALU|Selector21~9_combout\,
	combout => \aProcessor|ALU|Selector21~10_combout\);

-- Location: LCFF_X33_Y15_N7
\aProcessor|RZ|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector21~10_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(14));

-- Location: LCFF_X36_Y11_N1
\aProcessor|RY|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[14]~14_combout\,
	sdata => \aProcessor|RZ|Q\(14),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(14));

-- Location: LCCOMB_X29_Y11_N30
\aProcessor|RegFile|Mux92~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~19_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(28))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0_bypass\(28),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a17\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~19_combout\);

-- Location: LCFF_X29_Y14_N3
\aProcessor|RB|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~19_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(15));

-- Location: LCFF_X37_Y11_N13
\aProcessor|RM|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(15),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(15));

-- Location: LCCOMB_X37_Y11_N14
\Memory|RAM1|mem_bank~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~15_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~15_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~15_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(15),
	combout => \Memory|RAM1|mem_bank~15_combout\);

-- Location: LCCOMB_X37_Y11_N24
\Memory|RAM1|mem_bank~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~47_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(15)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~47_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(15),
	combout => \Memory|RAM1|mem_bank~47_combout\);

-- Location: LCCOMB_X36_Y11_N6
\aProcessor|RY|Q[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[15]~15_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~47_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~15_combout\,
	datad => \Memory|RAM1|mem_bank~47_combout\,
	combout => \aProcessor|RY|Q[15]~15_combout\);

-- Location: LCCOMB_X29_Y14_N22
\aProcessor|MuxB|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~15_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(21)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(15),
	datad => \aProcessor|IR|Q\(21),
	combout => \aProcessor|MuxB|ShiftRight0~15_combout\);

-- Location: LCCOMB_X29_Y14_N8
\aProcessor|ALU|Selector20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~5_combout\ = (\aProcessor|RA|Q\(15) & (\aProcessor|MuxB|ShiftRight0~15_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(2))) # (!\aProcessor|RA|Q\(15) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector20~5_combout\);

-- Location: LCCOMB_X31_Y14_N30
\aProcessor|ALU|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~30_combout\ = (\aProcessor|RA|Q\(15) & ((\aProcessor|MuxB|ShiftRight0~15_combout\ & (!\aProcessor|ALU|Add2~29\)) # (!\aProcessor|MuxB|ShiftRight0~15_combout\ & (\aProcessor|ALU|Add2~29\ & VCC)))) # (!\aProcessor|RA|Q\(15) & 
-- ((\aProcessor|MuxB|ShiftRight0~15_combout\ & ((\aProcessor|ALU|Add2~29\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~15_combout\ & (!\aProcessor|ALU|Add2~29\))))
-- \aProcessor|ALU|Add2~31\ = CARRY((\aProcessor|RA|Q\(15) & (\aProcessor|MuxB|ShiftRight0~15_combout\ & !\aProcessor|ALU|Add2~29\)) # (!\aProcessor|RA|Q\(15) & ((\aProcessor|MuxB|ShiftRight0~15_combout\) # (!\aProcessor|ALU|Add2~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~29\,
	combout => \aProcessor|ALU|Add2~30_combout\,
	cout => \aProcessor|ALU|Add2~31\);

-- Location: LCCOMB_X29_Y14_N16
\aProcessor|ALU|Selector20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~6_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((!\aProcessor|IR|Q\(21)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (!\aProcessor|RB|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(15),
	datad => \aProcessor|IR|Q\(21),
	combout => \aProcessor|ALU|Selector20~6_combout\);

-- Location: LCCOMB_X29_Y14_N30
\aProcessor|ALU|Selector20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~7_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector20~6_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Selector20~6_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector20~7_combout\);

-- Location: LCCOMB_X29_Y14_N20
\aProcessor|ALU|Selector20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~8_combout\ = (\aProcessor|ALU|Selector20~7_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (!\aProcessor|ALU|Selector20~5_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add2~30_combout\))))) 
-- # (!\aProcessor|ALU|Selector20~7_combout\ & (((\aProcessor|ALU|Selector20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|Selector20~5_combout\,
	datac => \aProcessor|ALU|Add2~30_combout\,
	datad => \aProcessor|ALU|Selector20~7_combout\,
	combout => \aProcessor|ALU|Selector20~8_combout\);

-- Location: LCFF_X29_Y11_N21
\aProcessor|RegFile|R_rtl_0_bypass[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(28));

-- Location: LCCOMB_X30_Y11_N0
\aProcessor|RegFile|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~19_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(28))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux60~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_0_bypass\(28),
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a17\,
	combout => \aProcessor|RegFile|Mux60~19_combout\);

-- Location: LCFF_X30_Y11_N1
\aProcessor|RA|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~19_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(15));

-- Location: LCCOMB_X33_Y12_N30
\aProcessor|ALU|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~30_combout\ = (\aProcessor|RA|Q\(15) & (!\aProcessor|ALU|Add0~29\)) # (!\aProcessor|RA|Q\(15) & ((\aProcessor|ALU|Add0~29\) # (GND)))
-- \aProcessor|ALU|Add0~31\ = CARRY((!\aProcessor|ALU|Add0~29\) # (!\aProcessor|RA|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(15),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~29\,
	combout => \aProcessor|ALU|Add0~30_combout\,
	cout => \aProcessor|ALU|Add0~31\);

-- Location: LCCOMB_X32_Y14_N4
\aProcessor|ALU|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~2_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Add0~30_combout\) # (\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Add3~30_combout\) # 
-- ((!\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~30_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add0~30_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector20~2_combout\);

-- Location: LCFF_X29_Y11_N13
\aProcessor|RegFile|R_rtl_1_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(27));

-- Location: LCCOMB_X30_Y11_N14
\aProcessor|RegFile|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~20_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(27))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux60~3_combout\,
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(27),
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a16\,
	combout => \aProcessor|RegFile|Mux60~20_combout\);

-- Location: LCFF_X30_Y11_N15
\aProcessor|RA|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~20_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(16));

-- Location: LCCOMB_X32_Y14_N30
\aProcessor|ALU|Selector20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~3_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(16) & !\aProcessor|ALU|Selector12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|RA|Q\(16),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector20~3_combout\);

-- Location: LCCOMB_X32_Y14_N28
\aProcessor|ALU|Selector20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~4_combout\ = (\aProcessor|ALU|Selector20~3_combout\) # ((\aProcessor|ALU|Selector20~1_combout\ & (\aProcessor|ALU|Selector12~6_combout\ & \aProcessor|ALU|Selector20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector20~1_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector20~2_combout\,
	datad => \aProcessor|ALU|Selector20~3_combout\,
	combout => \aProcessor|ALU|Selector20~4_combout\);

-- Location: LCCOMB_X32_Y14_N22
\aProcessor|ALU|Selector20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~9_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector20~4_combout\ & ((\aProcessor|ALU|Selector20~8_combout\))) # (!\aProcessor|ALU|Selector20~4_combout\ & (\aProcessor|RA|Q\(14))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datab => \aProcessor|ALU|Selector12~3_combout\,
	datac => \aProcessor|ALU|Selector20~8_combout\,
	datad => \aProcessor|ALU|Selector20~4_combout\,
	combout => \aProcessor|ALU|Selector20~9_combout\);

-- Location: LCCOMB_X33_Y15_N28
\aProcessor|ALU|Selector20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~10_combout\ = (\aProcessor|ALU|Add1~30_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector20~9_combout\)))) # (!\aProcessor|ALU|Add1~30_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~30_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector20~9_combout\,
	combout => \aProcessor|ALU|Selector20~10_combout\);

-- Location: LCCOMB_X33_Y15_N20
\aProcessor|ALU|Selector20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~11_combout\ = (\aProcessor|ALU|Selector20~10_combout\) # ((\aProcessor|MuxB|ShiftRight0~15_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datac => \aProcessor|ALU|Selector12~8_combout\,
	datad => \aProcessor|ALU|Selector20~10_combout\,
	combout => \aProcessor|ALU|Selector20~11_combout\);

-- Location: LCFF_X33_Y15_N21
\aProcessor|RZ|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector20~11_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(15));

-- Location: LCFF_X36_Y11_N7
\aProcessor|RY|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[15]~15_combout\,
	sdata => \aProcessor|RZ|Q\(15),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(15));

-- Location: LCCOMB_X29_Y11_N2
\aProcessor|RegFile|Mux92~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~20_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(27))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(27),
	datab => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a16\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~20_combout\);

-- Location: LCFF_X29_Y13_N3
\aProcessor|RB|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~20_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(16));

-- Location: LCFF_X28_Y16_N31
\aProcessor|RM|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(16),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(16));

-- Location: LCCOMB_X28_Y16_N24
\Memory|RAM1|mem_bank~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~16_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~16_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~16_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(16),
	combout => \Memory|RAM1|mem_bank~16_combout\);

-- Location: LCCOMB_X28_Y16_N26
\Memory|RAM1|mem_bank~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~48_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(16)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~48_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(16),
	combout => \Memory|RAM1|mem_bank~48_combout\);

-- Location: LCCOMB_X29_Y16_N30
\aProcessor|RY|Q[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[16]~16_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~48_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~16_combout\,
	datad => \Memory|RAM1|mem_bank~48_combout\,
	combout => \aProcessor|RY|Q[16]~16_combout\);

-- Location: LCCOMB_X29_Y13_N16
\aProcessor|MuxB|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~16_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(16),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~16_combout\);

-- Location: LCCOMB_X33_Y11_N0
\aProcessor|ALU|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~32_combout\ = (\aProcessor|RA|Q\(16) & (\aProcessor|ALU|Add0~31\ $ (GND))) # (!\aProcessor|RA|Q\(16) & (!\aProcessor|ALU|Add0~31\ & VCC))
-- \aProcessor|ALU|Add0~33\ = CARRY((\aProcessor|RA|Q\(16) & !\aProcessor|ALU|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(16),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~31\,
	combout => \aProcessor|ALU|Add0~32_combout\,
	cout => \aProcessor|ALU|Add0~33\);

-- Location: LCCOMB_X33_Y15_N22
\aProcessor|ALU|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~1_combout\ = (\aProcessor|ALU|Selector19~0_combout\ & (((\aProcessor|RA|Q\(16))) # (!\aProcessor|ALU|Selector12~5_combout\))) # (!\aProcessor|ALU|Selector19~0_combout\ & (\aProcessor|ALU|Selector12~5_combout\ & 
-- (\aProcessor|ALU|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector19~0_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add0~32_combout\,
	datad => \aProcessor|RA|Q\(16),
	combout => \aProcessor|ALU|Selector19~1_combout\);

-- Location: LCCOMB_X28_Y12_N12
\aProcessor|RegFile|R_rtl_1_bypass[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[26]~feeder_combout\ = \aProcessor|RY|Q\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(17),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[26]~feeder_combout\);

-- Location: LCFF_X28_Y12_N13
\aProcessor|RegFile|R_rtl_1_bypass[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(26));

-- Location: LCCOMB_X32_Y10_N28
\aProcessor|RegFile|Mux60~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~21_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(26)))) # (!\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a15\,
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(26),
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~21_combout\);

-- Location: LCFF_X32_Y10_N29
\aProcessor|RA|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~21_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(17));

-- Location: LCCOMB_X33_Y16_N18
\aProcessor|ALU|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(15)))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(17),
	datac => \aProcessor|RA|Q\(15),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector19~2_combout\);

-- Location: LCCOMB_X31_Y13_N0
\aProcessor|ALU|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~32_combout\ = ((\aProcessor|RA|Q\(16) $ (\aProcessor|MuxB|ShiftRight0~16_combout\ $ (\aProcessor|ALU|Add2~31\)))) # (GND)
-- \aProcessor|ALU|Add2~33\ = CARRY((\aProcessor|RA|Q\(16) & ((!\aProcessor|ALU|Add2~31\) # (!\aProcessor|MuxB|ShiftRight0~16_combout\))) # (!\aProcessor|RA|Q\(16) & (!\aProcessor|MuxB|ShiftRight0~16_combout\ & !\aProcessor|ALU|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datab => \aProcessor|MuxB|ShiftRight0~16_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~31\,
	combout => \aProcessor|ALU|Add2~32_combout\,
	cout => \aProcessor|ALU|Add2~33\);

-- Location: LCCOMB_X30_Y11_N12
\aProcessor|ALU|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(16) $ (((\aProcessor|MuxB|ShiftRight0~16_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(16) & \aProcessor|MuxB|ShiftRight0~16_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(16),
	datac => \aProcessor|MuxB|ShiftRight0~16_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector19~3_combout\);

-- Location: LCCOMB_X30_Y11_N22
\aProcessor|ALU|Selector19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector19~3_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- ((\aProcessor|ALU|Selector19~3_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add2~32_combout\,
	datad => \aProcessor|ALU|Selector19~3_combout\,
	combout => \aProcessor|ALU|Selector19~4_combout\);

-- Location: LCCOMB_X33_Y15_N0
\aProcessor|ALU|Selector19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector19~2_combout\ & ((\aProcessor|ALU|Selector19~4_combout\))) # (!\aProcessor|ALU|Selector19~2_combout\ & (\aProcessor|ALU|Selector19~1_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector19~1_combout\,
	datac => \aProcessor|ALU|Selector19~2_combout\,
	datad => \aProcessor|ALU|Selector19~4_combout\,
	combout => \aProcessor|ALU|Selector19~5_combout\);

-- Location: LCCOMB_X33_Y15_N2
\aProcessor|ALU|Selector19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~6_combout\ = (\aProcessor|ALU|Add1~32_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector19~5_combout\)))) # (!\aProcessor|ALU|Add1~32_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~32_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector19~5_combout\,
	combout => \aProcessor|ALU|Selector19~6_combout\);

-- Location: LCCOMB_X33_Y15_N30
\aProcessor|ALU|Selector19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~7_combout\ = (\aProcessor|ALU|Selector19~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~16_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~16_combout\,
	datac => \aProcessor|ALU|Selector12~8_combout\,
	datad => \aProcessor|ALU|Selector19~6_combout\,
	combout => \aProcessor|ALU|Selector19~7_combout\);

-- Location: LCFF_X33_Y15_N31
\aProcessor|RZ|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector19~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(16));

-- Location: LCFF_X29_Y16_N31
\aProcessor|RY|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[16]~16_combout\,
	sdata => \aProcessor|RZ|Q\(16),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(16));

-- Location: LCCOMB_X28_Y12_N0
\aProcessor|RegFile|Mux92~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~21_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(26))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(26),
	datab => \aProcessor|RegFile|Mux92~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a15\,
	combout => \aProcessor|RegFile|Mux92~21_combout\);

-- Location: LCFF_X29_Y13_N1
\aProcessor|RB|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~21_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(17));

-- Location: LCFF_X28_Y16_N7
\aProcessor|RM|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(17),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(17));

-- Location: LCCOMB_X28_Y16_N16
\Memory|RAM1|mem_bank~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~17_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~17_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~17_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(17),
	combout => \Memory|RAM1|mem_bank~17_combout\);

-- Location: LCCOMB_X29_Y16_N28
\aProcessor|RY|Q[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[17]~17_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~49_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~49_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~17_combout\,
	combout => \aProcessor|RY|Q[17]~17_combout\);

-- Location: LCCOMB_X29_Y13_N8
\aProcessor|MuxB|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~17_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|RB|Q\(17),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~17_combout\);

-- Location: LCCOMB_X30_Y13_N18
\aProcessor|ALU|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~34_combout\ = (\aProcessor|MuxB|ShiftRight0~17_combout\ & ((\aProcessor|RA|Q\(17) & (\aProcessor|ALU|Add1~33\ & VCC)) # (!\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add1~33\)))) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & 
-- ((\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add1~33\)) # (!\aProcessor|RA|Q\(17) & ((\aProcessor|ALU|Add1~33\) # (GND)))))
-- \aProcessor|ALU|Add1~35\ = CARRY((\aProcessor|MuxB|ShiftRight0~17_combout\ & (!\aProcessor|RA|Q\(17) & !\aProcessor|ALU|Add1~33\)) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & ((!\aProcessor|ALU|Add1~33\) # (!\aProcessor|RA|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datab => \aProcessor|RA|Q\(17),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~33\,
	combout => \aProcessor|ALU|Add1~34_combout\,
	cout => \aProcessor|ALU|Add1~35\);

-- Location: LCCOMB_X32_Y17_N20
\aProcessor|ALU|Selector18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(17) $ (((\aProcessor|MuxB|ShiftRight0~17_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(17) & \aProcessor|MuxB|ShiftRight0~17_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(17),
	datab => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector18~6_combout\);

-- Location: LCCOMB_X31_Y13_N2
\aProcessor|ALU|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~34_combout\ = (\aProcessor|MuxB|ShiftRight0~17_combout\ & ((\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add2~33\)) # (!\aProcessor|RA|Q\(17) & ((\aProcessor|ALU|Add2~33\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & 
-- ((\aProcessor|RA|Q\(17) & (\aProcessor|ALU|Add2~33\ & VCC)) # (!\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add2~33\))))
-- \aProcessor|ALU|Add2~35\ = CARRY((\aProcessor|MuxB|ShiftRight0~17_combout\ & ((!\aProcessor|ALU|Add2~33\) # (!\aProcessor|RA|Q\(17)))) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & (!\aProcessor|RA|Q\(17) & !\aProcessor|ALU|Add2~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datab => \aProcessor|RA|Q\(17),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~33\,
	combout => \aProcessor|ALU|Add2~34_combout\,
	cout => \aProcessor|ALU|Add2~35\);

-- Location: LCCOMB_X32_Y17_N30
\aProcessor|ALU|Selector18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~7_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector18~6_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (\aProcessor|ALU|Selector18~6_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add2~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Selector18~6_combout\,
	datad => \aProcessor|ALU|Add2~34_combout\,
	combout => \aProcessor|ALU|Selector18~7_combout\);

-- Location: LCCOMB_X33_Y11_N2
\aProcessor|ALU|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~34_combout\ = (\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add0~33\)) # (!\aProcessor|RA|Q\(17) & ((\aProcessor|ALU|Add0~33\) # (GND)))
-- \aProcessor|ALU|Add0~35\ = CARRY((!\aProcessor|ALU|Add0~33\) # (!\aProcessor|RA|Q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(17),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~33\,
	combout => \aProcessor|ALU|Add0~34_combout\,
	cout => \aProcessor|ALU|Add0~35\);

-- Location: LCCOMB_X32_Y17_N4
\aProcessor|ALU|Selector18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~4_combout\ = ((\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\) # (\aProcessor|ALU|Add0~34_combout\))) # (!\aProcessor|ALU|Selector12~5_combout\ & (!\aProcessor|ALU|Selector12~4_combout\))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|Selector12~4_combout\,
	datac => \aProcessor|ALU|Add0~34_combout\,
	datad => \aProcessor|ALU|Selector12~6_combout\,
	combout => \aProcessor|ALU|Selector18~4_combout\);

-- Location: LCCOMB_X29_Y11_N22
\aProcessor|RegFile|Mux60~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~22_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(25)))) # (!\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a14\,
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(25),
	datac => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~22_combout\);

-- Location: LCFF_X31_Y11_N1
\aProcessor|RA|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~22_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(18));

-- Location: LCCOMB_X32_Y17_N8
\aProcessor|ALU|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~2_combout\ = (\aProcessor|RA|Q\(17)) # ((\aProcessor|ALU|Selector12~5_combout\ & ((!\aProcessor|ALU|Selector12~4_combout\))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|MuxB|ShiftRight0~17_combout\) # 
-- (\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|RA|Q\(17),
	datac => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector18~2_combout\);

-- Location: LCCOMB_X32_Y17_N26
\aProcessor|ALU|Selector18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~3_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector18~2_combout\) # (\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(18) & 
-- ((!\aProcessor|ALU|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(18),
	datac => \aProcessor|ALU|Selector18~2_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector18~3_combout\);

-- Location: LCCOMB_X32_Y17_N10
\aProcessor|ALU|Selector18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~5_combout\ = (\aProcessor|ALU|Selector18~3_combout\ & ((\aProcessor|ALU|Selector18~11_combout\) # ((\aProcessor|ALU|Selector12~3_combout\) # (\aProcessor|ALU|Selector18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector18~11_combout\,
	datab => \aProcessor|ALU|Selector12~3_combout\,
	datac => \aProcessor|ALU|Selector18~4_combout\,
	datad => \aProcessor|ALU|Selector18~3_combout\,
	combout => \aProcessor|ALU|Selector18~5_combout\);

-- Location: LCCOMB_X32_Y17_N28
\aProcessor|ALU|Selector18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~8_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector18~5_combout\ & ((\aProcessor|ALU|Selector18~7_combout\))) # (!\aProcessor|ALU|Selector18~5_combout\ & (\aProcessor|RA|Q\(16))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datab => \aProcessor|ALU|Selector18~7_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector18~5_combout\,
	combout => \aProcessor|ALU|Selector18~8_combout\);

-- Location: LCCOMB_X31_Y17_N12
\aProcessor|ALU|Selector18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~9_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector18~8_combout\) # ((\aProcessor|ALU|Add1~34_combout\ & \aProcessor|ALU|Selector34~6_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Add1~34_combout\ & (\aProcessor|ALU|Selector34~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Add1~34_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector18~8_combout\,
	combout => \aProcessor|ALU|Selector18~9_combout\);

-- Location: LCCOMB_X31_Y17_N0
\aProcessor|ALU|Selector18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~10_combout\ = (\aProcessor|ALU|Selector18~9_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datad => \aProcessor|ALU|Selector18~9_combout\,
	combout => \aProcessor|ALU|Selector18~10_combout\);

-- Location: LCFF_X31_Y17_N1
\aProcessor|RZ|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector18~10_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(17));

-- Location: LCFF_X29_Y16_N29
\aProcessor|RY|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[17]~17_combout\,
	sdata => \aProcessor|RZ|Q\(17),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(17));

-- Location: LCCOMB_X32_Y10_N10
\aProcessor|RegFile|Mux60~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~23_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(24))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(24),
	datab => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a13\,
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~23_combout\);

-- Location: LCFF_X32_Y10_N11
\aProcessor|RA|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~23_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(19));

-- Location: LCCOMB_X31_Y17_N26
\aProcessor|ALU|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(17))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(17),
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|RA|Q\(19),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector17~2_combout\);

-- Location: LCCOMB_X31_Y13_N4
\aProcessor|ALU|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~36_combout\ = ((\aProcessor|RA|Q\(18) $ (\aProcessor|MuxB|ShiftRight0~18_combout\ $ (\aProcessor|ALU|Add2~35\)))) # (GND)
-- \aProcessor|ALU|Add2~37\ = CARRY((\aProcessor|RA|Q\(18) & ((!\aProcessor|ALU|Add2~35\) # (!\aProcessor|MuxB|ShiftRight0~18_combout\))) # (!\aProcessor|RA|Q\(18) & (!\aProcessor|MuxB|ShiftRight0~18_combout\ & !\aProcessor|ALU|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datab => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~35\,
	combout => \aProcessor|ALU|Add2~36_combout\,
	cout => \aProcessor|ALU|Add2~37\);

-- Location: LCCOMB_X31_Y17_N16
\aProcessor|ALU|Selector17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Selector17~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector17~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector17~3_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add2~36_combout\,
	combout => \aProcessor|ALU|Selector17~4_combout\);

-- Location: LCCOMB_X33_Y11_N4
\aProcessor|ALU|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~36_combout\ = (\aProcessor|RA|Q\(18) & (\aProcessor|ALU|Add0~35\ $ (GND))) # (!\aProcessor|RA|Q\(18) & (!\aProcessor|ALU|Add0~35\ & VCC))
-- \aProcessor|ALU|Add0~37\ = CARRY((\aProcessor|RA|Q\(18) & !\aProcessor|ALU|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~35\,
	combout => \aProcessor|ALU|Add0~36_combout\,
	cout => \aProcessor|ALU|Add0~37\);

-- Location: LCCOMB_X31_Y10_N4
\aProcessor|ALU|Add3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~36_combout\ = (\aProcessor|RA|Q\(18) & (!\aProcessor|ALU|Add3~35\ & VCC)) # (!\aProcessor|RA|Q\(18) & (\aProcessor|ALU|Add3~35\ $ (GND)))
-- \aProcessor|ALU|Add3~37\ = CARRY((!\aProcessor|RA|Q\(18) & !\aProcessor|ALU|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~35\,
	combout => \aProcessor|ALU|Add3~36_combout\,
	cout => \aProcessor|ALU|Add3~37\);

-- Location: LCCOMB_X30_Y17_N26
\aProcessor|ALU|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Add3~36_combout\))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|RZ~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~25_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Add3~36_combout\,
	combout => \aProcessor|ALU|Selector17~0_combout\);

-- Location: LCCOMB_X30_Y17_N28
\aProcessor|ALU|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector17~0_combout\ & (\aProcessor|RA|Q\(18))) # (!\aProcessor|ALU|Selector17~0_combout\ & ((\aProcessor|ALU|Add0~36_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datab => \aProcessor|ALU|Add0~36_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector17~0_combout\,
	combout => \aProcessor|ALU|Selector17~1_combout\);

-- Location: LCCOMB_X31_Y17_N22
\aProcessor|ALU|Selector17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector17~2_combout\ & (\aProcessor|ALU|Selector17~4_combout\)) # (!\aProcessor|ALU|Selector17~2_combout\ & ((\aProcessor|ALU|Selector17~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|ALU|Selector17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector17~2_combout\,
	datac => \aProcessor|ALU|Selector17~4_combout\,
	datad => \aProcessor|ALU|Selector17~1_combout\,
	combout => \aProcessor|ALU|Selector17~5_combout\);

-- Location: LCCOMB_X31_Y17_N4
\aProcessor|ALU|Selector17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~6_combout\ = (\aProcessor|ALU|Add1~36_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector17~5_combout\)))) # (!\aProcessor|ALU|Add1~36_combout\ & 
-- (((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~36_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector34~7_combout\,
	datad => \aProcessor|ALU|Selector17~5_combout\,
	combout => \aProcessor|ALU|Selector17~6_combout\);

-- Location: LCCOMB_X31_Y17_N14
\aProcessor|ALU|Selector17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~7_combout\ = (\aProcessor|ALU|Selector17~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~18_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datac => \aProcessor|ALU|Selector17~6_combout\,
	datad => \aProcessor|ALU|Selector12~8_combout\,
	combout => \aProcessor|ALU|Selector17~7_combout\);

-- Location: LCFF_X31_Y17_N15
\aProcessor|RZ|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector17~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(18));

-- Location: LCFF_X28_Y17_N9
\aProcessor|RY|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[18]~18_combout\,
	sdata => \aProcessor|RZ|Q\(18),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(18));

-- Location: LCCOMB_X28_Y12_N16
\aProcessor|RegFile|Mux92~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~23_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(24))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(24),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a13\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~23_combout\);

-- Location: LCFF_X28_Y13_N31
\aProcessor|RB|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~23_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(19));

-- Location: LCFF_X28_Y16_N1
\aProcessor|RM|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(19),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(19));

-- Location: LCCOMB_X28_Y16_N2
\Memory|RAM1|mem_bank~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~51_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(19)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~51_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(19),
	combout => \Memory|RAM1|mem_bank~51_combout\);

-- Location: LCCOMB_X29_Y16_N6
\aProcessor|RY|Q[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[19]~19_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~51_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~19_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~51_combout\,
	combout => \aProcessor|RY|Q[19]~19_combout\);

-- Location: LCCOMB_X29_Y13_N20
\aProcessor|MuxB|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~19_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(19),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~19_combout\);

-- Location: LCCOMB_X30_Y13_N22
\aProcessor|ALU|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~38_combout\ = (\aProcessor|MuxB|ShiftRight0~19_combout\ & ((\aProcessor|RA|Q\(19) & (\aProcessor|ALU|Add1~37\ & VCC)) # (!\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add1~37\)))) # (!\aProcessor|MuxB|ShiftRight0~19_combout\ & 
-- ((\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add1~37\)) # (!\aProcessor|RA|Q\(19) & ((\aProcessor|ALU|Add1~37\) # (GND)))))
-- \aProcessor|ALU|Add1~39\ = CARRY((\aProcessor|MuxB|ShiftRight0~19_combout\ & (!\aProcessor|RA|Q\(19) & !\aProcessor|ALU|Add1~37\)) # (!\aProcessor|MuxB|ShiftRight0~19_combout\ & ((!\aProcessor|ALU|Add1~37\) # (!\aProcessor|RA|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datab => \aProcessor|RA|Q\(19),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~37\,
	combout => \aProcessor|ALU|Add1~38_combout\,
	cout => \aProcessor|ALU|Add1~39\);

-- Location: LCCOMB_X31_Y13_N6
\aProcessor|ALU|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~38_combout\ = (\aProcessor|MuxB|ShiftRight0~19_combout\ & ((\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add2~37\)) # (!\aProcessor|RA|Q\(19) & ((\aProcessor|ALU|Add2~37\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~19_combout\ & 
-- ((\aProcessor|RA|Q\(19) & (\aProcessor|ALU|Add2~37\ & VCC)) # (!\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add2~37\))))
-- \aProcessor|ALU|Add2~39\ = CARRY((\aProcessor|MuxB|ShiftRight0~19_combout\ & ((!\aProcessor|ALU|Add2~37\) # (!\aProcessor|RA|Q\(19)))) # (!\aProcessor|MuxB|ShiftRight0~19_combout\ & (!\aProcessor|RA|Q\(19) & !\aProcessor|ALU|Add2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datab => \aProcessor|RA|Q\(19),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~37\,
	combout => \aProcessor|ALU|Add2~38_combout\,
	cout => \aProcessor|ALU|Add2~39\);

-- Location: LCCOMB_X32_Y17_N2
\aProcessor|ALU|Selector16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(19) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~19_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(19) & \aProcessor|MuxB|ShiftRight0~19_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(19),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~19_combout\,
	combout => \aProcessor|ALU|Selector16~6_combout\);

-- Location: LCCOMB_X32_Y17_N24
\aProcessor|ALU|Selector16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~7_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector16~6_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- ((\aProcessor|ALU|Selector16~6_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Add2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add2~38_combout\,
	datad => \aProcessor|ALU|Selector16~6_combout\,
	combout => \aProcessor|ALU|Selector16~7_combout\);

-- Location: LCCOMB_X33_Y11_N6
\aProcessor|ALU|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~38_combout\ = (\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add0~37\)) # (!\aProcessor|RA|Q\(19) & ((\aProcessor|ALU|Add0~37\) # (GND)))
-- \aProcessor|ALU|Add0~39\ = CARRY((!\aProcessor|ALU|Add0~37\) # (!\aProcessor|RA|Q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(19),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~37\,
	combout => \aProcessor|ALU|Add0~38_combout\,
	cout => \aProcessor|ALU|Add0~39\);

-- Location: LCCOMB_X32_Y17_N22
\aProcessor|ALU|Selector16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~4_combout\ = ((\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\) # (\aProcessor|ALU|Add0~38_combout\))) # (!\aProcessor|ALU|Selector12~5_combout\ & (!\aProcessor|ALU|Selector12~4_combout\))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|Selector12~4_combout\,
	datac => \aProcessor|ALU|Add0~38_combout\,
	datad => \aProcessor|ALU|Selector12~6_combout\,
	combout => \aProcessor|ALU|Selector16~4_combout\);

-- Location: LCCOMB_X29_Y11_N8
\aProcessor|RegFile|Mux60~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~24_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(23)))) # (!\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a12\,
	datac => \aProcessor|RegFile|Mux60~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(23),
	combout => \aProcessor|RegFile|Mux60~24_combout\);

-- Location: LCFF_X30_Y13_N9
\aProcessor|RA|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~24_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(20));

-- Location: LCCOMB_X32_Y17_N14
\aProcessor|ALU|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~2_combout\ = (\aProcessor|RA|Q\(19)) # ((\aProcessor|ALU|Selector12~5_combout\ & ((!\aProcessor|ALU|Selector12~4_combout\))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|MuxB|ShiftRight0~19_combout\) # 
-- (\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|RA|Q\(19),
	datac => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector16~2_combout\);

-- Location: LCCOMB_X32_Y17_N12
\aProcessor|ALU|Selector16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~3_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector16~2_combout\) # (\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(20) & 
-- ((!\aProcessor|ALU|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(20),
	datac => \aProcessor|ALU|Selector16~2_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector16~3_combout\);

-- Location: LCCOMB_X32_Y17_N0
\aProcessor|ALU|Selector16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~5_combout\ = (\aProcessor|ALU|Selector16~3_combout\ & ((\aProcessor|ALU|Selector16~11_combout\) # ((\aProcessor|ALU|Selector16~4_combout\) # (\aProcessor|ALU|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector16~11_combout\,
	datab => \aProcessor|ALU|Selector16~4_combout\,
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector16~3_combout\,
	combout => \aProcessor|ALU|Selector16~5_combout\);

-- Location: LCCOMB_X32_Y17_N18
\aProcessor|ALU|Selector16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~8_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector16~5_combout\ & ((\aProcessor|ALU|Selector16~7_combout\))) # (!\aProcessor|ALU|Selector16~5_combout\ & (\aProcessor|RA|Q\(18))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|RA|Q\(18),
	datac => \aProcessor|ALU|Selector16~7_combout\,
	datad => \aProcessor|ALU|Selector16~5_combout\,
	combout => \aProcessor|ALU|Selector16~8_combout\);

-- Location: LCCOMB_X31_Y17_N2
\aProcessor|ALU|Selector16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~9_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector16~8_combout\) # ((\aProcessor|ALU|Add1~38_combout\ & \aProcessor|ALU|Selector34~6_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Add1~38_combout\ & (\aProcessor|ALU|Selector34~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Add1~38_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector16~8_combout\,
	combout => \aProcessor|ALU|Selector16~9_combout\);

-- Location: LCCOMB_X31_Y17_N28
\aProcessor|ALU|Selector16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~10_combout\ = (\aProcessor|ALU|Selector16~9_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datad => \aProcessor|ALU|Selector16~9_combout\,
	combout => \aProcessor|ALU|Selector16~10_combout\);

-- Location: LCFF_X31_Y17_N29
\aProcessor|RZ|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector16~10_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(19));

-- Location: LCFF_X29_Y16_N7
\aProcessor|RY|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[19]~19_combout\,
	sdata => \aProcessor|RZ|Q\(19),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(19));

-- Location: LCCOMB_X30_Y17_N22
\aProcessor|RegFile|Mux92~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~24_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(23))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(23),
	datac => \aProcessor|RegFile|Mux92~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a12\,
	combout => \aProcessor|RegFile|Mux92~24_combout\);

-- Location: LCFF_X30_Y17_N23
\aProcessor|RB|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~24_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(20));

-- Location: LCFF_X30_Y17_N7
\aProcessor|RM|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(20),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(20));

-- Location: LCCOMB_X30_Y17_N14
\Memory|RAM1|mem_bank~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~52_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(20)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~52_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(20),
	combout => \Memory|RAM1|mem_bank~52_combout\);

-- Location: LCCOMB_X30_Y17_N24
\Memory|RAM1|mem_bank~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~20_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~20_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~20_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(20),
	combout => \Memory|RAM1|mem_bank~20_combout\);

-- Location: LCCOMB_X29_Y17_N24
\aProcessor|RY|Q[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[20]~20_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~52_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~52_combout\,
	datad => \Memory|RAM1|mem_bank~20_combout\,
	combout => \aProcessor|RY|Q[20]~20_combout\);

-- Location: LCCOMB_X30_Y13_N24
\aProcessor|ALU|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~40_combout\ = ((\aProcessor|MuxB|ShiftRight0~20_combout\ $ (\aProcessor|RA|Q\(20) $ (!\aProcessor|ALU|Add1~39\)))) # (GND)
-- \aProcessor|ALU|Add1~41\ = CARRY((\aProcessor|MuxB|ShiftRight0~20_combout\ & ((\aProcessor|RA|Q\(20)) # (!\aProcessor|ALU|Add1~39\))) # (!\aProcessor|MuxB|ShiftRight0~20_combout\ & (\aProcessor|RA|Q\(20) & !\aProcessor|ALU|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datab => \aProcessor|RA|Q\(20),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~39\,
	combout => \aProcessor|ALU|Add1~40_combout\,
	cout => \aProcessor|ALU|Add1~41\);

-- Location: LCCOMB_X31_Y17_N18
\aProcessor|ALU|Selector15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~10_combout\ = (!\aProcessor|ALU|Selector12~8_combout\ & (!\aProcessor|ALU|Selector12~9_combout\ & (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & \aProcessor|ALU|Add1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datab => \aProcessor|ALU|Selector12~9_combout\,
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Add1~40_combout\,
	combout => \aProcessor|ALU|Selector15~10_combout\);

-- Location: LCCOMB_X30_Y17_N16
\aProcessor|MuxB|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~20_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RB|Q\(20),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~20_combout\);

-- Location: LCCOMB_X30_Y17_N0
\aProcessor|ALU|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~2_combout\ = (\aProcessor|MuxB|ShiftRight0~20_combout\ & ((\aProcessor|ALU|Selector12~2_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & \aProcessor|ALU|Selector12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|ALU|Selector12~7_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datad => \aProcessor|ALU|Selector12~2_combout\,
	combout => \aProcessor|ALU|Selector15~2_combout\);

-- Location: LCCOMB_X31_Y13_N8
\aProcessor|ALU|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~40_combout\ = ((\aProcessor|RA|Q\(20) $ (\aProcessor|MuxB|ShiftRight0~20_combout\ $ (\aProcessor|ALU|Add2~39\)))) # (GND)
-- \aProcessor|ALU|Add2~41\ = CARRY((\aProcessor|RA|Q\(20) & ((!\aProcessor|ALU|Add2~39\) # (!\aProcessor|MuxB|ShiftRight0~20_combout\))) # (!\aProcessor|RA|Q\(20) & (!\aProcessor|MuxB|ShiftRight0~20_combout\ & !\aProcessor|ALU|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(20),
	datab => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~39\,
	combout => \aProcessor|ALU|Add2~40_combout\,
	cout => \aProcessor|ALU|Add2~41\);

-- Location: LCCOMB_X31_Y17_N30
\aProcessor|ALU|Selector15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(20) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~20_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(20) & \aProcessor|MuxB|ShiftRight0~20_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(20),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~20_combout\,
	combout => \aProcessor|ALU|Selector15~6_combout\);

-- Location: LCCOMB_X31_Y17_N24
\aProcessor|ALU|Selector15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~7_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector15~6_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- ((\aProcessor|ALU|Selector15~6_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Add2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add2~40_combout\,
	datad => \aProcessor|ALU|Selector15~6_combout\,
	combout => \aProcessor|ALU|Selector15~7_combout\);

-- Location: LCCOMB_X33_Y11_N8
\aProcessor|ALU|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~40_combout\ = (\aProcessor|RA|Q\(20) & (\aProcessor|ALU|Add0~39\ $ (GND))) # (!\aProcessor|RA|Q\(20) & (!\aProcessor|ALU|Add0~39\ & VCC))
-- \aProcessor|ALU|Add0~41\ = CARRY((\aProcessor|RA|Q\(20) & !\aProcessor|ALU|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(20),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~39\,
	combout => \aProcessor|ALU|Add0~40_combout\,
	cout => \aProcessor|ALU|Add0~41\);

-- Location: LCCOMB_X31_Y10_N8
\aProcessor|ALU|Add3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~40_combout\ = (\aProcessor|RA|Q\(20) & (!\aProcessor|ALU|Add3~39\ & VCC)) # (!\aProcessor|RA|Q\(20) & (\aProcessor|ALU|Add3~39\ $ (GND)))
-- \aProcessor|ALU|Add3~41\ = CARRY((!\aProcessor|RA|Q\(20) & !\aProcessor|ALU|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(20),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~39\,
	combout => \aProcessor|ALU|Add3~40_combout\,
	cout => \aProcessor|ALU|Add3~41\);

-- Location: LCCOMB_X30_Y17_N18
\aProcessor|ALU|RZ~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~26_combout\ = (\aProcessor|MuxB|ShiftRight0~20_combout\) # (\aProcessor|RA|Q\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datad => \aProcessor|RA|Q\(20),
	combout => \aProcessor|ALU|RZ~26_combout\);

-- Location: LCCOMB_X30_Y17_N12
\aProcessor|ALU|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~3_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector12~5_combout\) # ((\aProcessor|ALU|Add3~40_combout\)))) # (!\aProcessor|ALU|Selector12~4_combout\ & (!\aProcessor|ALU|Selector12~5_combout\ & 
-- ((\aProcessor|ALU|RZ~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~4_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add3~40_combout\,
	datad => \aProcessor|ALU|RZ~26_combout\,
	combout => \aProcessor|ALU|Selector15~3_combout\);

-- Location: LCCOMB_X30_Y17_N10
\aProcessor|ALU|Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~4_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector15~3_combout\ & (\aProcessor|RA|Q\(20))) # (!\aProcessor|ALU|Selector15~3_combout\ & ((\aProcessor|ALU|Add0~40_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(20),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add0~40_combout\,
	datad => \aProcessor|ALU|Selector15~3_combout\,
	combout => \aProcessor|ALU|Selector15~4_combout\);

-- Location: LCCOMB_X31_Y17_N10
\aProcessor|ALU|Selector15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~8_combout\ = (\aProcessor|ALU|Selector15~5_combout\ & (((\aProcessor|ALU|Selector15~7_combout\)) # (!\aProcessor|ALU|Selector12~6_combout\))) # (!\aProcessor|ALU|Selector15~5_combout\ & (\aProcessor|ALU|Selector12~6_combout\ & 
-- ((\aProcessor|ALU|Selector15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector15~5_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector15~7_combout\,
	datad => \aProcessor|ALU|Selector15~4_combout\,
	combout => \aProcessor|ALU|Selector15~8_combout\);

-- Location: LCCOMB_X31_Y17_N6
\aProcessor|ALU|Selector15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~9_combout\ = (\aProcessor|ALU|Selector15~10_combout\) # ((\aProcessor|ALU|Selector15~2_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Selector15~10_combout\,
	datac => \aProcessor|ALU|Selector15~2_combout\,
	datad => \aProcessor|ALU|Selector15~8_combout\,
	combout => \aProcessor|ALU|Selector15~9_combout\);

-- Location: LCFF_X31_Y17_N7
\aProcessor|RZ|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector15~9_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(20));

-- Location: LCFF_X29_Y17_N25
\aProcessor|RY|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[20]~20_combout\,
	sdata => \aProcessor|RZ|Q\(20),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(20));

-- Location: LCFF_X29_Y10_N9
\aProcessor|RegFile|R_rtl_1_bypass[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(22));

-- Location: LCCOMB_X29_Y13_N14
\aProcessor|RegFile|Mux92~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~25_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(22)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux92~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a11\,
	datad => \aProcessor|RegFile|R_rtl_1_bypass\(22),
	combout => \aProcessor|RegFile|Mux92~25_combout\);

-- Location: LCFF_X29_Y13_N15
\aProcessor|RB|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~25_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(21));

-- Location: LCCOMB_X28_Y17_N30
\aProcessor|RM|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[21]~feeder_combout\ = \aProcessor|RB|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(21),
	combout => \aProcessor|RM|Q[21]~feeder_combout\);

-- Location: LCFF_X28_Y17_N31
\aProcessor|RM|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[21]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(21));

-- Location: LCCOMB_X28_Y17_N10
\Memory|RAM1|mem_bank~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~53_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(21)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~53_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(21),
	combout => \Memory|RAM1|mem_bank~53_combout\);

-- Location: LCCOMB_X28_Y17_N6
\aProcessor|RY|Q[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[21]~21_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~53_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~21_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~53_combout\,
	combout => \aProcessor|RY|Q[21]~21_combout\);

-- Location: LCCOMB_X29_Y13_N22
\aProcessor|MuxB|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~21_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~21_combout\);

-- Location: LCCOMB_X33_Y16_N20
\aProcessor|ALU|Selector14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~4_combout\ = (\aProcessor|MuxB|ShiftRight0~21_combout\ & ((\aProcessor|ALU|Selector12~2_combout\) # ((\aProcessor|ALU|Selector12~7_combout\ & \aProcessor|CSG|SelectSignals|ALU_Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~7_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~21_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|ALU|Selector12~2_combout\,
	combout => \aProcessor|ALU|Selector14~4_combout\);

-- Location: LCCOMB_X33_Y13_N4
\aProcessor|ALU|Selector14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~7_combout\ = ((\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Add0~42_combout\) # (\aProcessor|ALU|Selector12~4_combout\))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((!\aProcessor|ALU|Selector12~4_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~42_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector14~7_combout\);

-- Location: LCCOMB_X31_Y10_N10
\aProcessor|ALU|Add3~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~42_combout\ = (\aProcessor|RA|Q\(21) & ((\aProcessor|ALU|Add3~41\) # (GND))) # (!\aProcessor|RA|Q\(21) & (!\aProcessor|ALU|Add3~41\))
-- \aProcessor|ALU|Add3~43\ = CARRY((\aProcessor|RA|Q\(21)) # (!\aProcessor|ALU|Add3~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~41\,
	combout => \aProcessor|ALU|Add3~42_combout\,
	cout => \aProcessor|ALU|Add3~43\);

-- Location: LCCOMB_X32_Y13_N8
\aProcessor|ALU|Selector14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~14_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & \aProcessor|ALU|Add3~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|ALU|Add3~42_combout\,
	combout => \aProcessor|ALU|Selector14~14_combout\);

-- Location: LCCOMB_X33_Y13_N16
\aProcessor|ALU|Selector14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~5_combout\ = (\aProcessor|RA|Q\(21)) # ((\aProcessor|ALU|Selector12~5_combout\ & ((!\aProcessor|ALU|Selector12~4_combout\))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|MuxB|ShiftRight0~21_combout\) # 
-- (\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \aProcessor|MuxB|ShiftRight0~21_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector14~5_combout\);

-- Location: LCCOMB_X29_Y11_N14
\aProcessor|RegFile|Mux60~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~26_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(21))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0_bypass\(21),
	datab => \aProcessor|RegFile|Mux60~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a10\,
	combout => \aProcessor|RegFile|Mux60~26_combout\);

-- Location: LCCOMB_X30_Y11_N20
\aProcessor|RA|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RA|Q[22]~feeder_combout\ = \aProcessor|RegFile|Mux60~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RegFile|Mux60~26_combout\,
	combout => \aProcessor|RA|Q[22]~feeder_combout\);

-- Location: LCFF_X30_Y11_N21
\aProcessor|RA|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RA|Q[22]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(22));

-- Location: LCCOMB_X33_Y13_N30
\aProcessor|ALU|Selector14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~6_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|ALU|Selector12~6_combout\)) # (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|ALU|Selector14~5_combout\)) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|RA|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector14~5_combout\,
	datad => \aProcessor|RA|Q\(22),
	combout => \aProcessor|ALU|Selector14~6_combout\);

-- Location: LCCOMB_X33_Y13_N14
\aProcessor|ALU|Selector14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~8_combout\ = (\aProcessor|ALU|Selector14~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\) # ((\aProcessor|ALU|Selector14~7_combout\) # (\aProcessor|ALU|Selector14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|ALU|Selector14~7_combout\,
	datac => \aProcessor|ALU|Selector14~14_combout\,
	datad => \aProcessor|ALU|Selector14~6_combout\,
	combout => \aProcessor|ALU|Selector14~8_combout\);

-- Location: LCCOMB_X33_Y13_N8
\aProcessor|ALU|Selector14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~9_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(21) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~21_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(21) & \aProcessor|MuxB|ShiftRight0~21_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~21_combout\,
	combout => \aProcessor|ALU|Selector14~9_combout\);

-- Location: LCCOMB_X31_Y13_N10
\aProcessor|ALU|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~42_combout\ = (\aProcessor|RA|Q\(21) & ((\aProcessor|MuxB|ShiftRight0~21_combout\ & (!\aProcessor|ALU|Add2~41\)) # (!\aProcessor|MuxB|ShiftRight0~21_combout\ & (\aProcessor|ALU|Add2~41\ & VCC)))) # (!\aProcessor|RA|Q\(21) & 
-- ((\aProcessor|MuxB|ShiftRight0~21_combout\ & ((\aProcessor|ALU|Add2~41\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~21_combout\ & (!\aProcessor|ALU|Add2~41\))))
-- \aProcessor|ALU|Add2~43\ = CARRY((\aProcessor|RA|Q\(21) & (\aProcessor|MuxB|ShiftRight0~21_combout\ & !\aProcessor|ALU|Add2~41\)) # (!\aProcessor|RA|Q\(21) & ((\aProcessor|MuxB|ShiftRight0~21_combout\) # (!\aProcessor|ALU|Add2~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \aProcessor|MuxB|ShiftRight0~21_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~41\,
	combout => \aProcessor|ALU|Add2~42_combout\,
	cout => \aProcessor|ALU|Add2~43\);

-- Location: LCCOMB_X33_Y13_N6
\aProcessor|ALU|Selector14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~10_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector14~9_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (\aProcessor|ALU|Selector14~9_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add2~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Selector14~9_combout\,
	datad => \aProcessor|ALU|Add2~42_combout\,
	combout => \aProcessor|ALU|Selector14~10_combout\);

-- Location: LCCOMB_X33_Y13_N20
\aProcessor|ALU|Selector14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~11_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector14~8_combout\ & ((\aProcessor|ALU|Selector14~10_combout\))) # (!\aProcessor|ALU|Selector14~8_combout\ & (\aProcessor|RA|Q\(20))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|RA|Q\(20),
	datac => \aProcessor|ALU|Selector14~8_combout\,
	datad => \aProcessor|ALU|Selector14~10_combout\,
	combout => \aProcessor|ALU|Selector14~11_combout\);

-- Location: LCCOMB_X30_Y13_N26
\aProcessor|ALU|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~42_combout\ = (\aProcessor|RA|Q\(21) & ((\aProcessor|MuxB|ShiftRight0~21_combout\ & (\aProcessor|ALU|Add1~41\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~21_combout\ & (!\aProcessor|ALU|Add1~41\)))) # (!\aProcessor|RA|Q\(21) & 
-- ((\aProcessor|MuxB|ShiftRight0~21_combout\ & (!\aProcessor|ALU|Add1~41\)) # (!\aProcessor|MuxB|ShiftRight0~21_combout\ & ((\aProcessor|ALU|Add1~41\) # (GND)))))
-- \aProcessor|ALU|Add1~43\ = CARRY((\aProcessor|RA|Q\(21) & (!\aProcessor|MuxB|ShiftRight0~21_combout\ & !\aProcessor|ALU|Add1~41\)) # (!\aProcessor|RA|Q\(21) & ((!\aProcessor|ALU|Add1~41\) # (!\aProcessor|MuxB|ShiftRight0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \aProcessor|MuxB|ShiftRight0~21_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~41\,
	combout => \aProcessor|ALU|Add1~42_combout\,
	cout => \aProcessor|ALU|Add1~43\);

-- Location: LCCOMB_X32_Y16_N26
\aProcessor|ALU|Selector14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~13_combout\ = (!\aProcessor|ALU|Selector12~8_combout\ & (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (!\aProcessor|ALU|Selector12~9_combout\ & \aProcessor|ALU|Add1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Selector12~9_combout\,
	datad => \aProcessor|ALU|Add1~42_combout\,
	combout => \aProcessor|ALU|Selector14~13_combout\);

-- Location: LCCOMB_X33_Y13_N12
\aProcessor|ALU|Selector14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~12_combout\ = (\aProcessor|ALU|Selector14~4_combout\) # ((\aProcessor|ALU|Selector14~13_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector14~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Selector14~4_combout\,
	datac => \aProcessor|ALU|Selector14~11_combout\,
	datad => \aProcessor|ALU|Selector14~13_combout\,
	combout => \aProcessor|ALU|Selector14~12_combout\);

-- Location: LCFF_X33_Y13_N13
\aProcessor|RZ|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector14~12_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(21));

-- Location: LCFF_X28_Y17_N7
\aProcessor|RY|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[21]~21_combout\,
	sdata => \aProcessor|RZ|Q\(21),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(21));

-- Location: LCCOMB_X29_Y11_N20
\aProcessor|RegFile|Mux92~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~26_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(21))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0_bypass\(21),
	datab => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a10\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~26_combout\);

-- Location: LCFF_X30_Y13_N5
\aProcessor|RB|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~26_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(22));

-- Location: LCCOMB_X28_Y17_N26
\aProcessor|RM|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[22]~feeder_combout\ = \aProcessor|RB|Q\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(22),
	combout => \aProcessor|RM|Q[22]~feeder_combout\);

-- Location: LCFF_X28_Y17_N27
\aProcessor|RM|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[22]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(22));

-- Location: LCCOMB_X28_Y17_N18
\Memory|RAM1|mem_bank~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~54_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(22)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~54_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(22),
	combout => \Memory|RAM1|mem_bank~54_combout\);

-- Location: LCCOMB_X28_Y17_N4
\aProcessor|RY|Q[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[22]~22_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~54_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~22_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~54_combout\,
	combout => \aProcessor|RY|Q[22]~22_combout\);

-- Location: LCCOMB_X29_Y13_N4
\aProcessor|MuxB|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~22_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((!\aProcessor|CSG|SelectSignals|Extend\(0) & \aProcessor|IR|Q\(21))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(22),
	datab => \aProcessor|CSG|SelectSignals|Extend\(0),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(21),
	combout => \aProcessor|MuxB|ShiftRight0~22_combout\);

-- Location: LCCOMB_X30_Y13_N28
\aProcessor|ALU|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~44_combout\ = ((\aProcessor|RA|Q\(22) $ (\aProcessor|MuxB|ShiftRight0~22_combout\ $ (!\aProcessor|ALU|Add1~43\)))) # (GND)
-- \aProcessor|ALU|Add1~45\ = CARRY((\aProcessor|RA|Q\(22) & ((\aProcessor|MuxB|ShiftRight0~22_combout\) # (!\aProcessor|ALU|Add1~43\))) # (!\aProcessor|RA|Q\(22) & (\aProcessor|MuxB|ShiftRight0~22_combout\ & !\aProcessor|ALU|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(22),
	datab => \aProcessor|MuxB|ShiftRight0~22_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~43\,
	combout => \aProcessor|ALU|Add1~44_combout\,
	cout => \aProcessor|ALU|Add1~45\);

-- Location: LCCOMB_X33_Y13_N18
\aProcessor|ALU|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(22) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~22_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(22) & \aProcessor|MuxB|ShiftRight0~22_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(22),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~22_combout\,
	combout => \aProcessor|ALU|Selector13~3_combout\);

-- Location: LCCOMB_X31_Y13_N12
\aProcessor|ALU|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~44_combout\ = ((\aProcessor|RA|Q\(22) $ (\aProcessor|MuxB|ShiftRight0~22_combout\ $ (\aProcessor|ALU|Add2~43\)))) # (GND)
-- \aProcessor|ALU|Add2~45\ = CARRY((\aProcessor|RA|Q\(22) & ((!\aProcessor|ALU|Add2~43\) # (!\aProcessor|MuxB|ShiftRight0~22_combout\))) # (!\aProcessor|RA|Q\(22) & (!\aProcessor|MuxB|ShiftRight0~22_combout\ & !\aProcessor|ALU|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(22),
	datab => \aProcessor|MuxB|ShiftRight0~22_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~43\,
	combout => \aProcessor|ALU|Add2~44_combout\,
	cout => \aProcessor|ALU|Add2~45\);

-- Location: LCCOMB_X33_Y13_N0
\aProcessor|ALU|Selector13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|ALU|Selector13~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (\aProcessor|ALU|Selector13~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add2~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|ALU|Selector13~3_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|ALU|Add2~44_combout\,
	combout => \aProcessor|ALU|Selector13~4_combout\);

-- Location: LCCOMB_X32_Y10_N24
\aProcessor|RegFile|Mux60~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~25_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(22)))) # (!\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a11\,
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(22),
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~25_combout\);

-- Location: LCFF_X32_Y10_N25
\aProcessor|RA|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~25_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(21));

-- Location: LCCOMB_X33_Y11_N12
\aProcessor|ALU|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~44_combout\ = (\aProcessor|RA|Q\(22) & (\aProcessor|ALU|Add0~43\ $ (GND))) # (!\aProcessor|RA|Q\(22) & (!\aProcessor|ALU|Add0~43\ & VCC))
-- \aProcessor|ALU|Add0~45\ = CARRY((\aProcessor|RA|Q\(22) & !\aProcessor|ALU|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(22),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~43\,
	combout => \aProcessor|ALU|Add0~44_combout\,
	cout => \aProcessor|ALU|Add0~45\);

-- Location: LCCOMB_X34_Y13_N10
\aProcessor|ALU|RZ~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~27_combout\ = (\aProcessor|RA|Q\(22)) # (\aProcessor|MuxB|ShiftRight0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RA|Q\(22),
	datad => \aProcessor|MuxB|ShiftRight0~22_combout\,
	combout => \aProcessor|ALU|RZ~27_combout\);

-- Location: LCCOMB_X31_Y10_N12
\aProcessor|ALU|Add3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~44_combout\ = (\aProcessor|RA|Q\(22) & (!\aProcessor|ALU|Add3~43\ & VCC)) # (!\aProcessor|RA|Q\(22) & (\aProcessor|ALU|Add3~43\ $ (GND)))
-- \aProcessor|ALU|Add3~45\ = CARRY((!\aProcessor|RA|Q\(22) & !\aProcessor|ALU|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(22),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~43\,
	combout => \aProcessor|ALU|Add3~44_combout\,
	cout => \aProcessor|ALU|Add3~45\);

-- Location: LCCOMB_X33_Y13_N10
\aProcessor|ALU|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~0_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & (((\aProcessor|ALU|Selector12~5_combout\) # (\aProcessor|ALU|Add3~44_combout\)))) # (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|RZ~27_combout\ & 
-- (!\aProcessor|ALU|Selector12~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~4_combout\,
	datab => \aProcessor|ALU|RZ~27_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Add3~44_combout\,
	combout => \aProcessor|ALU|Selector13~0_combout\);

-- Location: LCCOMB_X33_Y13_N24
\aProcessor|ALU|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector13~0_combout\ & (\aProcessor|RA|Q\(22))) # (!\aProcessor|ALU|Selector13~0_combout\ & ((\aProcessor|ALU|Add0~44_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(22),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add0~44_combout\,
	datad => \aProcessor|ALU|Selector13~0_combout\,
	combout => \aProcessor|ALU|Selector13~1_combout\);

-- Location: LCCOMB_X28_Y11_N26
\aProcessor|RegFile|R_rtl_0_bypass[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_0_bypass[20]~feeder_combout\ = \aProcessor|RY|Q\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(23),
	combout => \aProcessor|RegFile|R_rtl_0_bypass[20]~feeder_combout\);

-- Location: LCFF_X28_Y11_N27
\aProcessor|RegFile|R_rtl_0_bypass[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_0_bypass\(20));

-- Location: LCCOMB_X28_Y11_N28
\aProcessor|RegFile|Mux60~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~27_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(20))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(20),
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a9\,
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~27_combout\);

-- Location: LCCOMB_X30_Y11_N26
\aProcessor|RA|Q[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RA|Q[23]~feeder_combout\ = \aProcessor|RegFile|Mux60~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RegFile|Mux60~27_combout\,
	combout => \aProcessor|RA|Q[23]~feeder_combout\);

-- Location: LCFF_X30_Y11_N27
\aProcessor|RA|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RA|Q[23]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(23));

-- Location: LCCOMB_X33_Y16_N30
\aProcessor|ALU|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(21))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(21),
	datac => \aProcessor|RA|Q\(23),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector13~2_combout\);

-- Location: LCCOMB_X33_Y13_N22
\aProcessor|ALU|Selector13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector13~2_combout\ & (\aProcessor|ALU|Selector13~4_combout\)) # (!\aProcessor|ALU|Selector13~2_combout\ & ((\aProcessor|ALU|Selector13~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector13~4_combout\,
	datac => \aProcessor|ALU|Selector13~1_combout\,
	datad => \aProcessor|ALU|Selector13~2_combout\,
	combout => \aProcessor|ALU|Selector13~5_combout\);

-- Location: LCCOMB_X33_Y13_N28
\aProcessor|ALU|Selector13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~6_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector13~5_combout\) # ((\aProcessor|ALU|Selector34~6_combout\ & \aProcessor|ALU|Add1~44_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Selector34~6_combout\ & (\aProcessor|ALU|Add1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Add1~44_combout\,
	datad => \aProcessor|ALU|Selector13~5_combout\,
	combout => \aProcessor|ALU|Selector13~6_combout\);

-- Location: LCCOMB_X33_Y13_N2
\aProcessor|ALU|Selector13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~7_combout\ = (\aProcessor|ALU|Selector13~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~22_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~22_combout\,
	datac => \aProcessor|ALU|Selector12~8_combout\,
	datad => \aProcessor|ALU|Selector13~6_combout\,
	combout => \aProcessor|ALU|Selector13~7_combout\);

-- Location: LCFF_X33_Y13_N3
\aProcessor|RZ|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector13~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(22));

-- Location: LCFF_X28_Y17_N5
\aProcessor|RY|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[22]~22_combout\,
	sdata => \aProcessor|RZ|Q\(22),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(22));

-- Location: LCCOMB_X30_Y15_N16
\aProcessor|RegFile|Mux92~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~27_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_0_bypass\(20)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux92~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a9\,
	datad => \aProcessor|RegFile|R_rtl_0_bypass\(20),
	combout => \aProcessor|RegFile|Mux92~27_combout\);

-- Location: LCFF_X30_Y15_N17
\aProcessor|RB|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~27_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(23));

-- Location: LCFF_X30_Y15_N1
\aProcessor|RM|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(23),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(23));

-- Location: LCCOMB_X30_Y15_N24
\Memory|RAM1|mem_bank~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~23_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~23_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~23_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(23),
	combout => \Memory|RAM1|mem_bank~23_combout\);

-- Location: LCCOMB_X30_Y15_N4
\Memory|RAM1|mem_bank~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~55_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(23)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~55_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(23),
	combout => \Memory|RAM1|mem_bank~55_combout\);

-- Location: LCCOMB_X29_Y16_N12
\aProcessor|RY|Q[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[23]~23_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~55_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~23_combout\,
	datad => \Memory|RAM1|mem_bank~55_combout\,
	combout => \aProcessor|RY|Q[23]~23_combout\);

-- Location: LCCOMB_X30_Y15_N18
\aProcessor|MuxB|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~23_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|RB|Q\(23),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~23_combout\);

-- Location: LCCOMB_X30_Y13_N30
\aProcessor|ALU|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~46_combout\ = (\aProcessor|RA|Q\(23) & ((\aProcessor|MuxB|ShiftRight0~23_combout\ & (\aProcessor|ALU|Add1~45\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & (!\aProcessor|ALU|Add1~45\)))) # (!\aProcessor|RA|Q\(23) & 
-- ((\aProcessor|MuxB|ShiftRight0~23_combout\ & (!\aProcessor|ALU|Add1~45\)) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & ((\aProcessor|ALU|Add1~45\) # (GND)))))
-- \aProcessor|ALU|Add1~47\ = CARRY((\aProcessor|RA|Q\(23) & (!\aProcessor|MuxB|ShiftRight0~23_combout\ & !\aProcessor|ALU|Add1~45\)) # (!\aProcessor|RA|Q\(23) & ((!\aProcessor|ALU|Add1~45\) # (!\aProcessor|MuxB|ShiftRight0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(23),
	datab => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~45\,
	combout => \aProcessor|ALU|Add1~46_combout\,
	cout => \aProcessor|ALU|Add1~47\);

-- Location: LCCOMB_X31_Y13_N14
\aProcessor|ALU|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~46_combout\ = (\aProcessor|RA|Q\(23) & ((\aProcessor|MuxB|ShiftRight0~23_combout\ & (!\aProcessor|ALU|Add2~45\)) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & (\aProcessor|ALU|Add2~45\ & VCC)))) # (!\aProcessor|RA|Q\(23) & 
-- ((\aProcessor|MuxB|ShiftRight0~23_combout\ & ((\aProcessor|ALU|Add2~45\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & (!\aProcessor|ALU|Add2~45\))))
-- \aProcessor|ALU|Add2~47\ = CARRY((\aProcessor|RA|Q\(23) & (\aProcessor|MuxB|ShiftRight0~23_combout\ & !\aProcessor|ALU|Add2~45\)) # (!\aProcessor|RA|Q\(23) & ((\aProcessor|MuxB|ShiftRight0~23_combout\) # (!\aProcessor|ALU|Add2~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(23),
	datab => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~45\,
	combout => \aProcessor|ALU|Add2~46_combout\,
	cout => \aProcessor|ALU|Add2~47\);

-- Location: LCCOMB_X30_Y15_N8
\aProcessor|ALU|Selector12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~15_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Selector12~14_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector12~14_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~14_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add2~46_combout\,
	combout => \aProcessor|ALU|Selector12~15_combout\);

-- Location: LCCOMB_X31_Y16_N24
\aProcessor|ALU|Selector12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~10_combout\ = (\aProcessor|RA|Q\(23)) # ((\aProcessor|ALU|Selector12~5_combout\ & (!\aProcessor|ALU|Selector12~4_combout\)) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\) # 
-- (\aProcessor|MuxB|ShiftRight0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(23),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~23_combout\,
	combout => \aProcessor|ALU|Selector12~10_combout\);

-- Location: LCCOMB_X31_Y16_N10
\aProcessor|ALU|Selector12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~11_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~10_combout\) # (\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(24) & 
-- ((!\aProcessor|ALU|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector12~10_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector12~11_combout\);

-- Location: LCCOMB_X33_Y11_N14
\aProcessor|ALU|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~46_combout\ = (\aProcessor|RA|Q\(23) & (!\aProcessor|ALU|Add0~45\)) # (!\aProcessor|RA|Q\(23) & ((\aProcessor|ALU|Add0~45\) # (GND)))
-- \aProcessor|ALU|Add0~47\ = CARRY((!\aProcessor|ALU|Add0~45\) # (!\aProcessor|RA|Q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(23),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~45\,
	combout => \aProcessor|ALU|Add0~46_combout\,
	cout => \aProcessor|ALU|Add0~47\);

-- Location: LCCOMB_X32_Y13_N30
\aProcessor|ALU|Selector12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~12_combout\ = (\aProcessor|ALU|Selector12~3_combout\) # ((\aProcessor|ALU|Selector12~5_combout\ $ (!\aProcessor|ALU|Selector12~4_combout\)) # (!\aProcessor|ALU|Selector12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|Selector12~3_combout\,
	datac => \aProcessor|ALU|Selector12~6_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector12~12_combout\);

-- Location: LCCOMB_X32_Y13_N22
\aProcessor|ALU|Selector12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~19_combout\ = (\aProcessor|ALU|Selector12~12_combout\) # ((\aProcessor|ALU|Add0~46_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datac => \aProcessor|ALU|Add0~46_combout\,
	datad => \aProcessor|ALU|Selector12~12_combout\,
	combout => \aProcessor|ALU|Selector12~19_combout\);

-- Location: LCCOMB_X31_Y16_N20
\aProcessor|ALU|Selector12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~13_combout\ = (\aProcessor|ALU|Selector12~11_combout\ & ((\aProcessor|ALU|Selector12~19_combout\) # ((\aProcessor|ALU|Add3~46_combout\ & !\aProcessor|ALU|Selector12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~46_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector12~11_combout\,
	datad => \aProcessor|ALU|Selector12~19_combout\,
	combout => \aProcessor|ALU|Selector12~13_combout\);

-- Location: LCCOMB_X30_Y15_N6
\aProcessor|ALU|Selector12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~16_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector12~13_combout\ & ((\aProcessor|ALU|Selector12~15_combout\))) # (!\aProcessor|ALU|Selector12~13_combout\ & (\aProcessor|RA|Q\(22))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|RA|Q\(22),
	datac => \aProcessor|ALU|Selector12~15_combout\,
	datad => \aProcessor|ALU|Selector12~13_combout\,
	combout => \aProcessor|ALU|Selector12~16_combout\);

-- Location: LCCOMB_X30_Y15_N2
\aProcessor|ALU|Selector12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~17_combout\ = (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector12~16_combout\) # ((\aProcessor|ALU|Selector34~6_combout\ & \aProcessor|ALU|Add1~46_combout\)))) # (!\aProcessor|ALU|Selector34~7_combout\ & 
-- (\aProcessor|ALU|Selector34~6_combout\ & (\aProcessor|ALU|Add1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~7_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Add1~46_combout\,
	datad => \aProcessor|ALU|Selector12~16_combout\,
	combout => \aProcessor|ALU|Selector12~17_combout\);

-- Location: LCCOMB_X30_Y15_N26
\aProcessor|ALU|Selector12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~18_combout\ = (\aProcessor|ALU|Selector12~17_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => \aProcessor|ALU|Selector12~17_combout\,
	combout => \aProcessor|ALU|Selector12~18_combout\);

-- Location: LCFF_X30_Y15_N27
\aProcessor|RZ|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector12~18_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(23));

-- Location: LCFF_X29_Y16_N13
\aProcessor|RY|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[23]~23_combout\,
	sdata => \aProcessor|RZ|Q\(23),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(23));

-- Location: LCCOMB_X28_Y11_N18
\aProcessor|RegFile|R_rtl_1_bypass[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[19]~feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[19]~feeder_combout\);

-- Location: LCFF_X28_Y11_N19
\aProcessor|RegFile|R_rtl_1_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(19));

-- Location: LCCOMB_X28_Y12_N28
\aProcessor|RegFile|Mux92~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~28_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1_bypass\(19)))) # (!\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a8\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(19),
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~28_combout\);

-- Location: LCFF_X28_Y12_N29
\aProcessor|RB|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~28_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(24));

-- Location: LCFF_X28_Y15_N13
\aProcessor|RM|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(24),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(24));

-- Location: LCCOMB_X28_Y15_N24
\Memory|RAM1|mem_bank~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~24_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~24_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~24_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(24),
	combout => \Memory|RAM1|mem_bank~24_combout\);

-- Location: LCCOMB_X28_Y15_N2
\Memory|RAM1|mem_bank~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~56_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(24)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~56_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(24),
	combout => \Memory|RAM1|mem_bank~56_combout\);

-- Location: LCCOMB_X29_Y16_N22
\aProcessor|RY|Q[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[24]~24_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~56_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~24_combout\,
	datad => \Memory|RAM1|mem_bank~56_combout\,
	combout => \aProcessor|RY|Q[24]~24_combout\);

-- Location: LCCOMB_X29_Y13_N10
\aProcessor|MuxB|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~24_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(24),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~24_combout\);

-- Location: LCCOMB_X28_Y11_N16
\aProcessor|RegFile|Mux60~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~29_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(18))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(18),
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a7\,
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~29_combout\);

-- Location: LCFF_X31_Y11_N5
\aProcessor|RA|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~29_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(25));

-- Location: LCCOMB_X29_Y15_N14
\aProcessor|ALU|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(23))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(23),
	datab => \aProcessor|RA|Q\(25),
	datac => \aProcessor|ALU|Selector12~6_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector11~2_combout\);

-- Location: LCCOMB_X29_Y15_N16
\aProcessor|ALU|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(24) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~24_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(24) & \aProcessor|MuxB|ShiftRight0~24_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector11~3_combout\);

-- Location: LCCOMB_X28_Y11_N0
\aProcessor|RegFile|Mux60~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~28_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(19))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(19),
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a8\,
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~28_combout\);

-- Location: LCCOMB_X30_Y11_N8
\aProcessor|RA|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RA|Q[24]~feeder_combout\ = \aProcessor|RegFile|Mux60~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RegFile|Mux60~28_combout\,
	combout => \aProcessor|RA|Q[24]~feeder_combout\);

-- Location: LCFF_X30_Y11_N9
\aProcessor|RA|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RA|Q[24]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(24));

-- Location: LCCOMB_X31_Y13_N16
\aProcessor|ALU|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~48_combout\ = ((\aProcessor|MuxB|ShiftRight0~24_combout\ $ (\aProcessor|RA|Q\(24) $ (\aProcessor|ALU|Add2~47\)))) # (GND)
-- \aProcessor|ALU|Add2~49\ = CARRY((\aProcessor|MuxB|ShiftRight0~24_combout\ & (\aProcessor|RA|Q\(24) & !\aProcessor|ALU|Add2~47\)) # (!\aProcessor|MuxB|ShiftRight0~24_combout\ & ((\aProcessor|RA|Q\(24)) # (!\aProcessor|ALU|Add2~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datab => \aProcessor|RA|Q\(24),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~47\,
	combout => \aProcessor|ALU|Add2~48_combout\,
	cout => \aProcessor|ALU|Add2~49\);

-- Location: LCCOMB_X29_Y15_N18
\aProcessor|ALU|Selector11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Selector11~3_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector11~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Selector11~3_combout\,
	datad => \aProcessor|ALU|Add2~48_combout\,
	combout => \aProcessor|ALU|Selector11~4_combout\);

-- Location: LCCOMB_X29_Y15_N0
\aProcessor|ALU|Selector11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector11~2_combout\ & ((\aProcessor|ALU|Selector11~4_combout\))) # (!\aProcessor|ALU|Selector11~2_combout\ & (\aProcessor|ALU|Selector11~1_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector11~1_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector11~2_combout\,
	datad => \aProcessor|ALU|Selector11~4_combout\,
	combout => \aProcessor|ALU|Selector11~5_combout\);

-- Location: LCCOMB_X29_Y15_N26
\aProcessor|ALU|Selector11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~6_combout\ = (\aProcessor|ALU|Add1~48_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector11~5_combout\)))) # (!\aProcessor|ALU|Add1~48_combout\ & 
-- (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~48_combout\,
	datab => \aProcessor|ALU|Selector34~7_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector11~5_combout\,
	combout => \aProcessor|ALU|Selector11~6_combout\);

-- Location: LCCOMB_X29_Y15_N24
\aProcessor|ALU|Selector11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~7_combout\ = (\aProcessor|ALU|Selector11~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datad => \aProcessor|ALU|Selector11~6_combout\,
	combout => \aProcessor|ALU|Selector11~7_combout\);

-- Location: LCFF_X29_Y15_N25
\aProcessor|RZ|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector11~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(24));

-- Location: LCFF_X29_Y16_N23
\aProcessor|RY|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[24]~24_combout\,
	sdata => \aProcessor|RZ|Q\(24),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(24));

-- Location: LCCOMB_X28_Y13_N26
\aProcessor|RegFile|Mux92~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~29_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(18))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(18),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a7\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~29_combout\);

-- Location: LCFF_X28_Y13_N27
\aProcessor|RB|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~29_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(25));

-- Location: LCFF_X28_Y15_N27
\aProcessor|RM|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(25),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(25));

-- Location: LCCOMB_X28_Y15_N6
\Memory|RAM1|mem_bank~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~57_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(25)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~57_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(25),
	combout => \Memory|RAM1|mem_bank~57_combout\);

-- Location: LCCOMB_X28_Y14_N12
\aProcessor|RY|Q[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[25]~25_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~57_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~25_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~57_combout\,
	combout => \aProcessor|RY|Q[25]~25_combout\);

-- Location: LCCOMB_X29_Y13_N18
\aProcessor|MuxB|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~25_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & (!\aProcessor|CSG|SelectSignals|Extend\(0)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|CSG|SelectSignals|Extend\(0),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(25),
	combout => \aProcessor|MuxB|ShiftRight0~25_combout\);

-- Location: LCCOMB_X31_Y13_N18
\aProcessor|ALU|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~50_combout\ = (\aProcessor|MuxB|ShiftRight0~25_combout\ & ((\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add2~49\)) # (!\aProcessor|RA|Q\(25) & ((\aProcessor|ALU|Add2~49\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~25_combout\ & 
-- ((\aProcessor|RA|Q\(25) & (\aProcessor|ALU|Add2~49\ & VCC)) # (!\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add2~49\))))
-- \aProcessor|ALU|Add2~51\ = CARRY((\aProcessor|MuxB|ShiftRight0~25_combout\ & ((!\aProcessor|ALU|Add2~49\) # (!\aProcessor|RA|Q\(25)))) # (!\aProcessor|MuxB|ShiftRight0~25_combout\ & (!\aProcessor|RA|Q\(25) & !\aProcessor|ALU|Add2~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datab => \aProcessor|RA|Q\(25),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~49\,
	combout => \aProcessor|ALU|Add2~50_combout\,
	cout => \aProcessor|ALU|Add2~51\);

-- Location: LCCOMB_X31_Y16_N0
\aProcessor|ALU|Selector10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(25) $ (((\aProcessor|MuxB|ShiftRight0~25_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(25) & \aProcessor|MuxB|ShiftRight0~25_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector10~5_combout\);

-- Location: LCCOMB_X31_Y16_N14
\aProcessor|ALU|Selector10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Selector10~5_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- ((\aProcessor|ALU|Selector10~5_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|ALU|Add2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Add2~50_combout\,
	datad => \aProcessor|ALU|Selector10~5_combout\,
	combout => \aProcessor|ALU|Selector10~6_combout\);

-- Location: LCFF_X28_Y11_N31
\aProcessor|RegFile|R_rtl_1_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(17));

-- Location: LCCOMB_X28_Y11_N4
\aProcessor|RegFile|Mux60~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~30_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(17))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(17),
	datac => \aProcessor|RegFile|Mux60~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a6\,
	combout => \aProcessor|RegFile|Mux60~30_combout\);

-- Location: LCFF_X31_Y13_N17
\aProcessor|RA|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~30_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(26));

-- Location: LCCOMB_X31_Y10_N18
\aProcessor|ALU|Add3~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~50_combout\ = (\aProcessor|RA|Q\(25) & ((\aProcessor|ALU|Add3~49\) # (GND))) # (!\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add3~49\))
-- \aProcessor|ALU|Add3~51\ = CARRY((\aProcessor|RA|Q\(25)) # (!\aProcessor|ALU|Add3~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~49\,
	combout => \aProcessor|ALU|Add3~50_combout\,
	cout => \aProcessor|ALU|Add3~51\);

-- Location: LCCOMB_X32_Y16_N16
\aProcessor|ALU|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~2_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|RA|Q\(25)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & 
-- ((\aProcessor|ALU|Add3~50_combout\))) # (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|RA|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|Selector12~4_combout\,
	datac => \aProcessor|RA|Q\(25),
	datad => \aProcessor|ALU|Add3~50_combout\,
	combout => \aProcessor|ALU|Selector10~2_combout\);

-- Location: LCCOMB_X33_Y11_N18
\aProcessor|ALU|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~50_combout\ = (\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add0~49\)) # (!\aProcessor|RA|Q\(25) & ((\aProcessor|ALU|Add0~49\) # (GND)))
-- \aProcessor|ALU|Add0~51\ = CARRY((!\aProcessor|ALU|Add0~49\) # (!\aProcessor|RA|Q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(25),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~49\,
	combout => \aProcessor|ALU|Add0~50_combout\,
	cout => \aProcessor|ALU|Add0~51\);

-- Location: LCCOMB_X32_Y16_N2
\aProcessor|ALU|Selector10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~10_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|ALU|Add0~50_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & 
-- (\aProcessor|MuxB|ShiftRight0~25_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|ALU|Add0~50_combout\,
	combout => \aProcessor|ALU|Selector10~10_combout\);

-- Location: LCCOMB_X32_Y16_N30
\aProcessor|ALU|Selector10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~3_combout\ = (\aProcessor|ALU|Selector10~2_combout\) # ((!\aProcessor|ALU|Selector12~4_combout\ & \aProcessor|ALU|Selector10~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector12~4_combout\,
	datac => \aProcessor|ALU|Selector10~2_combout\,
	datad => \aProcessor|ALU|Selector10~10_combout\,
	combout => \aProcessor|ALU|Selector10~3_combout\);

-- Location: LCCOMB_X31_Y16_N2
\aProcessor|ALU|Selector10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~4_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector12~6_combout\)))) # (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector10~3_combout\))) 
-- # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|RA|Q\(26),
	datac => \aProcessor|ALU|Selector12~6_combout\,
	datad => \aProcessor|ALU|Selector10~3_combout\,
	combout => \aProcessor|ALU|Selector10~4_combout\);

-- Location: LCCOMB_X31_Y16_N16
\aProcessor|ALU|Selector10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~7_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector10~4_combout\ & ((\aProcessor|ALU|Selector10~6_combout\))) # (!\aProcessor|ALU|Selector10~4_combout\ & (\aProcessor|RA|Q\(24))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datab => \aProcessor|ALU|Selector12~3_combout\,
	datac => \aProcessor|ALU|Selector10~6_combout\,
	datad => \aProcessor|ALU|Selector10~4_combout\,
	combout => \aProcessor|ALU|Selector10~7_combout\);

-- Location: LCCOMB_X30_Y12_N2
\aProcessor|ALU|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~50_combout\ = (\aProcessor|MuxB|ShiftRight0~25_combout\ & ((\aProcessor|RA|Q\(25) & (\aProcessor|ALU|Add1~49\ & VCC)) # (!\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add1~49\)))) # (!\aProcessor|MuxB|ShiftRight0~25_combout\ & 
-- ((\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add1~49\)) # (!\aProcessor|RA|Q\(25) & ((\aProcessor|ALU|Add1~49\) # (GND)))))
-- \aProcessor|ALU|Add1~51\ = CARRY((\aProcessor|MuxB|ShiftRight0~25_combout\ & (!\aProcessor|RA|Q\(25) & !\aProcessor|ALU|Add1~49\)) # (!\aProcessor|MuxB|ShiftRight0~25_combout\ & ((!\aProcessor|ALU|Add1~49\) # (!\aProcessor|RA|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datab => \aProcessor|RA|Q\(25),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~49\,
	combout => \aProcessor|ALU|Add1~50_combout\,
	cout => \aProcessor|ALU|Add1~51\);

-- Location: LCCOMB_X31_Y15_N2
\aProcessor|ALU|Selector10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~8_combout\ = (\aProcessor|ALU|Selector34~6_combout\ & ((\aProcessor|ALU|Add1~50_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector10~7_combout\)))) # (!\aProcessor|ALU|Selector34~6_combout\ & 
-- (\aProcessor|ALU|Selector34~7_combout\ & (\aProcessor|ALU|Selector10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~6_combout\,
	datab => \aProcessor|ALU|Selector34~7_combout\,
	datac => \aProcessor|ALU|Selector10~7_combout\,
	datad => \aProcessor|ALU|Add1~50_combout\,
	combout => \aProcessor|ALU|Selector10~8_combout\);

-- Location: LCCOMB_X31_Y15_N28
\aProcessor|ALU|Selector10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~9_combout\ = (\aProcessor|ALU|Selector10~8_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datad => \aProcessor|ALU|Selector10~8_combout\,
	combout => \aProcessor|ALU|Selector10~9_combout\);

-- Location: LCFF_X31_Y15_N29
\aProcessor|RZ|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector10~9_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(25));

-- Location: LCFF_X28_Y14_N13
\aProcessor|RY|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[25]~25_combout\,
	sdata => \aProcessor|RZ|Q\(25),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(25));

-- Location: LCCOMB_X28_Y12_N22
\aProcessor|RegFile|Mux92~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~30_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(17))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(17),
	datab => \aProcessor|RegFile|Mux92~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a6\,
	combout => \aProcessor|RegFile|Mux92~30_combout\);

-- Location: LCFF_X29_Y13_N25
\aProcessor|RB|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~30_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(26));

-- Location: LCFF_X28_Y16_N13
\aProcessor|RM|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(26),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(26));

-- Location: LCCOMB_X28_Y16_N4
\Memory|RAM1|mem_bank~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~26_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~26_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~26_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(26),
	combout => \Memory|RAM1|mem_bank~26_combout\);

-- Location: LCCOMB_X28_Y16_N18
\Memory|RAM1|mem_bank~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~58_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(26)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~58_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(26),
	combout => \Memory|RAM1|mem_bank~58_combout\);

-- Location: LCCOMB_X29_Y16_N16
\aProcessor|RY|Q[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[26]~26_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~58_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~26_combout\,
	datad => \Memory|RAM1|mem_bank~58_combout\,
	combout => \aProcessor|RY|Q[26]~26_combout\);

-- Location: LCCOMB_X32_Y15_N10
\aProcessor|ALU|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(25))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|RA|Q\(27),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector9~2_combout\);

-- Location: LCCOMB_X30_Y15_N20
\aProcessor|ALU|Selector9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(26) $ (((\aProcessor|MuxB|ShiftRight0~26_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|MuxB|ShiftRight0~26_combout\ & \aProcessor|RA|Q\(26))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~26_combout\,
	datab => \aProcessor|RA|Q\(26),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector9~3_combout\);

-- Location: LCCOMB_X29_Y13_N30
\aProcessor|MuxB|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~26_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(26),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~26_combout\);

-- Location: LCCOMB_X31_Y13_N20
\aProcessor|ALU|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~52_combout\ = ((\aProcessor|RA|Q\(26) $ (\aProcessor|MuxB|ShiftRight0~26_combout\ $ (\aProcessor|ALU|Add2~51\)))) # (GND)
-- \aProcessor|ALU|Add2~53\ = CARRY((\aProcessor|RA|Q\(26) & ((!\aProcessor|ALU|Add2~51\) # (!\aProcessor|MuxB|ShiftRight0~26_combout\))) # (!\aProcessor|RA|Q\(26) & (!\aProcessor|MuxB|ShiftRight0~26_combout\ & !\aProcessor|ALU|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(26),
	datab => \aProcessor|MuxB|ShiftRight0~26_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~51\,
	combout => \aProcessor|ALU|Add2~52_combout\,
	cout => \aProcessor|ALU|Add2~53\);

-- Location: LCCOMB_X31_Y15_N0
\aProcessor|ALU|Selector9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Selector9~3_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector9~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Selector9~3_combout\,
	datad => \aProcessor|ALU|Add2~52_combout\,
	combout => \aProcessor|ALU|Selector9~4_combout\);

-- Location: LCCOMB_X31_Y15_N26
\aProcessor|ALU|Selector9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector9~2_combout\ & ((\aProcessor|ALU|Selector9~4_combout\))) # (!\aProcessor|ALU|Selector9~2_combout\ & (\aProcessor|ALU|Selector9~1_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector9~1_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|ALU|Selector9~2_combout\,
	datad => \aProcessor|ALU|Selector9~4_combout\,
	combout => \aProcessor|ALU|Selector9~5_combout\);

-- Location: LCCOMB_X31_Y15_N8
\aProcessor|ALU|Selector9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~6_combout\ = (\aProcessor|ALU|Add1~52_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector9~5_combout\)))) # (!\aProcessor|ALU|Add1~52_combout\ & 
-- (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~52_combout\,
	datab => \aProcessor|ALU|Selector34~7_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector9~5_combout\,
	combout => \aProcessor|ALU|Selector9~6_combout\);

-- Location: LCCOMB_X31_Y15_N18
\aProcessor|ALU|Selector9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~7_combout\ = (\aProcessor|ALU|Selector9~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|ALU|Selector9~6_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~26_combout\,
	combout => \aProcessor|ALU|Selector9~7_combout\);

-- Location: LCFF_X31_Y15_N19
\aProcessor|RZ|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector9~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(26));

-- Location: LCFF_X29_Y16_N17
\aProcessor|RY|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[26]~26_combout\,
	sdata => \aProcessor|RZ|Q\(26),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(26));

-- Location: LCCOMB_X28_Y12_N10
\aProcessor|RegFile|Mux92~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~31_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(16))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(16),
	datab => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a5\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~31_combout\);

-- Location: LCFF_X28_Y12_N11
\aProcessor|RB|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~31_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(27));

-- Location: LCFF_X34_Y12_N29
\aProcessor|RM|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(27),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(27));

-- Location: LCCOMB_X34_Y12_N4
\Memory|RAM1|mem_bank~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~59_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(27)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datab => \Memory|RAM1|mem_bank~59_combout\,
	datad => \aProcessor|RM|Q\(27),
	combout => \Memory|RAM1|mem_bank~59_combout\);

-- Location: LCCOMB_X34_Y12_N14
\Memory|RAM1|mem_bank~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~27_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~27_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~27_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(27),
	combout => \Memory|RAM1|mem_bank~27_combout\);

-- Location: LCCOMB_X35_Y12_N14
\aProcessor|RY|Q[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[27]~27_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~59_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~59_combout\,
	datad => \Memory|RAM1|mem_bank~27_combout\,
	combout => \aProcessor|RY|Q[27]~27_combout\);

-- Location: LCCOMB_X29_Y13_N28
\aProcessor|MuxB|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~27_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(27),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~27_combout\);

-- Location: LCCOMB_X30_Y12_N6
\aProcessor|ALU|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~54_combout\ = (\aProcessor|MuxB|ShiftRight0~27_combout\ & ((\aProcessor|RA|Q\(27) & (\aProcessor|ALU|Add1~53\ & VCC)) # (!\aProcessor|RA|Q\(27) & (!\aProcessor|ALU|Add1~53\)))) # (!\aProcessor|MuxB|ShiftRight0~27_combout\ & 
-- ((\aProcessor|RA|Q\(27) & (!\aProcessor|ALU|Add1~53\)) # (!\aProcessor|RA|Q\(27) & ((\aProcessor|ALU|Add1~53\) # (GND)))))
-- \aProcessor|ALU|Add1~55\ = CARRY((\aProcessor|MuxB|ShiftRight0~27_combout\ & (!\aProcessor|RA|Q\(27) & !\aProcessor|ALU|Add1~53\)) # (!\aProcessor|MuxB|ShiftRight0~27_combout\ & ((!\aProcessor|ALU|Add1~53\) # (!\aProcessor|RA|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datab => \aProcessor|RA|Q\(27),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~53\,
	combout => \aProcessor|ALU|Add1~54_combout\,
	cout => \aProcessor|ALU|Add1~55\);

-- Location: LCCOMB_X32_Y13_N2
\aProcessor|ALU|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~2_combout\ = (\aProcessor|RA|Q\(27)) # ((\aProcessor|ALU|Selector12~5_combout\ & ((!\aProcessor|ALU|Selector12~4_combout\))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|MuxB|ShiftRight0~27_combout\) # 
-- (\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(27),
	datab => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector8~2_combout\);

-- Location: LCCOMB_X32_Y13_N26
\aProcessor|ALU|Selector8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~3_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector12~6_combout\)))) # (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector8~2_combout\))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(28),
	datab => \aProcessor|ALU|Selector12~3_combout\,
	datac => \aProcessor|ALU|Selector12~6_combout\,
	datad => \aProcessor|ALU|Selector8~2_combout\,
	combout => \aProcessor|ALU|Selector8~3_combout\);

-- Location: LCCOMB_X33_Y11_N22
\aProcessor|ALU|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~54_combout\ = (\aProcessor|RA|Q\(27) & (!\aProcessor|ALU|Add0~53\)) # (!\aProcessor|RA|Q\(27) & ((\aProcessor|ALU|Add0~53\) # (GND)))
-- \aProcessor|ALU|Add0~55\ = CARRY((!\aProcessor|ALU|Add0~53\) # (!\aProcessor|RA|Q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(27),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~53\,
	combout => \aProcessor|ALU|Add0~54_combout\,
	cout => \aProcessor|ALU|Add0~55\);

-- Location: LCCOMB_X32_Y13_N10
\aProcessor|ALU|Selector8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~10_combout\ = (\aProcessor|ALU|Selector12~12_combout\) # ((\aProcessor|ALU|Add0~54_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datab => \aProcessor|ALU|Add0~54_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|ALU|Selector12~12_combout\,
	combout => \aProcessor|ALU|Selector8~10_combout\);

-- Location: LCCOMB_X32_Y13_N14
\aProcessor|ALU|Selector8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~4_combout\ = (\aProcessor|ALU|Selector8~3_combout\ & ((\aProcessor|ALU|Selector8~10_combout\) # ((\aProcessor|ALU|Add3~54_combout\ & !\aProcessor|ALU|Selector12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~54_combout\,
	datab => \aProcessor|ALU|Selector8~3_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|ALU|Selector8~10_combout\,
	combout => \aProcessor|ALU|Selector8~4_combout\);

-- Location: LCCOMB_X32_Y13_N24
\aProcessor|ALU|Selector8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(27) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~27_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(27) & \aProcessor|MuxB|ShiftRight0~27_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(27),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|MuxB|ShiftRight0~27_combout\,
	combout => \aProcessor|ALU|Selector8~5_combout\);

-- Location: LCCOMB_X31_Y13_N22
\aProcessor|ALU|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~54_combout\ = (\aProcessor|RA|Q\(27) & ((\aProcessor|MuxB|ShiftRight0~27_combout\ & (!\aProcessor|ALU|Add2~53\)) # (!\aProcessor|MuxB|ShiftRight0~27_combout\ & (\aProcessor|ALU|Add2~53\ & VCC)))) # (!\aProcessor|RA|Q\(27) & 
-- ((\aProcessor|MuxB|ShiftRight0~27_combout\ & ((\aProcessor|ALU|Add2~53\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~27_combout\ & (!\aProcessor|ALU|Add2~53\))))
-- \aProcessor|ALU|Add2~55\ = CARRY((\aProcessor|RA|Q\(27) & (\aProcessor|MuxB|ShiftRight0~27_combout\ & !\aProcessor|ALU|Add2~53\)) # (!\aProcessor|RA|Q\(27) & ((\aProcessor|MuxB|ShiftRight0~27_combout\) # (!\aProcessor|ALU|Add2~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(27),
	datab => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~53\,
	combout => \aProcessor|ALU|Add2~54_combout\,
	cout => \aProcessor|ALU|Add2~55\);

-- Location: LCCOMB_X32_Y13_N6
\aProcessor|ALU|Selector8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Selector8~5_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector8~5_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Selector8~5_combout\,
	datad => \aProcessor|ALU|Add2~54_combout\,
	combout => \aProcessor|ALU|Selector8~6_combout\);

-- Location: LCCOMB_X32_Y13_N12
\aProcessor|ALU|Selector8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~7_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector8~4_combout\ & ((\aProcessor|ALU|Selector8~6_combout\))) # (!\aProcessor|ALU|Selector8~4_combout\ & (\aProcessor|RA|Q\(26))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|RA|Q\(26),
	datac => \aProcessor|ALU|Selector8~4_combout\,
	datad => \aProcessor|ALU|Selector8~6_combout\,
	combout => \aProcessor|ALU|Selector8~7_combout\);

-- Location: LCCOMB_X31_Y15_N22
\aProcessor|ALU|Selector8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~8_combout\ = (\aProcessor|ALU|Selector34~6_combout\ & ((\aProcessor|ALU|Add1~54_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector8~7_combout\)))) # (!\aProcessor|ALU|Selector34~6_combout\ & 
-- (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~6_combout\,
	datab => \aProcessor|ALU|Selector34~7_combout\,
	datac => \aProcessor|ALU|Add1~54_combout\,
	datad => \aProcessor|ALU|Selector8~7_combout\,
	combout => \aProcessor|ALU|Selector8~8_combout\);

-- Location: LCCOMB_X31_Y15_N24
\aProcessor|ALU|Selector8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~9_combout\ = (\aProcessor|ALU|Selector8~8_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datad => \aProcessor|ALU|Selector8~8_combout\,
	combout => \aProcessor|ALU|Selector8~9_combout\);

-- Location: LCFF_X31_Y15_N25
\aProcessor|RZ|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector8~9_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(27));

-- Location: LCFF_X35_Y12_N15
\aProcessor|RY|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[27]~27_combout\,
	sdata => \aProcessor|RZ|Q\(27),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(27));

-- Location: LCCOMB_X28_Y11_N22
\aProcessor|RegFile|R_rtl_1_bypass[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R_rtl_1_bypass[16]~feeder_combout\ = \aProcessor|RY|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|RegFile|R_rtl_1_bypass[16]~feeder_combout\);

-- Location: LCFF_X28_Y11_N23
\aProcessor|RegFile|R_rtl_1_bypass[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R_rtl_1_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R_rtl_1_bypass\(16));

-- Location: LCCOMB_X28_Y11_N12
\aProcessor|RegFile|Mux60~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~31_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(16))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(16),
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a5\,
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~31_combout\);

-- Location: LCFF_X32_Y11_N11
\aProcessor|RA|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux60~31_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(27));

-- Location: LCCOMB_X32_Y15_N24
\aProcessor|ALU|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~2_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|RA|Q\(27)))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(29),
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|RA|Q\(27),
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector7~2_combout\);

-- Location: LCCOMB_X29_Y11_N16
\aProcessor|RegFile|Mux60~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~32_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(15))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_1_bypass\(15),
	datac => \aProcessor|RegFile|Mux60~3_combout\,
	datad => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a4\,
	combout => \aProcessor|RegFile|Mux60~32_combout\);

-- Location: LCFF_X29_Y11_N17
\aProcessor|RA|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~32_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(28));

-- Location: LCCOMB_X33_Y11_N24
\aProcessor|ALU|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~56_combout\ = (\aProcessor|RA|Q\(28) & (\aProcessor|ALU|Add0~55\ $ (GND))) # (!\aProcessor|RA|Q\(28) & (!\aProcessor|ALU|Add0~55\ & VCC))
-- \aProcessor|ALU|Add0~57\ = CARRY((\aProcessor|RA|Q\(28) & !\aProcessor|ALU|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(28),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~55\,
	combout => \aProcessor|ALU|Add0~56_combout\,
	cout => \aProcessor|ALU|Add0~57\);

-- Location: LCCOMB_X31_Y10_N24
\aProcessor|ALU|Add3~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~56_combout\ = (\aProcessor|RA|Q\(28) & (!\aProcessor|ALU|Add3~55\ & VCC)) # (!\aProcessor|RA|Q\(28) & (\aProcessor|ALU|Add3~55\ $ (GND)))
-- \aProcessor|ALU|Add3~57\ = CARRY((!\aProcessor|RA|Q\(28) & !\aProcessor|ALU|Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(28),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~55\,
	combout => \aProcessor|ALU|Add3~56_combout\,
	cout => \aProcessor|ALU|Add3~57\);

-- Location: LCCOMB_X32_Y13_N18
\aProcessor|ALU|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~0_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Add3~56_combout\))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|RZ~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~30_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add3~56_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector7~0_combout\);

-- Location: LCCOMB_X32_Y13_N28
\aProcessor|ALU|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~1_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector7~0_combout\ & (\aProcessor|RA|Q\(28))) # (!\aProcessor|ALU|Selector7~0_combout\ & ((\aProcessor|ALU|Add0~56_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(28),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Add0~56_combout\,
	datad => \aProcessor|ALU|Selector7~0_combout\,
	combout => \aProcessor|ALU|Selector7~1_combout\);

-- Location: LCCOMB_X30_Y12_N28
\aProcessor|ALU|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(28) $ (((\aProcessor|MuxB|ShiftRight0~28_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(28) & \aProcessor|MuxB|ShiftRight0~28_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|RA|Q\(28),
	datac => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector7~3_combout\);

-- Location: LCCOMB_X31_Y13_N24
\aProcessor|ALU|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~56_combout\ = ((\aProcessor|RA|Q\(28) $ (\aProcessor|MuxB|ShiftRight0~28_combout\ $ (\aProcessor|ALU|Add2~55\)))) # (GND)
-- \aProcessor|ALU|Add2~57\ = CARRY((\aProcessor|RA|Q\(28) & ((!\aProcessor|ALU|Add2~55\) # (!\aProcessor|MuxB|ShiftRight0~28_combout\))) # (!\aProcessor|RA|Q\(28) & (!\aProcessor|MuxB|ShiftRight0~28_combout\ & !\aProcessor|ALU|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(28),
	datab => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~55\,
	combout => \aProcessor|ALU|Add2~56_combout\,
	cout => \aProcessor|ALU|Add2~57\);

-- Location: LCCOMB_X31_Y12_N20
\aProcessor|ALU|Selector7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|ALU|Selector7~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Selector7~3_combout\)) 
-- # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add2~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|ALU|Selector7~3_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|ALU|Add2~56_combout\,
	combout => \aProcessor|ALU|Selector7~4_combout\);

-- Location: LCCOMB_X31_Y15_N12
\aProcessor|ALU|Selector7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~5_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector7~2_combout\ & ((\aProcessor|ALU|Selector7~4_combout\))) # (!\aProcessor|ALU|Selector7~2_combout\ & (\aProcessor|ALU|Selector7~1_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|ALU|Selector7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector7~2_combout\,
	datac => \aProcessor|ALU|Selector7~1_combout\,
	datad => \aProcessor|ALU|Selector7~4_combout\,
	combout => \aProcessor|ALU|Selector7~5_combout\);

-- Location: LCCOMB_X31_Y15_N30
\aProcessor|ALU|Selector7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~6_combout\ = (\aProcessor|ALU|Add1~56_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector7~5_combout\)))) # (!\aProcessor|ALU|Add1~56_combout\ & 
-- (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~56_combout\,
	datab => \aProcessor|ALU|Selector34~7_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector7~5_combout\,
	combout => \aProcessor|ALU|Selector7~6_combout\);

-- Location: LCCOMB_X31_Y15_N14
\aProcessor|ALU|Selector7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~7_combout\ = (\aProcessor|ALU|Selector7~6_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datad => \aProcessor|ALU|Selector7~6_combout\,
	combout => \aProcessor|ALU|Selector7~7_combout\);

-- Location: LCFF_X31_Y15_N15
\aProcessor|RZ|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector7~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(28));

-- Location: LCFF_X35_Y15_N17
\aProcessor|RY|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[28]~28_combout\,
	sdata => \aProcessor|RZ|Q\(28),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(28));

-- Location: LCCOMB_X30_Y11_N16
\aProcessor|RegFile|Mux92~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~33_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(14))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|Mux92~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_0_bypass\(14),
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a3\,
	combout => \aProcessor|RegFile|Mux92~33_combout\);

-- Location: LCFF_X30_Y11_N17
\aProcessor|RB|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~33_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(29));

-- Location: LCCOMB_X35_Y15_N22
\aProcessor|RM|Q[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[29]~feeder_combout\ = \aProcessor|RB|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(29),
	combout => \aProcessor|RM|Q[29]~feeder_combout\);

-- Location: LCFF_X35_Y15_N23
\aProcessor|RM|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[29]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(29));

-- Location: LCCOMB_X35_Y15_N30
\Memory|RAM1|mem_bank~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~61_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(29)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~61_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(29),
	combout => \Memory|RAM1|mem_bank~61_combout\);

-- Location: LCCOMB_X35_Y15_N2
\aProcessor|RY|Q[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[29]~29_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~61_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~29_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~61_combout\,
	combout => \aProcessor|RY|Q[29]~29_combout\);

-- Location: LCCOMB_X30_Y15_N28
\aProcessor|MuxB|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~29_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|RB|Q\(29),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~29_combout\);

-- Location: LCCOMB_X30_Y10_N6
\aProcessor|RegFile|Mux60~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~34_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(13))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(13),
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a2\,
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~34_combout\);

-- Location: LCFF_X30_Y10_N7
\aProcessor|RA|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~34_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(30));

-- Location: LCCOMB_X30_Y11_N10
\aProcessor|RegFile|Mux60~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~33_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0_bypass\(14)))) # (!\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a3\,
	datac => \aProcessor|RegFile|R_rtl_0_bypass\(14),
	datad => \aProcessor|RegFile|Mux60~3_combout\,
	combout => \aProcessor|RegFile|Mux60~33_combout\);

-- Location: LCFF_X30_Y11_N11
\aProcessor|RA|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~33_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(29));

-- Location: LCCOMB_X33_Y11_N26
\aProcessor|ALU|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~58_combout\ = (\aProcessor|RA|Q\(29) & (!\aProcessor|ALU|Add0~57\)) # (!\aProcessor|RA|Q\(29) & ((\aProcessor|ALU|Add0~57\) # (GND)))
-- \aProcessor|ALU|Add0~59\ = CARRY((!\aProcessor|ALU|Add0~57\) # (!\aProcessor|RA|Q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(29),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~57\,
	combout => \aProcessor|ALU|Add0~58_combout\,
	cout => \aProcessor|ALU|Add0~59\);

-- Location: LCCOMB_X32_Y12_N18
\aProcessor|ALU|Selector6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~10_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (((\aProcessor|ALU|Add0~58_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- ((\aProcessor|MuxB|ShiftRight0~29_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add0~58_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~29_combout\,
	combout => \aProcessor|ALU|Selector6~10_combout\);

-- Location: LCCOMB_X32_Y12_N4
\aProcessor|ALU|Selector6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~3_combout\ = (\aProcessor|ALU|Selector6~2_combout\) # ((!\aProcessor|ALU|Selector12~4_combout\ & \aProcessor|ALU|Selector6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector6~2_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Selector6~10_combout\,
	combout => \aProcessor|ALU|Selector6~3_combout\);

-- Location: LCCOMB_X31_Y12_N22
\aProcessor|ALU|Selector6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~4_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|ALU|Selector12~6_combout\)) # (!\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector6~3_combout\))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|ALU|Selector12~6_combout\,
	datac => \aProcessor|RA|Q\(30),
	datad => \aProcessor|ALU|Selector6~3_combout\,
	combout => \aProcessor|ALU|Selector6~4_combout\);

-- Location: LCCOMB_X31_Y13_N26
\aProcessor|ALU|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~58_combout\ = (\aProcessor|MuxB|ShiftRight0~29_combout\ & ((\aProcessor|RA|Q\(29) & (!\aProcessor|ALU|Add2~57\)) # (!\aProcessor|RA|Q\(29) & ((\aProcessor|ALU|Add2~57\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~29_combout\ & 
-- ((\aProcessor|RA|Q\(29) & (\aProcessor|ALU|Add2~57\ & VCC)) # (!\aProcessor|RA|Q\(29) & (!\aProcessor|ALU|Add2~57\))))
-- \aProcessor|ALU|Add2~59\ = CARRY((\aProcessor|MuxB|ShiftRight0~29_combout\ & ((!\aProcessor|ALU|Add2~57\) # (!\aProcessor|RA|Q\(29)))) # (!\aProcessor|MuxB|ShiftRight0~29_combout\ & (!\aProcessor|RA|Q\(29) & !\aProcessor|ALU|Add2~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datab => \aProcessor|RA|Q\(29),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~57\,
	combout => \aProcessor|ALU|Add2~58_combout\,
	cout => \aProcessor|ALU|Add2~59\);

-- Location: LCCOMB_X30_Y15_N30
\aProcessor|ALU|Selector6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(29) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~29_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(29) & \aProcessor|MuxB|ShiftRight0~29_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(29),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|MuxB|ShiftRight0~29_combout\,
	combout => \aProcessor|ALU|Selector6~5_combout\);

-- Location: LCCOMB_X30_Y15_N12
\aProcessor|ALU|Selector6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector6~5_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- ((\aProcessor|ALU|Selector6~5_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Add2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add2~58_combout\,
	datad => \aProcessor|ALU|Selector6~5_combout\,
	combout => \aProcessor|ALU|Selector6~6_combout\);

-- Location: LCCOMB_X31_Y12_N12
\aProcessor|ALU|Selector6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~7_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector6~4_combout\ & ((\aProcessor|ALU|Selector6~6_combout\))) # (!\aProcessor|ALU|Selector6~4_combout\ & (\aProcessor|RA|Q\(28))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|ALU|Selector6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|ALU|Selector6~4_combout\,
	datac => \aProcessor|RA|Q\(28),
	datad => \aProcessor|ALU|Selector6~6_combout\,
	combout => \aProcessor|ALU|Selector6~7_combout\);

-- Location: LCCOMB_X31_Y12_N26
\aProcessor|ALU|Selector6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~8_combout\ = (\aProcessor|ALU|Add1~58_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector6~7_combout\)))) # (!\aProcessor|ALU|Add1~58_combout\ & 
-- (\aProcessor|ALU|Selector34~7_combout\ & ((\aProcessor|ALU|Selector6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~58_combout\,
	datab => \aProcessor|ALU|Selector34~7_combout\,
	datac => \aProcessor|ALU|Selector34~6_combout\,
	datad => \aProcessor|ALU|Selector6~7_combout\,
	combout => \aProcessor|ALU|Selector6~8_combout\);

-- Location: LCCOMB_X31_Y12_N24
\aProcessor|ALU|Selector6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~9_combout\ = (\aProcessor|ALU|Selector6~8_combout\) # ((\aProcessor|ALU|Selector12~8_combout\ & \aProcessor|MuxB|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datad => \aProcessor|ALU|Selector6~8_combout\,
	combout => \aProcessor|ALU|Selector6~9_combout\);

-- Location: LCFF_X31_Y12_N25
\aProcessor|RZ|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector6~9_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(29));

-- Location: LCFF_X35_Y15_N3
\aProcessor|RY|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[29]~29_combout\,
	sdata => \aProcessor|RZ|Q\(29),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(29));

-- Location: LCCOMB_X30_Y10_N16
\aProcessor|RegFile|Mux92~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~34_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(13))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(13),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a2\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~34_combout\);

-- Location: LCFF_X30_Y10_N17
\aProcessor|RB|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~34_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(30));

-- Location: LCFF_X34_Y12_N1
\aProcessor|RM|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(30),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(30));

-- Location: LCCOMB_X34_Y12_N16
\Memory|RAM1|mem_bank~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~30_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~30_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~30_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(30),
	combout => \Memory|RAM1|mem_bank~30_combout\);

-- Location: LCCOMB_X35_Y12_N28
\aProcessor|RY|Q[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[30]~30_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~62_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~62_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~30_combout\,
	combout => \aProcessor|RY|Q[30]~30_combout\);

-- Location: LCCOMB_X30_Y10_N26
\aProcessor|MuxB|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~30_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|RB|Q\(30),
	datac => \aProcessor|CSG|SelectSignals|Extend\(0),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|MuxB|ShiftRight0~30_combout\);

-- Location: LCCOMB_X30_Y12_N12
\aProcessor|ALU|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~60_combout\ = ((\aProcessor|RA|Q\(30) $ (\aProcessor|MuxB|ShiftRight0~30_combout\ $ (!\aProcessor|ALU|Add1~59\)))) # (GND)
-- \aProcessor|ALU|Add1~61\ = CARRY((\aProcessor|RA|Q\(30) & ((\aProcessor|MuxB|ShiftRight0~30_combout\) # (!\aProcessor|ALU|Add1~59\))) # (!\aProcessor|RA|Q\(30) & (\aProcessor|MuxB|ShiftRight0~30_combout\ & !\aProcessor|ALU|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datab => \aProcessor|MuxB|ShiftRight0~30_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~59\,
	combout => \aProcessor|ALU|Add1~60_combout\,
	cout => \aProcessor|ALU|Add1~61\);

-- Location: LCCOMB_X30_Y10_N24
\aProcessor|ALU|Selector5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~10_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (!\aProcessor|ALU|Selector12~8_combout\ & (!\aProcessor|ALU|Selector12~9_combout\ & \aProcessor|ALU|Add1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector12~8_combout\,
	datac => \aProcessor|ALU|Selector12~9_combout\,
	datad => \aProcessor|ALU|Add1~60_combout\,
	combout => \aProcessor|ALU|Selector5~10_combout\);

-- Location: LCCOMB_X30_Y10_N4
\aProcessor|ALU|Selector5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~5_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|RA|Q\(29)) # (\aProcessor|ALU|Selector12~6_combout\)))) # (!\aProcessor|ALU|Selector12~3_combout\ & (\aProcessor|RA|Q\(31) & 
-- ((!\aProcessor|ALU|Selector12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(31),
	datab => \aProcessor|RA|Q\(29),
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector12~6_combout\,
	combout => \aProcessor|ALU|Selector5~5_combout\);

-- Location: LCCOMB_X31_Y10_N28
\aProcessor|ALU|Add3~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~60_combout\ = (\aProcessor|RA|Q\(30) & (!\aProcessor|ALU|Add3~59\ & VCC)) # (!\aProcessor|RA|Q\(30) & (\aProcessor|ALU|Add3~59\ $ (GND)))
-- \aProcessor|ALU|Add3~61\ = CARRY((!\aProcessor|RA|Q\(30) & !\aProcessor|ALU|Add3~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(30),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~59\,
	combout => \aProcessor|ALU|Add3~60_combout\,
	cout => \aProcessor|ALU|Add3~61\);

-- Location: LCCOMB_X30_Y10_N8
\aProcessor|ALU|Selector5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~3_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Add3~60_combout\))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|ALU|RZ~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~31_combout\,
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector12~4_combout\,
	datad => \aProcessor|ALU|Add3~60_combout\,
	combout => \aProcessor|ALU|Selector5~3_combout\);

-- Location: LCCOMB_X33_Y11_N28
\aProcessor|ALU|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~60_combout\ = (\aProcessor|RA|Q\(30) & (\aProcessor|ALU|Add0~59\ $ (GND))) # (!\aProcessor|RA|Q\(30) & (!\aProcessor|ALU|Add0~59\ & VCC))
-- \aProcessor|ALU|Add0~61\ = CARRY((\aProcessor|RA|Q\(30) & !\aProcessor|ALU|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~59\,
	combout => \aProcessor|ALU|Add0~60_combout\,
	cout => \aProcessor|ALU|Add0~61\);

-- Location: LCCOMB_X30_Y10_N14
\aProcessor|ALU|Selector5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~4_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Selector5~3_combout\ & (\aProcessor|RA|Q\(30))) # (!\aProcessor|ALU|Selector5~3_combout\ & ((\aProcessor|ALU|Add0~60_combout\))))) # 
-- (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|Selector5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datab => \aProcessor|ALU|Selector12~5_combout\,
	datac => \aProcessor|ALU|Selector5~3_combout\,
	datad => \aProcessor|ALU|Add0~60_combout\,
	combout => \aProcessor|ALU|Selector5~4_combout\);

-- Location: LCCOMB_X30_Y10_N18
\aProcessor|ALU|Selector5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(30) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~30_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|RA|Q\(30) & \aProcessor|MuxB|ShiftRight0~30_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~30_combout\,
	combout => \aProcessor|ALU|Selector5~6_combout\);

-- Location: LCCOMB_X31_Y13_N28
\aProcessor|ALU|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~60_combout\ = ((\aProcessor|MuxB|ShiftRight0~30_combout\ $ (\aProcessor|RA|Q\(30) $ (\aProcessor|ALU|Add2~59\)))) # (GND)
-- \aProcessor|ALU|Add2~61\ = CARRY((\aProcessor|MuxB|ShiftRight0~30_combout\ & (\aProcessor|RA|Q\(30) & !\aProcessor|ALU|Add2~59\)) # (!\aProcessor|MuxB|ShiftRight0~30_combout\ & ((\aProcessor|RA|Q\(30)) # (!\aProcessor|ALU|Add2~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~30_combout\,
	datab => \aProcessor|RA|Q\(30),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~59\,
	combout => \aProcessor|ALU|Add2~60_combout\,
	cout => \aProcessor|ALU|Add2~61\);

-- Location: LCCOMB_X30_Y10_N12
\aProcessor|ALU|Selector5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~7_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Selector5~6_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|ALU|Selector5~6_combout\)) 
-- # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|ALU|Selector5~6_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add2~60_combout\,
	combout => \aProcessor|ALU|Selector5~7_combout\);

-- Location: LCCOMB_X30_Y10_N22
\aProcessor|ALU|Selector5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~8_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & ((\aProcessor|ALU|Selector5~5_combout\ & ((\aProcessor|ALU|Selector5~7_combout\))) # (!\aProcessor|ALU|Selector5~5_combout\ & (\aProcessor|ALU|Selector5~4_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|ALU|Selector5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|ALU|Selector5~5_combout\,
	datac => \aProcessor|ALU|Selector5~4_combout\,
	datad => \aProcessor|ALU|Selector5~7_combout\,
	combout => \aProcessor|ALU|Selector5~8_combout\);

-- Location: LCCOMB_X30_Y10_N0
\aProcessor|ALU|Selector5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~9_combout\ = (\aProcessor|ALU|Selector5~2_combout\) # ((\aProcessor|ALU|Selector5~10_combout\) # ((\aProcessor|ALU|Selector34~7_combout\ & \aProcessor|ALU|Selector5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector5~2_combout\,
	datab => \aProcessor|ALU|Selector34~7_combout\,
	datac => \aProcessor|ALU|Selector5~10_combout\,
	datad => \aProcessor|ALU|Selector5~8_combout\,
	combout => \aProcessor|ALU|Selector5~9_combout\);

-- Location: LCFF_X30_Y10_N1
\aProcessor|RZ|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector5~9_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(30));

-- Location: LCFF_X35_Y12_N29
\aProcessor|RY|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[30]~30_combout\,
	sdata => \aProcessor|RZ|Q\(30),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(30));

-- Location: LCCOMB_X28_Y12_N24
\aProcessor|RegFile|Mux92~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~35_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(12))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_0_bypass\(12),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a1\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~35_combout\);

-- Location: LCFF_X28_Y12_N25
\aProcessor|RB|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~35_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(31));

-- Location: LCCOMB_X36_Y11_N28
\aProcessor|RM|Q[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[31]~feeder_combout\ = \aProcessor|RB|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(31),
	combout => \aProcessor|RM|Q[31]~feeder_combout\);

-- Location: LCFF_X36_Y11_N29
\aProcessor|RM|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[31]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(31));

-- Location: LCCOMB_X36_Y11_N30
\Memory|RAM1|mem_bank~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~31_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~31_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~31_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(31),
	combout => \Memory|RAM1|mem_bank~31_combout\);

-- Location: LCCOMB_X36_Y11_N12
\aProcessor|RY|Q[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[31]~31_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~63_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~63_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~31_combout\,
	combout => \aProcessor|RY|Q[31]~31_combout\);

-- Location: LCCOMB_X29_Y12_N30
\aProcessor|MuxB|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~31_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & (!\aProcessor|CSG|SelectSignals|Extend\(0)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|CSG|SelectSignals|Extend\(0),
	datad => \aProcessor|RB|Q\(31),
	combout => \aProcessor|MuxB|ShiftRight0~31_combout\);

-- Location: LCCOMB_X29_Y11_N10
\aProcessor|RegFile|Mux60~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux60~35_combout\ = (\aProcessor|RegFile|Mux60~3_combout\ & (\aProcessor|RegFile|R_rtl_0_bypass\(12))) # (!\aProcessor|RegFile|Mux60~3_combout\ & ((\aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R_rtl_0_bypass\(12),
	datab => \aProcessor|RegFile|Mux60~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_0|auto_generated|ram_block1a1\,
	combout => \aProcessor|RegFile|Mux60~35_combout\);

-- Location: LCFF_X29_Y11_N11
\aProcessor|RA|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux60~35_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(31));

-- Location: LCCOMB_X29_Y12_N24
\aProcessor|ALU|Selector4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(31) $ (((\aProcessor|MuxB|ShiftRight0~31_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|MuxB|ShiftRight0~31_combout\ & \aProcessor|RA|Q\(31))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datac => \aProcessor|RA|Q\(31),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector4~6_combout\);

-- Location: LCCOMB_X29_Y12_N2
\aProcessor|ALU|Selector4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~7_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|RA|Q\(31)) # ((\aProcessor|ALU|Selector4~6_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datab => \aProcessor|RA|Q\(31),
	datac => \aProcessor|ALU|Selector4~6_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector4~7_combout\);

-- Location: LCCOMB_X29_Y12_N20
\aProcessor|ALU|Selector4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~8_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|ALU|Selector4~7_combout\ & ((\aProcessor|ALU|Selector4~6_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Selector4~6_combout\,
	datad => \aProcessor|ALU|Selector4~7_combout\,
	combout => \aProcessor|ALU|Selector4~8_combout\);

-- Location: LCCOMB_X33_Y11_N30
\aProcessor|ALU|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~62_combout\ = \aProcessor|ALU|Add0~61\ $ (\aProcessor|RA|Q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RA|Q\(31),
	cin => \aProcessor|ALU|Add0~61\,
	combout => \aProcessor|ALU|Add0~62_combout\);

-- Location: LCCOMB_X31_Y10_N30
\aProcessor|ALU|Add3~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~62_combout\ = \aProcessor|ALU|Add3~61\ $ (!\aProcessor|RA|Q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RA|Q\(31),
	cin => \aProcessor|ALU|Add3~61\,
	combout => \aProcessor|ALU|Add3~62_combout\);

-- Location: LCCOMB_X30_Y12_N14
\aProcessor|ALU|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~62_combout\ = (\aProcessor|MuxB|ShiftRight0~31_combout\ & ((\aProcessor|RA|Q\(31) & (\aProcessor|ALU|Add1~61\ & VCC)) # (!\aProcessor|RA|Q\(31) & (!\aProcessor|ALU|Add1~61\)))) # (!\aProcessor|MuxB|ShiftRight0~31_combout\ & 
-- ((\aProcessor|RA|Q\(31) & (!\aProcessor|ALU|Add1~61\)) # (!\aProcessor|RA|Q\(31) & ((\aProcessor|ALU|Add1~61\) # (GND)))))
-- \aProcessor|ALU|Add1~63\ = CARRY((\aProcessor|MuxB|ShiftRight0~31_combout\ & (!\aProcessor|RA|Q\(31) & !\aProcessor|ALU|Add1~61\)) # (!\aProcessor|MuxB|ShiftRight0~31_combout\ & ((!\aProcessor|ALU|Add1~61\) # (!\aProcessor|RA|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datab => \aProcessor|RA|Q\(31),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~61\,
	combout => \aProcessor|ALU|Add1~62_combout\,
	cout => \aProcessor|ALU|Add1~63\);

-- Location: LCCOMB_X31_Y12_N2
\aProcessor|ALU|Selector4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~10_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Add3~62_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Add1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add3~62_combout\,
	datad => \aProcessor|ALU|Add1~62_combout\,
	combout => \aProcessor|ALU|Selector4~10_combout\);

-- Location: LCCOMB_X31_Y12_N16
\aProcessor|ALU|Selector4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~11_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector4~10_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2)) # 
-- ((\aProcessor|ALU|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Add0~62_combout\,
	datad => \aProcessor|ALU|Selector4~10_combout\,
	combout => \aProcessor|ALU|Selector4~11_combout\);

-- Location: LCCOMB_X31_Y13_N30
\aProcessor|ALU|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~62_combout\ = \aProcessor|RA|Q\(31) $ (\aProcessor|ALU|Add2~61\ $ (!\aProcessor|MuxB|ShiftRight0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(31),
	datad => \aProcessor|MuxB|ShiftRight0~31_combout\,
	cin => \aProcessor|ALU|Add2~61\,
	combout => \aProcessor|ALU|Add2~62_combout\);

-- Location: LCCOMB_X31_Y12_N0
\aProcessor|ALU|Selector4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~9_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(2)) # (\aProcessor|ALU|Add2~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Add2~62_combout\,
	combout => \aProcessor|ALU|Selector4~9_combout\);

-- Location: LCCOMB_X31_Y12_N30
\aProcessor|ALU|Selector4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~12_combout\ = (\aProcessor|ALU|Selector4~8_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|ALU|Selector4~9_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (\aProcessor|ALU|Selector4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|ALU|Selector4~8_combout\,
	datac => \aProcessor|ALU|Selector4~11_combout\,
	datad => \aProcessor|ALU|Selector4~9_combout\,
	combout => \aProcessor|ALU|Selector4~12_combout\);

-- Location: LCCOMB_X30_Y12_N30
\aProcessor|ALU|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add1~62_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|RB|Q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(31),
	datac => \aProcessor|ALU|Add1~62_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector4~4_combout\);

-- Location: LCCOMB_X30_Y12_N24
\aProcessor|ALU|WideOr3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|WideOr3~1_combout\ = (\aProcessor|ALU|WideOr3~0_combout\) # (\aProcessor|CSG|SelectSignals|B_Select~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|WideOr3~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|WideOr3~1_combout\);

-- Location: LCCOMB_X30_Y12_N16
\aProcessor|ALU|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~64_combout\ = !\aProcessor|ALU|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \aProcessor|ALU|Add1~63\,
	combout => \aProcessor|ALU|Add1~64_combout\);

-- Location: LCCOMB_X29_Y12_N16
\aProcessor|ALU|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector1~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector1~1_combout\);

-- Location: LCCOMB_X29_Y12_N10
\aProcessor|ALU|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector1~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (\aProcessor|CSG|SelectSignals|ALU_Op\(2) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector1~0_combout\);

-- Location: LCCOMB_X29_Y12_N14
\aProcessor|ALU|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector1~2_combout\ = (\aProcessor|ALU|Selector1~1_combout\ & (((\aProcessor|RA|Q\(0)) # (!\aProcessor|ALU|Selector1~0_combout\)))) # (!\aProcessor|ALU|Selector1~1_combout\ & (\aProcessor|RA|Q\(31) & 
-- ((\aProcessor|ALU|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(31),
	datab => \aProcessor|RA|Q\(0),
	datac => \aProcessor|ALU|Selector1~1_combout\,
	datad => \aProcessor|ALU|Selector1~0_combout\,
	combout => \aProcessor|ALU|Selector1~2_combout\);

-- Location: LCCOMB_X30_Y12_N22
\aProcessor|ALU|Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector1~3_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|ALU|Selector1~2_combout\ & ((\aProcessor|ALU|Selector1~0_combout\) # (\aProcessor|ALU|Add1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector1~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Add1~64_combout\,
	datad => \aProcessor|ALU|Selector1~2_combout\,
	combout => \aProcessor|ALU|Selector1~3_combout\);

-- Location: LCCOMB_X30_Y12_N26
\aProcessor|ALU|CARRY_FLAG\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|CARRY_FLAG~combout\ = (\aProcessor|ALU|WideOr3~1_combout\ & (\aProcessor|ALU|CARRY_FLAG~combout\)) # (!\aProcessor|ALU|WideOr3~1_combout\ & ((\aProcessor|ALU|Selector1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|CARRY_FLAG~combout\,
	datac => \aProcessor|ALU|WideOr3~1_combout\,
	datad => \aProcessor|ALU|Selector1~3_combout\,
	combout => \aProcessor|ALU|CARRY_FLAG~combout\);

-- Location: LCCOMB_X30_Y12_N18
\aProcessor|ALU|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~2_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(31))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|CARRY_FLAG~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|RA|Q\(31),
	datad => \aProcessor|ALU|CARRY_FLAG~combout\,
	combout => \aProcessor|ALU|Selector4~2_combout\);

-- Location: LCCOMB_X31_Y12_N28
\aProcessor|ALU|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector4~2_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|RA|Q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector4~2_combout\,
	combout => \aProcessor|ALU|Selector4~3_combout\);

-- Location: LCCOMB_X31_Y12_N18
\aProcessor|ALU|Selector4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|ALU|Selector4~4_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- ((\aProcessor|ALU|Selector4~3_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Selector4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Selector4~4_combout\,
	datad => \aProcessor|ALU|Selector4~3_combout\,
	combout => \aProcessor|ALU|Selector4~5_combout\);

-- Location: LCCOMB_X31_Y12_N10
\aProcessor|ALU|Selector4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~14_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & \aProcessor|ALU|Selector4~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Selector4~5_combout\,
	combout => \aProcessor|ALU|Selector4~14_combout\);

-- Location: LCCOMB_X31_Y12_N6
\aProcessor|ALU|Selector4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~13_combout\ = (\aProcessor|ALU|Selector4~12_combout\) # ((\aProcessor|ALU|Selector4~14_combout\) # ((\aProcessor|MuxB|ShiftRight0~31_combout\ & \aProcessor|ALU|Selector12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datab => \aProcessor|ALU|Selector4~12_combout\,
	datac => \aProcessor|ALU|Selector12~2_combout\,
	datad => \aProcessor|ALU|Selector4~14_combout\,
	combout => \aProcessor|ALU|Selector4~13_combout\);

-- Location: LCFF_X31_Y12_N7
\aProcessor|RZ|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector4~13_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(31));

-- Location: LCFF_X36_Y11_N13
\aProcessor|RY|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[31]~31_combout\,
	sdata => \aProcessor|RZ|Q\(31),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(31));

-- Location: LCCOMB_X30_Y16_N14
\aProcessor|RegFile|Mux92~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~7_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(11))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux92~3_combout\,
	datac => \aProcessor|RegFile|R_rtl_1_bypass\(11),
	datad => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	combout => \aProcessor|RegFile|Mux92~7_combout\);

-- Location: LCFF_X30_Y16_N15
\aProcessor|RB|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|Mux92~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(3));

-- Location: LCFF_X36_Y15_N29
\aProcessor|RM|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(3),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(3));

-- Location: LCCOMB_X36_Y15_N30
\Memory|RAM1|mem_bank~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~35_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(3)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~35_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(3),
	combout => \Memory|RAM1|mem_bank~35_combout\);

-- Location: LCCOMB_X36_Y15_N20
\Memory|RAM1|mem_bank~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~3_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~3_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~3_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(3),
	combout => \Memory|RAM1|mem_bank~3_combout\);

-- Location: LCCOMB_X35_Y15_N12
\aProcessor|RY|Q[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[3]~3_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~35_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~35_combout\,
	datad => \Memory|RAM1|mem_bank~3_combout\,
	combout => \aProcessor|RY|Q[3]~3_combout\);

-- Location: LCCOMB_X31_Y16_N8
\aProcessor|ALU|Selector32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|RZ~5_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(2))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (((!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & \aProcessor|ALU|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~5_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|ALU|Add2~6_combout\,
	combout => \aProcessor|ALU|Selector32~5_combout\);

-- Location: LCCOMB_X31_Y16_N26
\aProcessor|ALU|Selector32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|RA|Q\(3) $ (((\aProcessor|MuxB|ShiftRight0~3_combout\) # (\aProcessor|ALU|Selector32~5_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((\aProcessor|ALU|Selector32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|MuxB|ShiftRight0~3_combout\,
	datac => \aProcessor|ALU|Selector32~5_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector32~6_combout\);

-- Location: LCCOMB_X30_Y16_N26
\aProcessor|ALU|RZ~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~4_combout\ = (\aProcessor|RA|Q\(3)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(9)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RB|Q\(3),
	datac => \aProcessor|RA|Q\(3),
	datad => \aProcessor|IR|Q\(9),
	combout => \aProcessor|ALU|RZ~4_combout\);

-- Location: LCCOMB_X34_Y16_N26
\aProcessor|ALU|Selector32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~2_combout\ = (\aProcessor|ALU|Selector12~5_combout\ & ((\aProcessor|ALU|Add0~6_combout\) # ((\aProcessor|ALU|Selector12~4_combout\)))) # (!\aProcessor|ALU|Selector12~5_combout\ & (((\aProcessor|ALU|RZ~4_combout\ & 
-- !\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~5_combout\,
	datab => \aProcessor|ALU|Add0~6_combout\,
	datac => \aProcessor|ALU|RZ~4_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector32~2_combout\);

-- Location: LCCOMB_X34_Y16_N8
\aProcessor|ALU|Selector32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~3_combout\ = (\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector32~2_combout\ & ((\aProcessor|RA|Q\(3)))) # (!\aProcessor|ALU|Selector32~2_combout\ & (\aProcessor|ALU|Add3~6_combout\)))) # 
-- (!\aProcessor|ALU|Selector12~4_combout\ & (((\aProcessor|ALU|Selector32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~6_combout\,
	datab => \aProcessor|ALU|Selector12~4_combout\,
	datac => \aProcessor|RA|Q\(3),
	datad => \aProcessor|ALU|Selector32~2_combout\,
	combout => \aProcessor|ALU|Selector32~3_combout\);

-- Location: LCCOMB_X34_Y16_N18
\aProcessor|ALU|Selector32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~4_combout\ = (\aProcessor|ALU|Selector12~6_combout\ & (((\aProcessor|ALU|Selector32~3_combout\) # (\aProcessor|ALU|Selector12~3_combout\)))) # (!\aProcessor|ALU|Selector12~6_combout\ & (\aProcessor|RA|Q\(4) & 
-- ((!\aProcessor|ALU|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~6_combout\,
	datab => \aProcessor|RA|Q\(4),
	datac => \aProcessor|ALU|Selector32~3_combout\,
	datad => \aProcessor|ALU|Selector12~3_combout\,
	combout => \aProcessor|ALU|Selector32~4_combout\);

-- Location: LCCOMB_X34_Y16_N24
\aProcessor|ALU|Selector32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~7_combout\ = (\aProcessor|ALU|Selector12~3_combout\ & ((\aProcessor|ALU|Selector32~4_combout\ & ((\aProcessor|ALU|Selector32~6_combout\))) # (!\aProcessor|ALU|Selector32~4_combout\ & (\aProcessor|RA|Q\(2))))) # 
-- (!\aProcessor|ALU|Selector12~3_combout\ & (((\aProcessor|ALU|Selector32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~3_combout\,
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|ALU|Selector32~6_combout\,
	datad => \aProcessor|ALU|Selector32~4_combout\,
	combout => \aProcessor|ALU|Selector32~7_combout\);

-- Location: LCCOMB_X34_Y16_N30
\aProcessor|ALU|Selector32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~8_combout\ = (\aProcessor|ALU|Add1~6_combout\ & ((\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|ALU|Selector32~7_combout\ & \aProcessor|ALU|Selector34~7_combout\)))) # (!\aProcessor|ALU|Add1~6_combout\ & 
-- (((\aProcessor|ALU|Selector32~7_combout\ & \aProcessor|ALU|Selector34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~6_combout\,
	datab => \aProcessor|ALU|Selector34~6_combout\,
	datac => \aProcessor|ALU|Selector32~7_combout\,
	datad => \aProcessor|ALU|Selector34~7_combout\,
	combout => \aProcessor|ALU|Selector32~8_combout\);

-- Location: LCCOMB_X34_Y16_N4
\aProcessor|ALU|Selector32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~9_combout\ = (\aProcessor|ALU|Selector32~8_combout\) # ((\aProcessor|MuxB|ShiftRight0~3_combout\ & \aProcessor|ALU|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~3_combout\,
	datac => \aProcessor|ALU|Selector12~8_combout\,
	datad => \aProcessor|ALU|Selector32~8_combout\,
	combout => \aProcessor|ALU|Selector32~9_combout\);

-- Location: LCFF_X34_Y16_N5
\aProcessor|RZ|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector32~9_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(3));

-- Location: LCFF_X35_Y15_N13
\aProcessor|RY|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[3]~3_combout\,
	sdata => \aProcessor|RZ|Q\(3),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(3));

-- Location: LCCOMB_X28_Y12_N8
\aProcessor|RegFile|Mux92~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux92~4_combout\ = (\aProcessor|RegFile|Mux92~3_combout\ & (\aProcessor|RegFile|R_rtl_1_bypass\(42))) # (!\aProcessor|RegFile|Mux92~3_combout\ & ((\aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R_rtl_1_bypass\(42),
	datac => \aProcessor|RegFile|R_rtl_1|auto_generated|ram_block1a31\,
	datad => \aProcessor|RegFile|Mux92~3_combout\,
	combout => \aProcessor|RegFile|Mux92~4_combout\);

-- Location: LCFF_X30_Y14_N9
\aProcessor|RB|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|Mux92~4_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(0));

-- Location: LCCOMB_X27_Y10_N28
\aProcessor|RM|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[0]~feeder_combout\ = \aProcessor|RB|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RB|Q\(0),
	combout => \aProcessor|RM|Q[0]~feeder_combout\);

-- Location: LCFF_X27_Y10_N29
\aProcessor|RM|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[0]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(0));

-- Location: LCCOMB_X27_Y10_N14
\Memory|RAM1|mem_bank~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~32_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(0)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~32_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(0),
	combout => \Memory|RAM1|mem_bank~32_combout\);

-- Location: LCCOMB_X27_Y10_N16
\aProcessor|RY|Q[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[0]~0_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~32_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~0_combout\,
	datab => \Memory|RAM1|mem_bank~32_combout\,
	datad => \aProcessor|InstAddGen|PC\(0),
	combout => \aProcessor|RY|Q[0]~0_combout\);

-- Location: LCCOMB_X29_Y12_N0
\aProcessor|ALU|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add1~0_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|ALU|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Add0~0_combout\,
	datac => \aProcessor|ALU|Add1~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector32~1_combout\);

-- Location: LCCOMB_X29_Y12_N26
\aProcessor|ALU|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|MuxB|ShiftRight0~0_combout\ & (\aProcessor|RA|Q\(0)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~0_combout\,
	datab => \aProcessor|RA|Q\(0),
	datac => \aProcessor|ALU|Add2~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector32~0_combout\);

-- Location: LCCOMB_X29_Y12_N6
\aProcessor|ALU|Selector35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(3)) # (\aProcessor|ALU|Selector32~0_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (\aProcessor|ALU|Selector32~1_combout\ & (!\aProcessor|CSG|SelectSignals|ALU_Op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|ALU|Selector32~1_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|ALU|Selector32~0_combout\,
	combout => \aProcessor|ALU|Selector35~4_combout\);

-- Location: LCCOMB_X29_Y12_N8
\aProcessor|ALU|Selector35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (\aProcessor|RA|Q\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (!\aProcessor|ALU|Selector35~4_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & 
-- (((\aProcessor|ALU|Selector35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|ALU|Selector35~4_combout\,
	combout => \aProcessor|ALU|Selector35~5_combout\);

-- Location: LCCOMB_X29_Y12_N22
\aProcessor|ALU|Selector35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~2_combout\ = (\aProcessor|RA|Q\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3) $ (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(0) & 
-- (\aProcessor|CSG|SelectSignals|ALU_Op\(1) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(3) & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector35~2_combout\);

-- Location: LCCOMB_X29_Y12_N4
\aProcessor|ALU|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|RA|Q\(0)) # (\aProcessor|CSG|SelectSignals|ALU_Op\(3)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (!\aProcessor|RA|Q\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector35~1_combout\);

-- Location: LCCOMB_X29_Y12_N28
\aProcessor|ALU|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|ALU|Add1~0_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|ALU|CARRY_FLAG~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|ALU|CARRY_FLAG~combout\,
	datad => \aProcessor|ALU|Add1~0_combout\,
	combout => \aProcessor|ALU|Selector35~0_combout\);

-- Location: LCCOMB_X29_Y12_N12
\aProcessor|ALU|Selector35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~3_combout\ = (\aProcessor|ALU|Selector35~2_combout\ & (((\aProcessor|ALU|Selector35~0_combout\) # (!\aProcessor|ALU|Selector35~1_combout\)))) # (!\aProcessor|ALU|Selector35~2_combout\ & (\aProcessor|MuxB|ShiftRight0~0_combout\ & 
-- (!\aProcessor|ALU|Selector35~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~0_combout\,
	datab => \aProcessor|ALU|Selector35~2_combout\,
	datac => \aProcessor|ALU|Selector35~1_combout\,
	datad => \aProcessor|ALU|Selector35~0_combout\,
	combout => \aProcessor|ALU|Selector35~3_combout\);

-- Location: LCCOMB_X29_Y12_N18
\aProcessor|ALU|Selector35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Selector35~3_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (\aProcessor|ALU|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Selector35~5_combout\,
	datad => \aProcessor|ALU|Selector35~3_combout\,
	combout => \aProcessor|ALU|Selector35~6_combout\);

-- Location: LCCOMB_X30_Y12_N20
\aProcessor|ALU|Selector35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~7_combout\ = (\aProcessor|ALU|Selector35~6_combout\) # ((\aProcessor|ALU|Selector12~2_combout\ & \aProcessor|IR|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector12~2_combout\,
	datab => \aProcessor|IR|Q\(6),
	datad => \aProcessor|ALU|Selector35~6_combout\,
	combout => \aProcessor|ALU|Selector35~7_combout\);

-- Location: LCFF_X30_Y12_N21
\aProcessor|RZ|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector35~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(0));

-- Location: LCFF_X27_Y10_N17
\aProcessor|RY|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[0]~0_combout\,
	sdata => \aProcessor|RZ|Q\(0),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(0));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(0),
	combout => \switch~combout\(0));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(1),
	combout => \switch~combout\(1));

-- Location: LCFF_X29_Y12_N29
\aProcessor|CCR|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|ALU|CARRY_FLAG~combout\,
	sload => VCC,
	ena => \aProcessor|CSG|DecodeInst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(0));

-- Location: LCCOMB_X28_Y10_N10
\aProcessor|displayAll|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~17_combout\ = (\switch~combout\(0) & (\switch~combout\(1))) # (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|CCR|Q\(0))) # (!\switch~combout\(1) & ((\aProcessor|RM|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|CCR|Q\(0),
	datad => \aProcessor|RM|Q\(0),
	combout => \aProcessor|displayAll|Mux28~17_combout\);

-- Location: LCCOMB_X28_Y10_N4
\aProcessor|displayAll|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~18_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~17_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(0))) # (!\aProcessor|displayAll|Mux28~17_combout\ & ((\aProcessor|RY|Q\(0)))))) # 
-- (!\switch~combout\(0) & (((\aProcessor|displayAll|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(0),
	datab => \aProcessor|RY|Q\(0),
	datac => \switch~combout\(0),
	datad => \aProcessor|displayAll|Mux28~17_combout\,
	combout => \aProcessor|displayAll|Mux28~18_combout\);

-- Location: LCCOMB_X28_Y10_N12
\aProcessor|displayAll|Mux28~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~23_combout\ = (\switch~combout\(0) & (!\switch~combout\(1))) # (!\switch~combout\(0) & (\switch~combout\(1) & !\aProcessor|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|Decoder0~0_combout\,
	combout => \aProcessor|displayAll|Mux28~23_combout\);

-- Location: LCCOMB_X28_Y10_N26
\aProcessor|displayAll|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~4_combout\ = (\aProcessor|displayAll|Mux31~3_combout\ & (((\aProcessor|displayAll|Mux28~23_combout\) # (!\switch~combout\(3))))) # (!\aProcessor|displayAll|Mux31~3_combout\ & (\aProcessor|displayAll|Mux28~18_combout\ & 
-- (\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~3_combout\,
	datab => \aProcessor|displayAll|Mux28~18_combout\,
	datac => \switch~combout\(3),
	datad => \aProcessor|displayAll|Mux28~23_combout\,
	combout => \aProcessor|displayAll|Mux31~4_combout\);

-- Location: LCCOMB_X28_Y10_N8
\aProcessor|displayAll|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~5_combout\ = (\aProcessor|displayAll|Mux31~2_combout\) # ((\aProcessor|displayAll|Mux31~4_combout\ & (!\debounceit1|PB_state~regout\ & !\switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~2_combout\,
	datab => \aProcessor|displayAll|Mux31~4_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux31~5_combout\);

-- Location: CLKCTRL_G15
\aProcessor|CSG|DecodeInst|Equal0~2clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \aProcessor|CSG|DecodeInst|Equal0~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \aProcessor|CSG|DecodeInst|Equal0~2clkctrl_outclk\);

-- Location: LCCOMB_X33_Y15_N14
\aProcessor|ALU|Equal18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~5_combout\ = (!\aProcessor|ALU|Selector20~11_combout\ & (!\aProcessor|ALU|Selector19~7_combout\ & (!\aProcessor|ALU|Selector22~11_combout\ & !\aProcessor|ALU|Selector21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector20~11_combout\,
	datab => \aProcessor|ALU|Selector19~7_combout\,
	datac => \aProcessor|ALU|Selector22~11_combout\,
	datad => \aProcessor|ALU|Selector21~10_combout\,
	combout => \aProcessor|ALU|Equal18~5_combout\);

-- Location: LCCOMB_X34_Y16_N14
\aProcessor|ALU|Equal18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~0_combout\ = (!\aProcessor|ALU|Selector33~7_combout\ & (!\aProcessor|ALU|Selector32~9_combout\ & (!\aProcessor|ALU|Selector34~9_combout\ & !\aProcessor|ALU|Selector31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector33~7_combout\,
	datab => \aProcessor|ALU|Selector32~9_combout\,
	datac => \aProcessor|ALU|Selector34~9_combout\,
	datad => \aProcessor|ALU|Selector31~7_combout\,
	combout => \aProcessor|ALU|Equal18~0_combout\);

-- Location: LCCOMB_X34_Y15_N30
\aProcessor|ALU|Equal18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~1_combout\ = (!\aProcessor|ALU|Selector30~7_combout\ & (!\aProcessor|ALU|Selector27~7_combout\ & (!\aProcessor|ALU|Selector29~7_combout\ & !\aProcessor|ALU|Selector28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector30~7_combout\,
	datab => \aProcessor|ALU|Selector27~7_combout\,
	datac => \aProcessor|ALU|Selector29~7_combout\,
	datad => \aProcessor|ALU|Selector28~7_combout\,
	combout => \aProcessor|ALU|Equal18~1_combout\);

-- Location: LCCOMB_X33_Y15_N8
\aProcessor|ALU|Equal18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~6_combout\ = (\aProcessor|ALU|Equal18~4_combout\ & (\aProcessor|ALU|Equal18~5_combout\ & (\aProcessor|ALU|Equal18~0_combout\ & \aProcessor|ALU|Equal18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Equal18~4_combout\,
	datab => \aProcessor|ALU|Equal18~5_combout\,
	datac => \aProcessor|ALU|Equal18~0_combout\,
	datad => \aProcessor|ALU|Equal18~1_combout\,
	combout => \aProcessor|ALU|Equal18~6_combout\);

-- Location: LCCOMB_X31_Y15_N20
\aProcessor|ALU|Equal18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~10_combout\ = (!\aProcessor|ALU|Selector8~9_combout\ & (!\aProcessor|ALU|Selector9~7_combout\ & (!\aProcessor|ALU|Selector7~7_combout\ & !\aProcessor|ALU|Selector10~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector8~9_combout\,
	datab => \aProcessor|ALU|Selector9~7_combout\,
	datac => \aProcessor|ALU|Selector7~7_combout\,
	datad => \aProcessor|ALU|Selector10~9_combout\,
	combout => \aProcessor|ALU|Equal18~10_combout\);

-- Location: LCCOMB_X31_Y12_N8
\aProcessor|ALU|Equal18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~11_combout\ = (\aProcessor|MuxB|ShiftRight0~31_combout\ & (!\aProcessor|ALU|Selector12~2_combout\ & ((!\aProcessor|ALU|Selector12~8_combout\) # (!\aProcessor|MuxB|ShiftRight0~29_combout\)))) # 
-- (!\aProcessor|MuxB|ShiftRight0~31_combout\ & (((!\aProcessor|ALU|Selector12~8_combout\)) # (!\aProcessor|MuxB|ShiftRight0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datac => \aProcessor|ALU|Selector12~2_combout\,
	datad => \aProcessor|ALU|Selector12~8_combout\,
	combout => \aProcessor|ALU|Equal18~11_combout\);

-- Location: LCCOMB_X31_Y12_N14
\aProcessor|ALU|Equal18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~12_combout\ = (\aProcessor|ALU|Equal18~11_combout\ & (!\aProcessor|ALU|Selector35~7_combout\ & !\aProcessor|ALU|Selector4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Equal18~11_combout\,
	datac => \aProcessor|ALU|Selector35~7_combout\,
	datad => \aProcessor|ALU|Selector4~14_combout\,
	combout => \aProcessor|ALU|Equal18~12_combout\);

-- Location: LCCOMB_X31_Y12_N4
\aProcessor|ALU|Equal18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~13_combout\ = (!\aProcessor|ALU|Selector5~9_combout\ & (!\aProcessor|ALU|Selector4~12_combout\ & (\aProcessor|ALU|Equal18~12_combout\ & !\aProcessor|ALU|Selector6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector5~9_combout\,
	datab => \aProcessor|ALU|Selector4~12_combout\,
	datac => \aProcessor|ALU|Equal18~12_combout\,
	datad => \aProcessor|ALU|Selector6~8_combout\,
	combout => \aProcessor|ALU|Equal18~13_combout\);

-- Location: LCCOMB_X32_Y15_N12
\aProcessor|ALU|Equal18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~14_combout\ = (\aProcessor|ALU|Equal18~9_combout\ & (\aProcessor|ALU|Equal18~6_combout\ & (\aProcessor|ALU|Equal18~10_combout\ & \aProcessor|ALU|Equal18~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Equal18~9_combout\,
	datab => \aProcessor|ALU|Equal18~6_combout\,
	datac => \aProcessor|ALU|Equal18~10_combout\,
	datad => \aProcessor|ALU|Equal18~13_combout\,
	combout => \aProcessor|ALU|Equal18~14_combout\);

-- Location: LCCOMB_X32_Y15_N16
\aProcessor|ALU|ZERO_FLAG\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|ZERO_FLAG~combout\ = (GLOBAL(\aProcessor|CSG|DecodeInst|Equal0~2clkctrl_outclk\) & ((\aProcessor|ALU|Equal18~14_combout\))) # (!GLOBAL(\aProcessor|CSG|DecodeInst|Equal0~2clkctrl_outclk\) & (\aProcessor|ALU|ZERO_FLAG~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|ZERO_FLAG~combout\,
	datac => \aProcessor|CSG|DecodeInst|Equal0~2clkctrl_outclk\,
	datad => \aProcessor|ALU|Equal18~14_combout\,
	combout => \aProcessor|ALU|ZERO_FLAG~combout\);

-- Location: LCFF_X32_Y15_N17
\aProcessor|CCR|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|ZERO_FLAG~combout\,
	ena => \aProcessor|CSG|DecodeInst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(3));

-- Location: LCCOMB_X33_Y17_N4
\aProcessor|displayAll|Mux28~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~42_combout\ = (\switch~combout\(1) & (((\switch~combout\(0)) # (\aProcessor|CCR|Q\(3))))) # (!\switch~combout\(1) & (\aProcessor|RM|Q\(3) & (!\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(3),
	datab => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \aProcessor|CCR|Q\(3),
	combout => \aProcessor|displayAll|Mux28~42_combout\);

-- Location: LCCOMB_X27_Y11_N4
\aProcessor|displayAll|Mux28~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~43_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~42_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(3)))) # (!\aProcessor|displayAll|Mux28~42_combout\ & (\aProcessor|RY|Q\(3))))) # 
-- (!\switch~combout\(0) & (((\aProcessor|displayAll|Mux28~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(3),
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(3),
	datac => \switch~combout\(0),
	datad => \aProcessor|displayAll|Mux28~42_combout\,
	combout => \aProcessor|displayAll|Mux28~43_combout\);

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(2),
	combout => \switch~combout\(2));

-- Location: LCCOMB_X27_Y11_N26
\aProcessor|displayAll|Mux28~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~44_combout\ = (\switch~combout\(4)) # ((\aProcessor|displayAll|Mux28~43_combout\ & !\switch~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux28~43_combout\,
	datac => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux28~44_combout\);

-- Location: LCCOMB_X27_Y11_N2
\aProcessor|displayAll|Mux28~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~47_combout\ = (\aProcessor|displayAll|Mux28~46_combout\ & ((\aProcessor|RZ|Q\(3)) # ((!\switch~combout\(0))))) # (!\aProcessor|displayAll|Mux28~46_combout\ & (((\switch~combout\(0) & \aProcessor|RA|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~46_combout\,
	datab => \aProcessor|RZ|Q\(3),
	datac => \switch~combout\(0),
	datad => \aProcessor|RA|Q\(3),
	combout => \aProcessor|displayAll|Mux28~47_combout\);

-- Location: LCCOMB_X27_Y12_N30
\aProcessor|displayAll|Mux28~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~48_combout\ = (\switch~combout\(1) & (\aProcessor|IR|Q\(3) & (!\switch~combout\(0)))) # (!\switch~combout\(1) & (((\switch~combout\(0) & \aProcessor|InstAddGen|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|IR|Q\(3),
	datac => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(3),
	combout => \aProcessor|displayAll|Mux28~48_combout\);

-- Location: LCCOMB_X27_Y11_N0
\aProcessor|displayAll|Mux28~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~49_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux28~47_combout\) # ((\switch~combout\(4))))) # (!\switch~combout\(2) & (((\aProcessor|displayAll|Mux28~48_combout\ & !\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux28~47_combout\,
	datac => \aProcessor|displayAll|Mux28~48_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux28~49_combout\);

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(15),
	combout => \switch~combout\(15));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(14),
	combout => \switch~combout\(14));

-- Location: LCCOMB_X20_Y12_N30
\aProcessor|RegFile|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~2_combout\ = (\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ & (!\aProcessor|MuxC|ShiftRight0~2_combout\ & !\aProcessor|MuxC|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~2_combout\);

-- Location: LCCOMB_X19_Y12_N20
\aProcessor|RegFile|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~24_combout\ = (!\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~2_combout\,
	combout => \aProcessor|RegFile|Decoder0~24_combout\);

-- Location: LCFF_X19_Y12_N11
\aProcessor|RegFile|R[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][3]~regout\);

-- Location: LCCOMB_X23_Y12_N8
\aProcessor|RegFile|R[8][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[8][3]~feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R[8][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N28
\aProcessor|RegFile|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~14_combout\ = (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ & (!\aProcessor|MuxC|ShiftRight0~2_combout\ & !\aProcessor|MuxC|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~14_combout\);

-- Location: LCCOMB_X23_Y12_N10
\aProcessor|RegFile|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~26_combout\ = (\aProcessor|MuxC|ShiftRight0~3_combout\ & (\aProcessor|RegFile|Decoder0~14_combout\ & !\aProcessor|MuxC|ShiftRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|RegFile|Decoder0~14_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|Decoder0~26_combout\);

-- Location: LCFF_X23_Y12_N9
\aProcessor|RegFile|R[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[8][3]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][3]~regout\);

-- Location: LCCOMB_X19_Y12_N10
\aProcessor|RegFile|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~12_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[10][3]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][3]~regout\,
	datad => \aProcessor|RegFile|R[8][3]~regout\,
	combout => \aProcessor|RegFile|Mux28~12_combout\);

-- Location: LCCOMB_X20_Y12_N4
\aProcessor|RegFile|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~6_combout\ = (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ & (!\aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~6_combout\);

-- Location: LCCOMB_X17_Y12_N10
\aProcessor|RegFile|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~25_combout\ = (\aProcessor|MuxC|ShiftRight0~3_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|RegFile|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|RegFile|Decoder0~6_combout\,
	combout => \aProcessor|RegFile|Decoder0~25_combout\);

-- Location: LCFF_X17_Y12_N17
\aProcessor|RegFile|R[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][3]~regout\);

-- Location: LCCOMB_X20_Y9_N8
\aProcessor|RegFile|R[11][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[11][3]~feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R[11][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N18
\aProcessor|RegFile|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~18_combout\ = (\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ & (!\aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~18_combout\);

-- Location: LCCOMB_X21_Y8_N16
\aProcessor|RegFile|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~27_combout\ = (\aProcessor|MuxC|ShiftRight0~3_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|RegFile|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|RegFile|Decoder0~18_combout\,
	combout => \aProcessor|RegFile|Decoder0~27_combout\);

-- Location: LCFF_X20_Y9_N9
\aProcessor|RegFile|R[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[11][3]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][3]~regout\);

-- Location: LCCOMB_X17_Y12_N16
\aProcessor|RegFile|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~13_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux28~12_combout\ & ((\aProcessor|RegFile|R[11][3]~regout\))) # (!\aProcessor|RegFile|Mux28~12_combout\ & (\aProcessor|RegFile|R[9][3]~regout\)))) # 
-- (!\switch~combout\(13) & (\aProcessor|RegFile|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|Mux28~12_combout\,
	datac => \aProcessor|RegFile|R[9][3]~regout\,
	datad => \aProcessor|RegFile|R[11][3]~regout\,
	combout => \aProcessor|RegFile|Mux28~13_combout\);

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(13),
	combout => \switch~combout\(13));

-- Location: LCCOMB_X17_Y12_N0
\aProcessor|RegFile|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~33_combout\ = (!\aProcessor|MuxC|ShiftRight0~3_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|RegFile|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|RegFile|Decoder0~6_combout\,
	combout => \aProcessor|RegFile|Decoder0~33_combout\);

-- Location: LCFF_X16_Y10_N9
\aProcessor|RegFile|R[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][3]~regout\);

-- Location: LCCOMB_X19_Y12_N6
\aProcessor|RegFile|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~32_combout\ = (!\aProcessor|MuxC|ShiftRight0~3_combout\ & (\aProcessor|RegFile|Decoder0~2_combout\ & !\aProcessor|MuxC|ShiftRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|RegFile|Decoder0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|Decoder0~32_combout\);

-- Location: LCFF_X17_Y10_N21
\aProcessor|RegFile|R[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][3]~regout\);

-- Location: LCCOMB_X18_Y12_N2
\aProcessor|RegFile|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~34_combout\ = (!\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~14_combout\,
	combout => \aProcessor|RegFile|Decoder0~34_combout\);

-- Location: LCFF_X17_Y10_N11
\aProcessor|RegFile|R[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][3]~regout\);

-- Location: LCCOMB_X17_Y10_N20
\aProcessor|RegFile|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~14_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[2][3]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][3]~regout\,
	datad => \aProcessor|RegFile|R[0][3]~regout\,
	combout => \aProcessor|RegFile|Mux28~14_combout\);

-- Location: LCCOMB_X16_Y10_N8
\aProcessor|RegFile|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~15_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux28~14_combout\ & (\aProcessor|RegFile|R[3][3]~regout\)) # (!\aProcessor|RegFile|Mux28~14_combout\ & ((\aProcessor|RegFile|R[1][3]~regout\))))) # 
-- (!\switch~combout\(13) & (((\aProcessor|RegFile|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][3]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][3]~regout\,
	datad => \aProcessor|RegFile|Mux28~14_combout\,
	combout => \aProcessor|RegFile|Mux28~15_combout\);

-- Location: LCCOMB_X17_Y11_N22
\aProcessor|RegFile|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~16_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|Mux28~13_combout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|Mux28~13_combout\,
	datad => \aProcessor|RegFile|Mux28~15_combout\,
	combout => \aProcessor|RegFile|Mux28~16_combout\);

-- Location: LCCOMB_X21_Y12_N26
\aProcessor|RegFile|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~31_combout\ = (\aProcessor|RegFile|Decoder0~20_combout\ & (!\aProcessor|MuxC|ShiftRight0~3_combout\ & !\aProcessor|MuxC|ShiftRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Decoder0~20_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|Decoder0~31_combout\);

-- Location: LCFF_X21_Y12_N21
\aProcessor|RegFile|R[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][3]~regout\);

-- Location: LCCOMB_X20_Y12_N8
\aProcessor|RegFile|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~0_combout\ = (\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ & (\aProcessor|MuxC|ShiftRight0~2_combout\ & !\aProcessor|MuxC|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~0_combout\);

-- Location: LCCOMB_X19_Y11_N0
\aProcessor|RegFile|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~29_combout\ = (!\aProcessor|MuxC|ShiftRight0~3_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|RegFile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|RegFile|Decoder0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~29_combout\);

-- Location: LCFF_X18_Y9_N9
\aProcessor|RegFile|R[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][3]~regout\);

-- Location: LCCOMB_X18_Y9_N8
\aProcessor|RegFile|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~11_combout\ = (\aProcessor|RegFile|Mux28~10_combout\ & ((\aProcessor|RegFile|R[7][3]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|RegFile|Mux28~10_combout\ & (((\aProcessor|RegFile|R[6][3]~regout\ & 
-- \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux28~10_combout\,
	datab => \aProcessor|RegFile|R[7][3]~regout\,
	datac => \aProcessor|RegFile|R[6][3]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux28~11_combout\);

-- Location: LCCOMB_X17_Y11_N24
\aProcessor|RegFile|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~19_combout\ = (\aProcessor|RegFile|Mux28~16_combout\ & ((\aProcessor|RegFile|Mux28~18_combout\) # ((!\switch~combout\(15))))) # (!\aProcessor|RegFile|Mux28~16_combout\ & (((\aProcessor|RegFile|Mux28~11_combout\ & 
-- \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux28~18_combout\,
	datab => \aProcessor|RegFile|Mux28~16_combout\,
	datac => \aProcessor|RegFile|Mux28~11_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux28~19_combout\);

-- Location: LCCOMB_X20_Y12_N6
\aProcessor|RegFile|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~8_combout\ = (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ & (\aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~8_combout\);

-- Location: LCCOMB_X20_Y11_N24
\aProcessor|RegFile|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~11_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|RegFile|Decoder0~8_combout\ & \aProcessor|MuxC|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|RegFile|Decoder0~8_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~3_combout\,
	combout => \aProcessor|RegFile|Decoder0~11_combout\);

-- Location: LCFF_X20_Y11_N29
\aProcessor|RegFile|R[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][3]~regout\);

-- Location: LCCOMB_X21_Y13_N0
\aProcessor|RegFile|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~9_combout\ = (!\aProcessor|MuxC|ShiftRight0~3_combout\ & (\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|RegFile|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|RegFile|Decoder0~8_combout\,
	combout => \aProcessor|RegFile|Decoder0~9_combout\);

-- Location: LCFF_X20_Y11_N3
\aProcessor|RegFile|R[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][3]~regout\);

-- Location: LCCOMB_X20_Y11_N2
\aProcessor|RegFile|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~1_combout\ = (\aProcessor|RegFile|Mux28~0_combout\ & ((\aProcessor|RegFile|R[29][3]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|RegFile|Mux28~0_combout\ & (((\aProcessor|RegFile|R[21][3]~regout\ & 
-- \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux28~0_combout\,
	datab => \aProcessor|RegFile|R[29][3]~regout\,
	datac => \aProcessor|RegFile|R[21][3]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux28~1_combout\);

-- Location: LCCOMB_X19_Y11_N26
\aProcessor|RegFile|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~1_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~1_combout\);

-- Location: LCFF_X17_Y15_N17
\aProcessor|RegFile|R[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][3]~regout\);

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(16),
	combout => \switch~combout\(16));

-- Location: LCCOMB_X17_Y15_N16
\aProcessor|RegFile|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~2_combout\ = (\switch~combout\(15) & (((\aProcessor|RegFile|R[22][3]~regout\) # (\switch~combout\(16))))) # (!\switch~combout\(15) & (\aProcessor|RegFile|R[18][3]~regout\ & ((!\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[18][3]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[22][3]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux28~2_combout\);

-- Location: LCCOMB_X19_Y12_N8
\aProcessor|RegFile|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~3_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~2_combout\,
	combout => \aProcessor|RegFile|Decoder0~3_combout\);

-- Location: LCFF_X16_Y15_N23
\aProcessor|RegFile|R[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][3]~regout\);

-- Location: LCCOMB_X16_Y15_N22
\aProcessor|RegFile|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~3_combout\ = (\aProcessor|RegFile|Mux28~2_combout\ & ((\aProcessor|RegFile|R[30][3]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux28~2_combout\ & (((\aProcessor|RegFile|R[26][3]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[30][3]~regout\,
	datab => \aProcessor|RegFile|Mux28~2_combout\,
	datac => \aProcessor|RegFile|R[26][3]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux28~3_combout\);

-- Location: LCCOMB_X23_Y14_N6
\aProcessor|RegFile|R[28][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[28][3]~feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R[28][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N16
\aProcessor|RegFile|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~12_combout\ = (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\ & (\aProcessor|MuxC|ShiftRight0~2_combout\ & !\aProcessor|MuxC|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~12_combout\);

-- Location: LCCOMB_X24_Y12_N6
\aProcessor|RegFile|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~17_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~12_combout\,
	combout => \aProcessor|RegFile|Decoder0~17_combout\);

-- Location: LCFF_X23_Y14_N7
\aProcessor|RegFile|R[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[28][3]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][3]~regout\);

-- Location: LCCOMB_X20_Y16_N2
\aProcessor|RegFile|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~15_combout\ = (\aProcessor|MuxC|ShiftRight0~3_combout\ & (\aProcessor|RegFile|Decoder0~14_combout\ & \aProcessor|MuxC|ShiftRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|RegFile|Decoder0~14_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|Decoder0~15_combout\);

-- Location: LCFF_X16_Y16_N3
\aProcessor|RegFile|R[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][3]~regout\);

-- Location: LCCOMB_X16_Y16_N2
\aProcessor|RegFile|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~5_combout\ = (\aProcessor|RegFile|Mux28~4_combout\ & ((\aProcessor|RegFile|R[28][3]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux28~4_combout\ & (((\aProcessor|RegFile|R[24][3]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux28~4_combout\,
	datab => \aProcessor|RegFile|R[28][3]~regout\,
	datac => \aProcessor|RegFile|R[24][3]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux28~5_combout\);

-- Location: LCCOMB_X16_Y16_N0
\aProcessor|RegFile|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~6_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|Mux28~3_combout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux28~3_combout\,
	datad => \aProcessor|RegFile|Mux28~5_combout\,
	combout => \aProcessor|RegFile|Mux28~6_combout\);

-- Location: LCCOMB_X17_Y11_N4
\aProcessor|RegFile|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux28~9_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux28~6_combout\ & (\aProcessor|RegFile|Mux28~8_combout\)) # (!\aProcessor|RegFile|Mux28~6_combout\ & ((\aProcessor|RegFile|Mux28~1_combout\))))) # (!\switch~combout\(13) 
-- & (((\aProcessor|RegFile|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux28~8_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux28~1_combout\,
	datad => \aProcessor|RegFile|Mux28~6_combout\,
	combout => \aProcessor|RegFile|Mux28~9_combout\);

-- Location: LCCOMB_X24_Y16_N0
\aProcessor|displayAll|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~14_combout\ = (\switch~combout\(0) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~14_combout\);

-- Location: LCCOMB_X16_Y15_N4
\aProcessor|displayAll|Mux28~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~50_combout\ = (\aProcessor|displayAll|Mux28~14_combout\ & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux28~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(17),
	datab => \aProcessor|RegFile|Mux28~19_combout\,
	datac => \aProcessor|RegFile|Mux28~9_combout\,
	datad => \aProcessor|displayAll|Mux28~14_combout\,
	combout => \aProcessor|displayAll|Mux28~50_combout\);

-- Location: LCCOMB_X28_Y15_N20
\aProcessor|displayAll|Mux28~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~51_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|MuxB|ShiftRight0~3_combout\))) # (!\switch~combout\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datac => \switch~combout\(0),
	datad => \aProcessor|MuxB|ShiftRight0~3_combout\,
	combout => \aProcessor|displayAll|Mux28~51_combout\);

-- Location: LCCOMB_X27_Y15_N6
\aProcessor|displayAll|Mux28~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~52_combout\ = (\aProcessor|displayAll|Mux28~50_combout\) # (\aProcessor|displayAll|Mux28~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|Mux28~50_combout\,
	datad => \aProcessor|displayAll|Mux28~51_combout\,
	combout => \aProcessor|displayAll|Mux28~52_combout\);

-- Location: LCCOMB_X27_Y11_N6
\aProcessor|displayAll|Mux28~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~53_combout\ = (\aProcessor|displayAll|Mux28~49_combout\ & (((\aProcessor|displayAll|Mux28~52_combout\) # (!\switch~combout\(4))))) # (!\aProcessor|displayAll|Mux28~49_combout\ & (\aProcessor|displayAll|Mux28~45_combout\ & 
-- ((\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~45_combout\,
	datab => \aProcessor|displayAll|Mux28~49_combout\,
	datac => \aProcessor|displayAll|Mux28~52_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux28~53_combout\);

-- Location: LCCOMB_X27_Y11_N12
\aProcessor|displayAll|Mux28~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~54_combout\ = (!\debounceit1|PB_state~regout\ & ((\switch~combout\(3) & (\aProcessor|displayAll|Mux28~44_combout\)) # (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux28~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \aProcessor|displayAll|Mux28~44_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|Mux28~53_combout\,
	combout => \aProcessor|displayAll|Mux28~54_combout\);

-- Location: LCCOMB_X34_Y12_N8
\aProcessor|ALU|NEGATIVE_FLAG\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|NEGATIVE_FLAG~combout\ = (GLOBAL(\aProcessor|CSG|DecodeInst|Equal0~2clkctrl_outclk\) & ((\aProcessor|ALU|Selector4~13_combout\))) # (!GLOBAL(\aProcessor|CSG|DecodeInst|Equal0~2clkctrl_outclk\) & (\aProcessor|ALU|NEGATIVE_FLAG~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|NEGATIVE_FLAG~combout\,
	datac => \aProcessor|ALU|Selector4~13_combout\,
	datad => \aProcessor|CSG|DecodeInst|Equal0~2clkctrl_outclk\,
	combout => \aProcessor|ALU|NEGATIVE_FLAG~combout\);

-- Location: LCFF_X34_Y12_N5
\aProcessor|CCR|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|ALU|NEGATIVE_FLAG~combout\,
	sload => VCC,
	ena => \aProcessor|CSG|DecodeInst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(1));

-- Location: LCCOMB_X35_Y12_N22
\aProcessor|displayAll|Mux28~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~24_combout\ = (\switch~combout\(1) & (((\switch~combout\(0)) # (\aProcessor|CCR|Q\(1))))) # (!\switch~combout\(1) & (\aProcessor|RM|Q\(1) & (!\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|RM|Q\(1),
	datac => \switch~combout\(0),
	datad => \aProcessor|CCR|Q\(1),
	combout => \aProcessor|displayAll|Mux28~24_combout\);

-- Location: LCCOMB_X35_Y12_N0
\aProcessor|displayAll|Mux28~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~25_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~24_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(1)))) # (!\aProcessor|displayAll|Mux28~24_combout\ & (\aProcessor|RY|Q\(1))))) # 
-- (!\switch~combout\(0) & (((\aProcessor|displayAll|Mux28~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(1),
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(1),
	datac => \switch~combout\(0),
	datad => \aProcessor|displayAll|Mux28~24_combout\,
	combout => \aProcessor|displayAll|Mux28~25_combout\);

-- Location: LCCOMB_X35_Y12_N2
\aProcessor|displayAll|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux30~0_combout\ = (\switch~combout\(4)) # ((\aProcessor|displayAll|Mux28~25_combout\ & !\switch~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|Mux28~25_combout\,
	datac => \switch~combout\(4),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux30~0_combout\);

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(17),
	combout => \switch~combout\(17));

-- Location: LCCOMB_X20_Y13_N8
\aProcessor|RegFile|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~19_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|RegFile|Decoder0~18_combout\ & \aProcessor|MuxC|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|RegFile|Decoder0~18_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~3_combout\,
	combout => \aProcessor|RegFile|Decoder0~19_combout\);

-- Location: LCFF_X20_Y13_N1
\aProcessor|RegFile|R[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][1]~regout\);

-- Location: LCCOMB_X19_Y14_N0
\aProcessor|RegFile|R[19][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[19][1]~feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R[19][1]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N24
\aProcessor|RegFile|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~22_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|RegFile|Decoder0~18_combout\ & !\aProcessor|MuxC|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|RegFile|Decoder0~18_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~3_combout\,
	combout => \aProcessor|RegFile|Decoder0~22_combout\);

-- Location: LCFF_X19_Y14_N1
\aProcessor|RegFile|R[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[19][1]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][1]~regout\);

-- Location: LCCOMB_X20_Y13_N0
\aProcessor|RegFile|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~7_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[27][1]~regout\)) # (!\switch~combout\(16) & ((\aProcessor|RegFile|R[19][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][1]~regout\,
	datad => \aProcessor|RegFile|R[19][1]~regout\,
	combout => \aProcessor|RegFile|Mux30~7_combout\);

-- Location: LCCOMB_X21_Y12_N14
\aProcessor|RegFile|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~21_combout\ = (\aProcessor|RegFile|Decoder0~20_combout\ & (\aProcessor|MuxC|ShiftRight0~4_combout\ & !\aProcessor|MuxC|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Decoder0~20_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~3_combout\,
	combout => \aProcessor|RegFile|Decoder0~21_combout\);

-- Location: LCFF_X20_Y14_N1
\aProcessor|RegFile|R[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][1]~regout\);

-- Location: LCCOMB_X20_Y14_N0
\aProcessor|RegFile|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~8_combout\ = (\aProcessor|RegFile|Mux30~7_combout\ & ((\aProcessor|RegFile|R[31][1]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|RegFile|Mux30~7_combout\ & (((\aProcessor|RegFile|R[23][1]~regout\ & 
-- \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[31][1]~regout\,
	datab => \aProcessor|RegFile|Mux30~7_combout\,
	datac => \aProcessor|RegFile|R[23][1]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux30~8_combout\);

-- Location: LCFF_X16_Y15_N3
\aProcessor|RegFile|R[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][1]~regout\);

-- Location: LCCOMB_X21_Y12_N8
\aProcessor|RegFile|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~5_combout\ = (\aProcessor|RegFile|Decoder0~0_combout\ & (\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|MuxC|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Decoder0~0_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~3_combout\,
	combout => \aProcessor|RegFile|Decoder0~5_combout\);

-- Location: LCFF_X17_Y15_N23
\aProcessor|RegFile|R[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][1]~regout\);

-- Location: LCCOMB_X16_Y15_N2
\aProcessor|RegFile|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~3_combout\ = (\aProcessor|RegFile|Mux30~2_combout\ & (((\aProcessor|RegFile|R[30][1]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|RegFile|Mux30~2_combout\ & (\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[26][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux30~2_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[26][1]~regout\,
	datad => \aProcessor|RegFile|R[30][1]~regout\,
	combout => \aProcessor|RegFile|Mux30~3_combout\);

-- Location: LCFF_X16_Y16_N29
\aProcessor|RegFile|R[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][1]~regout\);

-- Location: LCCOMB_X23_Y12_N0
\aProcessor|RegFile|R[28][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[28][1]~feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R[28][1]~feeder_combout\);

-- Location: LCFF_X23_Y12_N1
\aProcessor|RegFile|R[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[28][1]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][1]~regout\);

-- Location: LCCOMB_X16_Y16_N28
\aProcessor|RegFile|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~5_combout\ = (\aProcessor|RegFile|Mux30~4_combout\ & (((\aProcessor|RegFile|R[28][1]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|RegFile|Mux30~4_combout\ & (\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[24][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux30~4_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[24][1]~regout\,
	datad => \aProcessor|RegFile|R[28][1]~regout\,
	combout => \aProcessor|RegFile|Mux30~5_combout\);

-- Location: LCCOMB_X16_Y16_N18
\aProcessor|RegFile|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~6_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|Mux30~3_combout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux30~3_combout\,
	datad => \aProcessor|RegFile|Mux30~5_combout\,
	combout => \aProcessor|RegFile|Mux30~6_combout\);

-- Location: LCCOMB_X20_Y14_N2
\aProcessor|RegFile|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux30~9_combout\ = (\aProcessor|RegFile|Mux30~6_combout\ & (((\aProcessor|RegFile|Mux30~8_combout\) # (!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux30~6_combout\ & (\aProcessor|RegFile|Mux30~1_combout\ & 
-- ((\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux30~1_combout\,
	datab => \aProcessor|RegFile|Mux30~8_combout\,
	datac => \aProcessor|RegFile|Mux30~6_combout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux30~9_combout\);

-- Location: LCCOMB_X24_Y13_N0
\aProcessor|displayAll|Mux28~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~31_combout\ = (\aProcessor|displayAll|Mux28~14_combout\ & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux30~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux30~19_combout\,
	datab => \switch~combout\(17),
	datac => \aProcessor|RegFile|Mux30~9_combout\,
	datad => \aProcessor|displayAll|Mux28~14_combout\,
	combout => \aProcessor|displayAll|Mux28~31_combout\);

-- Location: LCCOMB_X29_Y14_N4
\aProcessor|displayAll|Mux28~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~32_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|MuxB|ShiftRight0~1_combout\))) # (!\switch~combout\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~32_combout\);

-- Location: LCCOMB_X28_Y14_N0
\aProcessor|displayAll|Mux28~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~33_combout\ = (\aProcessor|displayAll|Mux28~31_combout\) # (\aProcessor|displayAll|Mux28~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|displayAll|Mux28~31_combout\,
	datad => \aProcessor|displayAll|Mux28~32_combout\,
	combout => \aProcessor|displayAll|Mux28~33_combout\);

-- Location: LCCOMB_X35_Y12_N8
\aProcessor|displayAll|Mux28~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~30_combout\ = (\aProcessor|displayAll|Mux28~29_combout\) # ((\aProcessor|InstAddGen|PC\(1) & (\switch~combout\(0) & !\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~29_combout\,
	datab => \aProcessor|InstAddGen|PC\(1),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~30_combout\);

-- Location: LCCOMB_X35_Y12_N18
\aProcessor|displayAll|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux30~1_combout\ = (\switch~combout\(4) & (((\switch~combout\(2))))) # (!\switch~combout\(4) & ((\switch~combout\(2) & (\aProcessor|displayAll|Mux28~28_combout\)) # (!\switch~combout\(2) & 
-- ((\aProcessor|displayAll|Mux28~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~28_combout\,
	datab => \aProcessor|displayAll|Mux28~30_combout\,
	datac => \switch~combout\(4),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux30~1_combout\);

-- Location: LCCOMB_X29_Y14_N28
\aProcessor|displayAll|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux30~2_combout\ = (\switch~combout\(4) & ((\aProcessor|displayAll|Mux30~1_combout\ & ((\aProcessor|displayAll|Mux28~33_combout\))) # (!\aProcessor|displayAll|Mux30~1_combout\ & (\aProcessor|displayAll|Mux28~26_combout\)))) # 
-- (!\switch~combout\(4) & (((\aProcessor|displayAll|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~26_combout\,
	datab => \switch~combout\(4),
	datac => \aProcessor|displayAll|Mux28~33_combout\,
	datad => \aProcessor|displayAll|Mux30~1_combout\,
	combout => \aProcessor|displayAll|Mux30~2_combout\);

-- Location: LCCOMB_X29_Y8_N4
\aProcessor|displayAll|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux30~3_combout\ = (!\debounceit1|PB_state~regout\ & ((\switch~combout\(3) & (\aProcessor|displayAll|Mux30~0_combout\)) # (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux30~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_state~regout\,
	datab => \aProcessor|displayAll|Mux30~0_combout\,
	datac => \aProcessor|displayAll|Mux30~2_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux30~3_combout\);

-- Location: LCCOMB_X28_Y8_N12
\uHEX0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr6~0_combout\ = (\aProcessor|displayAll|Mux29~5_combout\ & (!\aProcessor|displayAll|Mux30~3_combout\ & (\aProcessor|displayAll|Mux31~5_combout\ $ (!\aProcessor|displayAll|Mux28~54_combout\)))) # (!\aProcessor|displayAll|Mux29~5_combout\ & 
-- (\aProcessor|displayAll|Mux31~5_combout\ & (\aProcessor|displayAll|Mux28~54_combout\ $ (!\aProcessor|displayAll|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~5_combout\,
	datab => \aProcessor|displayAll|Mux31~5_combout\,
	datac => \aProcessor|displayAll|Mux28~54_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr6~0_combout\);

-- Location: LCCOMB_X28_Y8_N10
\uHEX0|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr5~0_combout\ = (\aProcessor|displayAll|Mux28~54_combout\ & ((\aProcessor|displayAll|Mux31~5_combout\ & ((\aProcessor|displayAll|Mux30~3_combout\))) # (!\aProcessor|displayAll|Mux31~5_combout\ & (\aProcessor|displayAll|Mux29~5_combout\)))) # 
-- (!\aProcessor|displayAll|Mux28~54_combout\ & (\aProcessor|displayAll|Mux29~5_combout\ & (\aProcessor|displayAll|Mux31~5_combout\ $ (\aProcessor|displayAll|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~5_combout\,
	datab => \aProcessor|displayAll|Mux31~5_combout\,
	datac => \aProcessor|displayAll|Mux28~54_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr5~0_combout\);

-- Location: LCCOMB_X28_Y8_N0
\uHEX0|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr4~0_combout\ = (\aProcessor|displayAll|Mux29~5_combout\ & (\aProcessor|displayAll|Mux28~54_combout\ & ((\aProcessor|displayAll|Mux30~3_combout\) # (!\aProcessor|displayAll|Mux31~5_combout\)))) # (!\aProcessor|displayAll|Mux29~5_combout\ & 
-- (!\aProcessor|displayAll|Mux31~5_combout\ & (!\aProcessor|displayAll|Mux28~54_combout\ & \aProcessor|displayAll|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~5_combout\,
	datab => \aProcessor|displayAll|Mux31~5_combout\,
	datac => \aProcessor|displayAll|Mux28~54_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr4~0_combout\);

-- Location: LCCOMB_X28_Y8_N22
\uHEX0|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux31~5_combout\ & (\aProcessor|displayAll|Mux29~5_combout\ $ (((!\aProcessor|displayAll|Mux30~3_combout\))))) # (!\aProcessor|displayAll|Mux31~5_combout\ & ((\aProcessor|displayAll|Mux29~5_combout\ & 
-- (!\aProcessor|displayAll|Mux28~54_combout\ & !\aProcessor|displayAll|Mux30~3_combout\)) # (!\aProcessor|displayAll|Mux29~5_combout\ & (\aProcessor|displayAll|Mux28~54_combout\ & \aProcessor|displayAll|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~5_combout\,
	datab => \aProcessor|displayAll|Mux31~5_combout\,
	datac => \aProcessor|displayAll|Mux28~54_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr3~0_combout\);

-- Location: LCCOMB_X28_Y8_N8
\uHEX0|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr2~0_combout\ = (\aProcessor|displayAll|Mux30~3_combout\ & (((\aProcessor|displayAll|Mux31~5_combout\ & !\aProcessor|displayAll|Mux28~54_combout\)))) # (!\aProcessor|displayAll|Mux30~3_combout\ & ((\aProcessor|displayAll|Mux29~5_combout\ & 
-- ((!\aProcessor|displayAll|Mux28~54_combout\))) # (!\aProcessor|displayAll|Mux29~5_combout\ & (\aProcessor|displayAll|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~5_combout\,
	datab => \aProcessor|displayAll|Mux31~5_combout\,
	datac => \aProcessor|displayAll|Mux28~54_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr2~0_combout\);

-- Location: LCCOMB_X28_Y8_N2
\uHEX0|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr1~0_combout\ = (\aProcessor|displayAll|Mux29~5_combout\ & (\aProcessor|displayAll|Mux31~5_combout\ & (\aProcessor|displayAll|Mux28~54_combout\ $ (\aProcessor|displayAll|Mux30~3_combout\)))) # (!\aProcessor|displayAll|Mux29~5_combout\ & 
-- (!\aProcessor|displayAll|Mux28~54_combout\ & ((\aProcessor|displayAll|Mux31~5_combout\) # (\aProcessor|displayAll|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~5_combout\,
	datab => \aProcessor|displayAll|Mux31~5_combout\,
	datac => \aProcessor|displayAll|Mux28~54_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr1~0_combout\);

-- Location: LCCOMB_X28_Y8_N24
\uHEX0|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux31~5_combout\ & ((\aProcessor|displayAll|Mux28~54_combout\) # (\aProcessor|displayAll|Mux29~5_combout\ $ (\aProcessor|displayAll|Mux30~3_combout\)))) # (!\aProcessor|displayAll|Mux31~5_combout\ & 
-- ((\aProcessor|displayAll|Mux30~3_combout\) # (\aProcessor|displayAll|Mux29~5_combout\ $ (\aProcessor|displayAll|Mux28~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~5_combout\,
	datab => \aProcessor|displayAll|Mux31~5_combout\,
	datac => \aProcessor|displayAll|Mux28~54_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr0~0_combout\);

-- Location: LCCOMB_X28_Y14_N2
\aProcessor|displayAll|Mux28~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~63_combout\ = (\switch~combout\(1) & (!\switch~combout\(0) & (\aProcessor|IR|Q\(5)))) # (!\switch~combout\(1) & (\switch~combout\(0) & ((\aProcessor|InstAddGen|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|IR|Q\(5),
	datad => \aProcessor|InstAddGen|PC\(5),
	combout => \aProcessor|displayAll|Mux28~63_combout\);

-- Location: LCCOMB_X32_Y15_N4
\aProcessor|displayAll|Mux28~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~62_combout\ = (\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|RZ|Q\(5)))) # (!\switch~combout\(1) & (\aProcessor|RA|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RA|Q\(5),
	datac => \aProcessor|RZ|Q\(5),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~62_combout\);

-- Location: LCCOMB_X32_Y15_N26
\aProcessor|displayAll|Mux28~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~97_combout\ = (\aProcessor|displayAll|Mux28~62_combout\) # ((!\switch~combout\(0) & (\aProcessor|RB|Q\(5) & \switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RB|Q\(5),
	datac => \aProcessor|displayAll|Mux28~62_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~97_combout\);

-- Location: LCCOMB_X32_Y15_N18
\aProcessor|displayAll|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~1_combout\ = (\switch~combout\(2) & (((\switch~combout\(4)) # (\aProcessor|displayAll|Mux28~97_combout\)))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux28~63_combout\ & (!\switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux28~63_combout\,
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux28~97_combout\,
	combout => \aProcessor|displayAll|Mux26~1_combout\);

-- Location: LCCOMB_X32_Y15_N8
\aProcessor|displayAll|Mux28~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~65_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|MuxB|ShiftRight0~5_combout\))) # (!\switch~combout\(0) & (\aProcessor|CSG|SelectSignals|B_Select~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \switch~combout\(0),
	datac => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~65_combout\);

-- Location: LCCOMB_X17_Y13_N28
\aProcessor|RegFile|R[17][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[17][5]~feeder_combout\ = \aProcessor|RY|Q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(5),
	combout => \aProcessor|RegFile|R[17][5]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N4
\aProcessor|RegFile|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~10_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~6_combout\,
	combout => \aProcessor|RegFile|Decoder0~10_combout\);

-- Location: LCFF_X17_Y13_N29
\aProcessor|RegFile|R[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[17][5]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][5]~regout\);

-- Location: LCCOMB_X18_Y12_N20
\aProcessor|RegFile|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~7_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~6_combout\,
	combout => \aProcessor|RegFile|Decoder0~7_combout\);

-- Location: LCFF_X17_Y11_N19
\aProcessor|RegFile|R[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][5]~regout\);

-- Location: LCCOMB_X17_Y11_N18
\aProcessor|RegFile|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~0_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[25][5]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[17][5]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[17][5]~regout\,
	datac => \aProcessor|RegFile|R[25][5]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux26~0_combout\);

-- Location: LCFF_X20_Y11_N23
\aProcessor|RegFile|R[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][5]~regout\);

-- Location: LCFF_X20_Y11_N1
\aProcessor|RegFile|R[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][5]~regout\);

-- Location: LCCOMB_X20_Y11_N22
\aProcessor|RegFile|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~1_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux26~0_combout\ & ((\aProcessor|RegFile|R[29][5]~regout\))) # (!\aProcessor|RegFile|Mux26~0_combout\ & (\aProcessor|RegFile|R[21][5]~regout\)))) # (!\switch~combout\(15) 
-- & (\aProcessor|RegFile|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux26~0_combout\,
	datac => \aProcessor|RegFile|R[21][5]~regout\,
	datad => \aProcessor|RegFile|R[29][5]~regout\,
	combout => \aProcessor|RegFile|Mux26~1_combout\);

-- Location: LCFF_X21_Y11_N25
\aProcessor|RegFile|R[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][5]~regout\);

-- Location: LCFF_X20_Y13_N19
\aProcessor|RegFile|R[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][5]~regout\);

-- Location: LCCOMB_X20_Y13_N18
\aProcessor|RegFile|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~7_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[27][5]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[19][5]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][5]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][5]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux26~7_combout\);

-- Location: LCCOMB_X21_Y11_N24
\aProcessor|RegFile|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~8_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux26~7_combout\ & (\aProcessor|RegFile|R[31][5]~regout\)) # (!\aProcessor|RegFile|Mux26~7_combout\ & ((\aProcessor|RegFile|R[23][5]~regout\))))) # (!\switch~combout\(15) 
-- & (((\aProcessor|RegFile|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[31][5]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][5]~regout\,
	datad => \aProcessor|RegFile|Mux26~7_combout\,
	combout => \aProcessor|RegFile|Mux26~8_combout\);

-- Location: LCCOMB_X16_Y14_N26
\aProcessor|RegFile|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~9_combout\ = (\aProcessor|RegFile|Mux26~6_combout\ & (((\aProcessor|RegFile|Mux26~8_combout\) # (!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux26~6_combout\ & (\aProcessor|RegFile|Mux26~1_combout\ & 
-- ((\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux26~6_combout\,
	datab => \aProcessor|RegFile|Mux26~1_combout\,
	datac => \aProcessor|RegFile|Mux26~8_combout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux26~9_combout\);

-- Location: LCFF_X16_Y10_N21
\aProcessor|RegFile|R[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][5]~regout\);

-- Location: LCCOMB_X19_Y8_N16
\aProcessor|RegFile|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~35_combout\ = (!\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~18_combout\,
	combout => \aProcessor|RegFile|Decoder0~35_combout\);

-- Location: LCFF_X16_Y10_N19
\aProcessor|RegFile|R[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][5]~regout\);

-- Location: LCCOMB_X16_Y10_N20
\aProcessor|RegFile|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~15_combout\ = (\aProcessor|RegFile|Mux26~14_combout\ & (((\aProcessor|RegFile|R[3][5]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux26~14_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux26~14_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][5]~regout\,
	datad => \aProcessor|RegFile|R[3][5]~regout\,
	combout => \aProcessor|RegFile|Mux26~15_combout\);

-- Location: LCCOMB_X18_Y10_N2
\aProcessor|RegFile|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~16_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux26~13_combout\) # ((\switch~combout\(15))))) # (!\switch~combout\(16) & (((\aProcessor|RegFile|Mux26~15_combout\ & !\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux26~13_combout\,
	datab => \aProcessor|RegFile|Mux26~15_combout\,
	datac => \switch~combout\(16),
	datad => \switch~combout\(15),
	combout => \aProcessor|RegFile|Mux26~16_combout\);

-- Location: LCFF_X18_Y9_N13
\aProcessor|RegFile|R[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][5]~regout\);

-- Location: LCCOMB_X19_Y10_N26
\aProcessor|RegFile|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~28_combout\ = (!\aProcessor|MuxC|ShiftRight0~3_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|RegFile|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|RegFile|Decoder0~8_combout\,
	combout => \aProcessor|RegFile|Decoder0~28_combout\);

-- Location: LCFF_X19_Y9_N31
\aProcessor|RegFile|R[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][5]~regout\);

-- Location: LCCOMB_X19_Y9_N30
\aProcessor|RegFile|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~10_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[5][5]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[4][5]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[4][5]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[5][5]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux26~10_combout\);

-- Location: LCCOMB_X18_Y9_N12
\aProcessor|RegFile|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~11_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux26~10_combout\ & (\aProcessor|RegFile|R[7][5]~regout\)) # (!\aProcessor|RegFile|Mux26~10_combout\ & ((\aProcessor|RegFile|R[6][5]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[7][5]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[6][5]~regout\,
	datad => \aProcessor|RegFile|Mux26~10_combout\,
	combout => \aProcessor|RegFile|Mux26~11_combout\);

-- Location: LCCOMB_X18_Y9_N0
\aProcessor|RegFile|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux26~19_combout\ = (\aProcessor|RegFile|Mux26~16_combout\ & ((\aProcessor|RegFile|Mux26~18_combout\) # ((!\switch~combout\(15))))) # (!\aProcessor|RegFile|Mux26~16_combout\ & (((\switch~combout\(15) & 
-- \aProcessor|RegFile|Mux26~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux26~18_combout\,
	datab => \aProcessor|RegFile|Mux26~16_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux26~11_combout\,
	combout => \aProcessor|RegFile|Mux26~19_combout\);

-- Location: LCCOMB_X16_Y14_N0
\aProcessor|displayAll|Mux28~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~64_combout\ = (\aProcessor|displayAll|Mux28~14_combout\ & ((\switch~combout\(17) & (\aProcessor|RegFile|Mux26~9_combout\)) # (!\switch~combout\(17) & ((\aProcessor|RegFile|Mux26~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(17),
	datab => \aProcessor|RegFile|Mux26~9_combout\,
	datac => \aProcessor|RegFile|Mux26~19_combout\,
	datad => \aProcessor|displayAll|Mux28~14_combout\,
	combout => \aProcessor|displayAll|Mux28~64_combout\);

-- Location: LCCOMB_X32_Y15_N30
\aProcessor|displayAll|Mux28~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~66_combout\ = (\aProcessor|displayAll|Mux28~65_combout\) # (\aProcessor|displayAll|Mux28~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|Mux28~65_combout\,
	datac => \aProcessor|displayAll|Mux28~64_combout\,
	combout => \aProcessor|displayAll|Mux28~66_combout\);

-- Location: LCCOMB_X32_Y15_N20
\aProcessor|displayAll|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~2_combout\ = (\aProcessor|displayAll|Mux26~1_combout\ & (((\aProcessor|displayAll|Mux28~66_combout\) # (!\switch~combout\(4))))) # (!\aProcessor|displayAll|Mux26~1_combout\ & (\aProcessor|displayAll|Mux28~61_combout\ & 
-- (\switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~61_combout\,
	datab => \aProcessor|displayAll|Mux26~1_combout\,
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux28~66_combout\,
	combout => \aProcessor|displayAll|Mux26~2_combout\);

-- Location: LCCOMB_X33_Y17_N20
\aProcessor|displayAll|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~3_combout\ = (\aProcessor|displayAll|Mux26~0_combout\) # ((\debounceit1|PB_state~regout\) # ((\aProcessor|displayAll|Mux26~2_combout\ & !\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~0_combout\,
	datab => \aProcessor|displayAll|Mux26~2_combout\,
	datac => \switch~combout\(3),
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux26~3_combout\);

-- Location: LCCOMB_X16_Y12_N30
\aProcessor|RegFile|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~37_combout\ = (\aProcessor|MuxC|ShiftRight0~3_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|RegFile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|RegFile|Decoder0~0_combout\,
	combout => \aProcessor|RegFile|Decoder0~37_combout\);

-- Location: LCFF_X16_Y11_N3
\aProcessor|RegFile|R[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][7]~regout\);

-- Location: LCFF_X16_Y11_N21
\aProcessor|RegFile|R[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][7]~regout\);

-- Location: LCFF_X19_Y12_N25
\aProcessor|RegFile|R[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][7]~regout\);

-- Location: LCFF_X19_Y12_N7
\aProcessor|RegFile|R[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][7]~regout\);

-- Location: LCCOMB_X19_Y12_N24
\aProcessor|displayAll|HexDisplay32Bits[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[10][7]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[10][7]~regout\,
	datad => \aProcessor|RegFile|R[2][7]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\);

-- Location: LCCOMB_X16_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~13_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\ & (\aProcessor|RegFile|R[14][7]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\ & 
-- ((\aProcessor|RegFile|R[6][7]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[14][7]~regout\,
	datac => \aProcessor|RegFile|R[6][7]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~13_combout\);

-- Location: LCCOMB_X21_Y12_N20
\aProcessor|RegFile|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~36_combout\ = (\aProcessor|RegFile|Decoder0~8_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|MuxC|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Decoder0~8_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~3_combout\,
	combout => \aProcessor|RegFile|Decoder0~36_combout\);

-- Location: LCFF_X17_Y12_N5
\aProcessor|RegFile|R[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][7]~regout\);

-- Location: LCFF_X17_Y12_N31
\aProcessor|RegFile|R[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][7]~regout\);

-- Location: LCFF_X19_Y10_N9
\aProcessor|RegFile|R[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][7]~regout\);

-- Location: LCCOMB_X16_Y14_N10
\aProcessor|RegFile|R[1][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[1][7]~feeder_combout\ = \aProcessor|RY|Q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(7),
	combout => \aProcessor|RegFile|R[1][7]~feeder_combout\);

-- Location: LCFF_X16_Y14_N11
\aProcessor|RegFile|R[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[1][7]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][7]~regout\);

-- Location: LCCOMB_X19_Y10_N8
\aProcessor|displayAll|HexDisplay32Bits[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[5][7]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[5][7]~regout\,
	datad => \aProcessor|RegFile|R[1][7]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\);

-- Location: LCCOMB_X17_Y12_N30
\aProcessor|displayAll|HexDisplay32Bits[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\ & (\aProcessor|RegFile|R[13][7]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\ & 
-- ((\aProcessor|RegFile|R[9][7]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[13][7]~regout\,
	datac => \aProcessor|RegFile|R[9][7]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\);

-- Location: LCCOMB_X23_Y10_N30
\aProcessor|RegFile|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~38_combout\ = (!\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~12_combout\,
	combout => \aProcessor|RegFile|Decoder0~38_combout\);

-- Location: LCFF_X24_Y12_N1
\aProcessor|RegFile|R[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][7]~regout\);

-- Location: LCCOMB_X24_Y12_N8
\aProcessor|RegFile|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~30_combout\ = (!\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~12_combout\,
	combout => \aProcessor|RegFile|Decoder0~30_combout\);

-- Location: LCFF_X24_Y12_N23
\aProcessor|RegFile|R[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][7]~regout\);

-- Location: LCFF_X23_Y12_N17
\aProcessor|RegFile|R[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][7]~regout\);

-- Location: LCFF_X18_Y12_N17
\aProcessor|RegFile|R[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][7]~regout\);

-- Location: LCCOMB_X23_Y12_N16
\aProcessor|displayAll|HexDisplay32Bits[7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[8][7]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[0][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][7]~regout\,
	datad => \aProcessor|RegFile|R[0][7]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\);

-- Location: LCCOMB_X24_Y12_N22
\aProcessor|displayAll|HexDisplay32Bits[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~17_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & (\aProcessor|RegFile|R[12][7]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & 
-- ((\aProcessor|RegFile|R[4][7]~regout\))))) # (!\switch~combout\(15) & (((\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|R[12][7]~regout\,
	datac => \aProcessor|RegFile|R[4][7]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~17_combout\);

-- Location: LCCOMB_X17_Y12_N14
\aProcessor|displayAll|HexDisplay32Bits[7]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~18_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[7]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\,
	datac => \switch~combout\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~17_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~18_combout\);

-- Location: LCCOMB_X17_Y10_N8
\aProcessor|displayAll|HexDisplay32Bits[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~21_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[7]~18_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~20_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~18_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~13_combout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[7]~20_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~13_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~18_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~21_combout\);

-- Location: LCCOMB_X22_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[14]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ = (\switch~combout\(2) & ((\switch~combout\(17)) # ((!\switch~combout\(1)) # (!\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(17),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\);

-- Location: LCCOMB_X27_Y12_N26
\aProcessor|displayAll|HexDisplay32Bits[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~23_combout\ = (\aProcessor|IR|Q\(13) & (!\switch~combout\(0) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(13),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~23_combout\);

-- Location: LCCOMB_X27_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~26_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~7_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~23_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~23_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~26_combout\);

-- Location: LCCOMB_X27_Y15_N8
\aProcessor|displayAll|HexDisplay32Bits[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ = (\switch~combout\(2) & (\switch~combout\(1) & \switch~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\);

-- Location: LCCOMB_X20_Y10_N6
\aProcessor|displayAll|HexDisplay32Bits[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~27_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~26_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[7]~21_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~26_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~21_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~26_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~27_combout\);

-- Location: LCCOMB_X28_Y10_N30
\aProcessor|displayAll|HexDisplay32Bits[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~28_combout\ = (\debounceit1|PB_state~regout\) # ((\switch~combout\(4) & ((\switch~combout\(3)) # (\aProcessor|displayAll|HexDisplay32Bits[7]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~27_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~28_combout\);

-- Location: LCCOMB_X25_Y11_N4
\aProcessor|displayAll|HexDisplay32Bits[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ = (\switch~combout\(0) & (\switch~combout\(3) & !\switch~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datac => \switch~combout\(3),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\);

-- Location: LCCOMB_X25_Y11_N30
\aProcessor|displayAll|HexDisplay32Bits[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~37_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~36_combout\ & (((\aProcessor|RY|Q\(7))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~36_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[7]~36_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datac => \aProcessor|RY|Q\(7),
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(7),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~37_combout\);

-- Location: LCCOMB_X25_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[14]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ = (\switch~combout\(0) & (!\switch~combout\(3) & !\switch~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datac => \switch~combout\(3),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\);

-- Location: LCCOMB_X25_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~39_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & (\aProcessor|InstAddGen|PC\(7) & ((!\switch~combout\(1))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & 
-- (((\aProcessor|displayAll|HexDisplay32Bits[7]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(7),
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~37_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~39_combout\);

-- Location: LCCOMB_X28_Y10_N24
\aProcessor|displayAll|HexDisplay32Bits[7]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~28_combout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|HexDisplay32Bits[7]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~28_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~39_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\);

-- Location: LCCOMB_X28_Y10_N18
\aProcessor|displayAll|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~1_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(6))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RY|Q\(6),
	datac => \switch~combout\(1),
	datad => \aProcessor|RM|Q\(6),
	combout => \aProcessor|displayAll|Mux25~1_combout\);

-- Location: LCCOMB_X29_Y10_N12
\aProcessor|displayAll|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~0_combout\ = (\switch~combout\(0) & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(6) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(6),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux25~0_combout\);

-- Location: LCCOMB_X29_Y10_N30
\aProcessor|displayAll|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~2_combout\ = (\switch~combout\(4)) # ((!\switch~combout\(2) & ((\aProcessor|displayAll|Mux25~1_combout\) # (\aProcessor|displayAll|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux25~1_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux25~0_combout\,
	combout => \aProcessor|displayAll|Mux25~2_combout\);

-- Location: LCCOMB_X29_Y10_N22
\aProcessor|displayAll|Mux28~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~68_combout\ = (\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|RZ|Q\(6))) # (!\switch~combout\(1) & ((\aProcessor|RA|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(6),
	datab => \aProcessor|RA|Q\(6),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~68_combout\);

-- Location: LCCOMB_X29_Y10_N18
\aProcessor|displayAll|Mux28~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~98_combout\ = (\aProcessor|displayAll|Mux28~68_combout\) # ((!\switch~combout\(0) & (\switch~combout\(1) & \aProcessor|RB|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|RB|Q\(6),
	datad => \aProcessor|displayAll|Mux28~68_combout\,
	combout => \aProcessor|displayAll|Mux28~98_combout\);

-- Location: LCCOMB_X25_Y16_N12
\aProcessor|InstAddGen|PC[6]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[6]~45_combout\ = (\aProcessor|InstAddGen|PC\(6) & (\aProcessor|InstAddGen|PC[5]~44\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(6) & (!\aProcessor|InstAddGen|PC[5]~44\ & VCC))
-- \aProcessor|InstAddGen|PC[6]~46\ = CARRY((\aProcessor|InstAddGen|PC\(6) & !\aProcessor|InstAddGen|PC[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(6),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[5]~44\,
	combout => \aProcessor|InstAddGen|PC[6]~45_combout\,
	cout => \aProcessor|InstAddGen|PC[6]~46\);

-- Location: LCFF_X25_Y16_N13
\aProcessor|InstAddGen|PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[6]~45_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(6));

-- Location: LCCOMB_X27_Y12_N20
\aProcessor|displayAll|Mux28~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~69_combout\ = (\switch~combout\(1) & (\aProcessor|IR|Q\(6) & (!\switch~combout\(0)))) # (!\switch~combout\(1) & (((\switch~combout\(0) & \aProcessor|InstAddGen|PC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|IR|Q\(6),
	datac => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(6),
	combout => \aProcessor|displayAll|Mux28~69_combout\);

-- Location: LCCOMB_X29_Y10_N0
\aProcessor|displayAll|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~3_combout\ = (\switch~combout\(4) & (((\switch~combout\(2))))) # (!\switch~combout\(4) & ((\switch~combout\(2) & (\aProcessor|displayAll|Mux28~98_combout\)) # (!\switch~combout\(2) & 
-- ((\aProcessor|displayAll|Mux28~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux28~98_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~69_combout\,
	combout => \aProcessor|displayAll|Mux25~3_combout\);

-- Location: LCCOMB_X29_Y10_N20
\aProcessor|displayAll|Mux28~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~67_combout\ = (\aProcessor|IR|Q\(12) & (!\switch~combout\(0) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(12),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~67_combout\);

-- Location: LCCOMB_X29_Y10_N2
\aProcessor|displayAll|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~4_combout\ = (\aProcessor|displayAll|Mux25~3_combout\ & ((\aProcessor|displayAll|Mux28~71_combout\) # ((!\switch~combout\(4))))) # (!\aProcessor|displayAll|Mux25~3_combout\ & (((\aProcessor|displayAll|Mux28~67_combout\ & 
-- \switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~71_combout\,
	datab => \aProcessor|displayAll|Mux25~3_combout\,
	datac => \aProcessor|displayAll|Mux28~67_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux25~4_combout\);

-- Location: LCCOMB_X28_Y10_N20
\aProcessor|displayAll|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~5_combout\ = (\debounceit1|PB_state~regout\) # ((\switch~combout\(3) & (\aProcessor|displayAll|Mux25~2_combout\)) # (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \aProcessor|displayAll|Mux25~2_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|Mux25~4_combout\,
	combout => \aProcessor|displayAll|Mux25~5_combout\);

-- Location: LCCOMB_X35_Y12_N26
\aProcessor|displayAll|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~7_combout\ = (\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|CCR|Q\(1)))) # (!\switch~combout\(1) & (\aProcessor|InstAddGen|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|InstAddGen|PC\(4),
	datac => \switch~combout\(0),
	datad => \aProcessor|CCR|Q\(1),
	combout => \aProcessor|displayAll|Mux27~7_combout\);

-- Location: LCFF_X27_Y13_N5
\aProcessor|IR|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(4));

-- Location: LCCOMB_X35_Y12_N16
\aProcessor|displayAll|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~6_combout\ = (\switch~combout\(1) & (!\switch~combout\(0) & \aProcessor|IR|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(4),
	combout => \aProcessor|displayAll|Mux27~6_combout\);

-- Location: LCCOMB_X35_Y12_N4
\aProcessor|displayAll|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~8_combout\ = (\switch~combout\(2) & (\aProcessor|displayAll|Mux28~58_combout\)) # (!\switch~combout\(2) & (((\aProcessor|displayAll|Mux27~7_combout\) # (\aProcessor|displayAll|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~58_combout\,
	datab => \aProcessor|displayAll|Mux27~7_combout\,
	datac => \aProcessor|displayAll|Mux27~6_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux27~8_combout\);

-- Location: LCCOMB_X34_Y10_N24
\aProcessor|displayAll|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~9_combout\ = (\switch~combout\(4) & (\aProcessor|displayAll|Mux27~5_combout\)) # (!\switch~combout\(4) & (((!\switch~combout\(3) & \aProcessor|displayAll|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~5_combout\,
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|Mux27~8_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux27~9_combout\);

-- Location: LCCOMB_X34_Y10_N14
\aProcessor|displayAll|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~10_combout\ = (\aProcessor|displayAll|Mux27~2_combout\) # ((\aProcessor|displayAll|Mux27~9_combout\) # (\debounceit1|PB_state~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~2_combout\,
	datac => \aProcessor|displayAll|Mux27~9_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux27~10_combout\);

-- Location: LCCOMB_X64_Y4_N16
\uHEX1|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ & (\aProcessor|displayAll|Mux27~10_combout\ & (\aProcessor|displayAll|Mux26~3_combout\ $ (\aProcessor|displayAll|Mux25~5_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ & (!\aProcessor|displayAll|Mux26~3_combout\ & (\aProcessor|displayAll|Mux25~5_combout\ $ (\aProcessor|displayAll|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\,
	datac => \aProcessor|displayAll|Mux25~5_combout\,
	datad => \aProcessor|displayAll|Mux27~10_combout\,
	combout => \uHEX1|WideOr6~0_combout\);

-- Location: LCCOMB_X64_Y4_N22
\uHEX1|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr5~0_combout\ = (\aProcessor|displayAll|Mux26~3_combout\ & ((\aProcessor|displayAll|Mux27~10_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\)) # (!\aProcessor|displayAll|Mux27~10_combout\ & 
-- ((\aProcessor|displayAll|Mux25~5_combout\))))) # (!\aProcessor|displayAll|Mux26~3_combout\ & (\aProcessor|displayAll|Mux25~5_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ $ (\aProcessor|displayAll|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\,
	datac => \aProcessor|displayAll|Mux25~5_combout\,
	datad => \aProcessor|displayAll|Mux27~10_combout\,
	combout => \uHEX1|WideOr5~0_combout\);

-- Location: LCCOMB_X64_Y4_N12
\uHEX1|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ & (\aProcessor|displayAll|Mux25~5_combout\ & ((\aProcessor|displayAll|Mux26~3_combout\) # (!\aProcessor|displayAll|Mux27~10_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ & (\aProcessor|displayAll|Mux26~3_combout\ & (!\aProcessor|displayAll|Mux25~5_combout\ & !\aProcessor|displayAll|Mux27~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\,
	datac => \aProcessor|displayAll|Mux25~5_combout\,
	datad => \aProcessor|displayAll|Mux27~10_combout\,
	combout => \uHEX1|WideOr4~0_combout\);

-- Location: LCCOMB_X64_Y4_N14
\uHEX1|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux27~10_combout\ & (\aProcessor|displayAll|Mux26~3_combout\ $ (((!\aProcessor|displayAll|Mux25~5_combout\))))) # (!\aProcessor|displayAll|Mux27~10_combout\ & ((\aProcessor|displayAll|Mux26~3_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ & !\aProcessor|displayAll|Mux25~5_combout\)) # (!\aProcessor|displayAll|Mux26~3_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ & \aProcessor|displayAll|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\,
	datac => \aProcessor|displayAll|Mux25~5_combout\,
	datad => \aProcessor|displayAll|Mux27~10_combout\,
	combout => \uHEX1|WideOr3~0_combout\);

-- Location: LCCOMB_X64_Y4_N0
\uHEX1|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr2~0_combout\ = (\aProcessor|displayAll|Mux26~3_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ & ((\aProcessor|displayAll|Mux27~10_combout\)))) # (!\aProcessor|displayAll|Mux26~3_combout\ & 
-- ((\aProcessor|displayAll|Mux25~5_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\)) # (!\aProcessor|displayAll|Mux25~5_combout\ & ((\aProcessor|displayAll|Mux27~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\,
	datac => \aProcessor|displayAll|Mux25~5_combout\,
	datad => \aProcessor|displayAll|Mux27~10_combout\,
	combout => \uHEX1|WideOr2~0_combout\);

-- Location: LCCOMB_X64_Y4_N2
\uHEX1|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr1~0_combout\ = (\aProcessor|displayAll|Mux26~3_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ & ((\aProcessor|displayAll|Mux27~10_combout\) # (!\aProcessor|displayAll|Mux25~5_combout\)))) # 
-- (!\aProcessor|displayAll|Mux26~3_combout\ & (\aProcessor|displayAll|Mux27~10_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ $ (!\aProcessor|displayAll|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\,
	datac => \aProcessor|displayAll|Mux25~5_combout\,
	datad => \aProcessor|displayAll|Mux27~10_combout\,
	combout => \uHEX1|WideOr1~0_combout\);

-- Location: LCCOMB_X64_Y4_N24
\uHEX1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux27~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\) # (\aProcessor|displayAll|Mux26~3_combout\ $ (\aProcessor|displayAll|Mux25~5_combout\)))) # 
-- (!\aProcessor|displayAll|Mux27~10_combout\ & ((\aProcessor|displayAll|Mux26~3_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\ $ (\aProcessor|displayAll|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~40_combout\,
	datac => \aProcessor|displayAll|Mux25~5_combout\,
	datad => \aProcessor|displayAll|Mux27~10_combout\,
	combout => \uHEX1|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y16_N14
\aProcessor|InstAddGen|PC[7]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[7]~47_combout\ = (\aProcessor|InstAddGen|PC\(7) & (!\aProcessor|InstAddGen|PC[6]~46\)) # (!\aProcessor|InstAddGen|PC\(7) & ((\aProcessor|InstAddGen|PC[6]~46\) # (GND)))
-- \aProcessor|InstAddGen|PC[7]~48\ = CARRY((!\aProcessor|InstAddGen|PC[6]~46\) # (!\aProcessor|InstAddGen|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(7),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[6]~46\,
	combout => \aProcessor|InstAddGen|PC[7]~47_combout\,
	cout => \aProcessor|InstAddGen|PC[7]~48\);

-- Location: LCFF_X25_Y16_N15
\aProcessor|InstAddGen|PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[7]~47_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(7));

-- Location: LCCOMB_X25_Y16_N18
\aProcessor|InstAddGen|PC[9]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[9]~51_combout\ = (\aProcessor|InstAddGen|PC\(9) & (!\aProcessor|InstAddGen|PC[8]~50\)) # (!\aProcessor|InstAddGen|PC\(9) & ((\aProcessor|InstAddGen|PC[8]~50\) # (GND)))
-- \aProcessor|InstAddGen|PC[9]~52\ = CARRY((!\aProcessor|InstAddGen|PC[8]~50\) # (!\aProcessor|InstAddGen|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(9),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[8]~50\,
	combout => \aProcessor|InstAddGen|PC[9]~51_combout\,
	cout => \aProcessor|InstAddGen|PC[9]~52\);

-- Location: LCFF_X25_Y16_N19
\aProcessor|InstAddGen|PC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[9]~51_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(9));

-- Location: LCCOMB_X25_Y16_N20
\aProcessor|InstAddGen|PC[10]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[10]~53_combout\ = (\aProcessor|InstAddGen|PC\(10) & (\aProcessor|InstAddGen|PC[9]~52\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(10) & (!\aProcessor|InstAddGen|PC[9]~52\ & VCC))
-- \aProcessor|InstAddGen|PC[10]~54\ = CARRY((\aProcessor|InstAddGen|PC\(10) & !\aProcessor|InstAddGen|PC[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(10),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[9]~52\,
	combout => \aProcessor|InstAddGen|PC[10]~53_combout\,
	cout => \aProcessor|InstAddGen|PC[10]~54\);

-- Location: LCCOMB_X25_Y16_N22
\aProcessor|InstAddGen|PC[11]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[11]~55_combout\ = (\aProcessor|InstAddGen|PC\(11) & (!\aProcessor|InstAddGen|PC[10]~54\)) # (!\aProcessor|InstAddGen|PC\(11) & ((\aProcessor|InstAddGen|PC[10]~54\) # (GND)))
-- \aProcessor|InstAddGen|PC[11]~56\ = CARRY((!\aProcessor|InstAddGen|PC[10]~54\) # (!\aProcessor|InstAddGen|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(11),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[10]~54\,
	combout => \aProcessor|InstAddGen|PC[11]~55_combout\,
	cout => \aProcessor|InstAddGen|PC[11]~56\);

-- Location: LCFF_X25_Y16_N23
\aProcessor|InstAddGen|PC[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[11]~55_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(11));

-- Location: LCCOMB_X25_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[11]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~128_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~127_combout\ & (((\aProcessor|RY|Q\(11))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[11]~127_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~127_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datac => \aProcessor|RY|Q\(11),
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(11),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~128_combout\);

-- Location: LCCOMB_X25_Y11_N8
\aProcessor|displayAll|HexDisplay32Bits[11]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~129_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & (\aProcessor|InstAddGen|PC\(11) & (!\switch~combout\(1)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & 
-- (((\aProcessor|displayAll|HexDisplay32Bits[11]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\,
	datab => \aProcessor|InstAddGen|PC\(11),
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~128_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~129_combout\);

-- Location: LCFF_X17_Y12_N21
\aProcessor|RegFile|R[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][11]~regout\);

-- Location: LCFF_X16_Y14_N5
\aProcessor|RegFile|R[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][11]~regout\);

-- Location: LCCOMB_X17_Y12_N20
\aProcessor|displayAll|HexDisplay32Bits[11]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~111_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[9][11]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][11]~regout\,
	datad => \aProcessor|RegFile|R[1][11]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~111_combout\);

-- Location: LCFF_X18_Y8_N1
\aProcessor|RegFile|R[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][11]~regout\);

-- Location: LCFF_X17_Y12_N3
\aProcessor|RegFile|R[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][11]~regout\);

-- Location: LCCOMB_X18_Y8_N0
\aProcessor|displayAll|HexDisplay32Bits[11]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~112_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[11]~111_combout\ & ((\aProcessor|RegFile|R[13][11]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~111_combout\ & 
-- (\aProcessor|RegFile|R[5][11]~regout\)))) # (!\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[11]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~111_combout\,
	datac => \aProcessor|RegFile|R[5][11]~regout\,
	datad => \aProcessor|RegFile|R[13][11]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~112_combout\);

-- Location: LCFF_X18_Y12_N11
\aProcessor|RegFile|R[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][11]~regout\);

-- Location: LCFF_X24_Y12_N13
\aProcessor|RegFile|R[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][11]~regout\);

-- Location: LCCOMB_X24_Y12_N12
\aProcessor|displayAll|HexDisplay32Bits[11]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~115_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[4][11]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[0][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][11]~regout\,
	datac => \aProcessor|RegFile|R[4][11]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~115_combout\);

-- Location: LCFF_X23_Y12_N5
\aProcessor|RegFile|R[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][11]~regout\);

-- Location: LCCOMB_X23_Y12_N4
\aProcessor|displayAll|HexDisplay32Bits[11]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~116_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~115_combout\ & ((\aProcessor|RegFile|R[12][11]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~115_combout\ & 
-- (((\aProcessor|RegFile|R[8][11]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[12][11]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~115_combout\,
	datac => \aProcessor|RegFile|R[8][11]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~116_combout\);

-- Location: LCFF_X16_Y11_N7
\aProcessor|RegFile|R[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][11]~regout\);

-- Location: LCCOMB_X20_Y10_N14
\aProcessor|RegFile|R[2][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[2][11]~feeder_combout\ = \aProcessor|RY|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(11),
	combout => \aProcessor|RegFile|R[2][11]~feeder_combout\);

-- Location: LCFF_X20_Y10_N15
\aProcessor|RegFile|R[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[2][11]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][11]~regout\);

-- Location: LCCOMB_X16_Y11_N6
\aProcessor|displayAll|HexDisplay32Bits[11]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~113_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[6][11]~regout\)) # (!\switch~combout\(15) & 
-- ((\aProcessor|RegFile|R[2][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[6][11]~regout\,
	datad => \aProcessor|RegFile|R[2][11]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~113_combout\);

-- Location: LCFF_X15_Y12_N27
\aProcessor|RegFile|R[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][11]~regout\);

-- Location: LCCOMB_X15_Y12_N26
\aProcessor|displayAll|HexDisplay32Bits[11]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~114_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~113_combout\ & ((\aProcessor|RegFile|R[14][11]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~113_combout\ & 
-- (((\aProcessor|RegFile|R[10][11]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[14][11]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~113_combout\,
	datac => \aProcessor|RegFile|R[10][11]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~114_combout\);

-- Location: LCCOMB_X15_Y12_N14
\aProcessor|displayAll|HexDisplay32Bits[11]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~117_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|displayAll|HexDisplay32Bits[11]~114_combout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[11]~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~116_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~114_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~117_combout\);

-- Location: LCCOMB_X22_Y8_N10
\aProcessor|RegFile|R[15][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[15][11]~feeder_combout\ = \aProcessor|RY|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(11),
	combout => \aProcessor|RegFile|R[15][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y8_N4
\aProcessor|RegFile|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~39_combout\ = (\aProcessor|RegFile|Decoder0~20_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & \aProcessor|MuxC|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Decoder0~20_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~3_combout\,
	combout => \aProcessor|RegFile|Decoder0~39_combout\);

-- Location: LCFF_X22_Y8_N11
\aProcessor|RegFile|R[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[15][11]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][11]~regout\);

-- Location: LCFF_X18_Y8_N7
\aProcessor|RegFile|R[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][11]~regout\);

-- Location: LCCOMB_X18_Y8_N6
\aProcessor|displayAll|HexDisplay32Bits[11]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~119_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~118_combout\ & ((\aProcessor|RegFile|R[15][11]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~118_combout\ & 
-- (((\aProcessor|RegFile|R[7][11]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~118_combout\,
	datab => \aProcessor|RegFile|R[15][11]~regout\,
	datac => \aProcessor|RegFile|R[7][11]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~119_combout\);

-- Location: LCCOMB_X18_Y8_N12
\aProcessor|displayAll|HexDisplay32Bits[11]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~120_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[11]~117_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~119_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[11]~117_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~112_combout\)))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[11]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~112_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~117_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~119_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~120_combout\);

-- Location: LCCOMB_X27_Y12_N8
\aProcessor|displayAll|HexDisplay32Bits[11]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~121_combout\ = (\aProcessor|IR|Q\(17) & (!\switch~combout\(0) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(17),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~121_combout\);

-- Location: LCCOMB_X27_Y12_N10
\aProcessor|displayAll|HexDisplay32Bits[11]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~122_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|MuxB|ShiftRight0~11_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~121_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~121_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~11_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~122_combout\);

-- Location: LCCOMB_X27_Y12_N24
\aProcessor|displayAll|HexDisplay32Bits[11]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~123_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~122_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~120_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[11]~122_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~110_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[11]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~110_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~120_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~122_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~123_combout\);

-- Location: LCCOMB_X33_Y7_N22
\aProcessor|displayAll|HexDisplay32Bits[11]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~124_combout\ = (\debounceit1|PB_state~regout\) # ((\switch~combout\(4) & ((\switch~combout\(3)) # (\aProcessor|displayAll|HexDisplay32Bits[11]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~123_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~124_combout\);

-- Location: LCCOMB_X33_Y7_N20
\aProcessor|displayAll|HexDisplay32Bits[11]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~124_combout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|HexDisplay32Bits[11]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~129_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~124_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\);

-- Location: LCFF_X25_Y16_N21
\aProcessor|InstAddGen|PC[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[10]~53_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(10));

-- Location: LCCOMB_X27_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[10]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~98_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~97_combout\ & (((\aProcessor|RY|Q\(10))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[10]~97_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~97_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datac => \aProcessor|RY|Q\(10),
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(10),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~98_combout\);

-- Location: LCCOMB_X25_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[10]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~99_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & (\aProcessor|InstAddGen|PC\(10) & (!\switch~combout\(1)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & 
-- (((\aProcessor|displayAll|HexDisplay32Bits[10]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\,
	datab => \aProcessor|InstAddGen|PC\(10),
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~98_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~99_combout\);

-- Location: LCFF_X20_Y16_N17
\aProcessor|RegFile|R[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][10]~regout\);

-- Location: LCFF_X19_Y16_N25
\aProcessor|RegFile|R[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][10]~regout\);

-- Location: LCCOMB_X20_Y16_N16
\aProcessor|displayAll|HexDisplay32Bits[10]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~72_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~71_combout\ & (((\aProcessor|RegFile|R[27][10]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~71_combout\ & 
-- (\switch~combout\(14) & (\aProcessor|RegFile|R[26][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~71_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][10]~regout\,
	datad => \aProcessor|RegFile|R[27][10]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~72_combout\);

-- Location: LCCOMB_X22_Y13_N4
\aProcessor|RegFile|R[31][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[31][10]~feeder_combout\ = \aProcessor|RY|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(10),
	combout => \aProcessor|RegFile|R[31][10]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N2
\aProcessor|RegFile|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~23_combout\ = (\aProcessor|RegFile|Decoder0~20_combout\ & (\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|MuxC|ShiftRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Decoder0~20_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|Decoder0~23_combout\);

-- Location: LCFF_X22_Y13_N5
\aProcessor|RegFile|R[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[31][10]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][10]~regout\);

-- Location: LCFF_X24_Y11_N9
\aProcessor|RegFile|R[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][10]~regout\);

-- Location: LCFF_X25_Y10_N1
\aProcessor|RegFile|R[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][10]~regout\);

-- Location: LCFF_X25_Y10_N7
\aProcessor|RegFile|R[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][10]~regout\);

-- Location: LCCOMB_X25_Y10_N0
\aProcessor|displayAll|HexDisplay32Bits[10]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~78_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[30][10]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[28][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[30][10]~regout\,
	datad => \aProcessor|RegFile|R[28][10]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~78_combout\);

-- Location: LCCOMB_X24_Y11_N8
\aProcessor|displayAll|HexDisplay32Bits[10]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~79_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[10]~78_combout\ & (\aProcessor|RegFile|R[31][10]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~78_combout\ & 
-- ((\aProcessor|RegFile|R[29][10]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[10]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[31][10]~regout\,
	datac => \aProcessor|RegFile|R[29][10]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~78_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~79_combout\);

-- Location: LCCOMB_X24_Y11_N2
\aProcessor|displayAll|HexDisplay32Bits[10]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~80_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~77_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[10]~79_combout\) # (!\switch~combout\(16))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[10]~77_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~72_combout\ & ((\switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~77_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~72_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[10]~79_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~80_combout\);

-- Location: LCFF_X17_Y8_N19
\aProcessor|RegFile|R[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][10]~regout\);

-- Location: LCFF_X17_Y8_N13
\aProcessor|RegFile|R[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][10]~regout\);

-- Location: LCCOMB_X17_Y8_N12
\aProcessor|displayAll|HexDisplay32Bits[10]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~89_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~88_combout\ & ((\aProcessor|RegFile|R[15][10]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~88_combout\ & 
-- (((\aProcessor|RegFile|R[11][10]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~88_combout\,
	datab => \aProcessor|RegFile|R[15][10]~regout\,
	datac => \aProcessor|RegFile|R[11][10]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~89_combout\);

-- Location: LCFF_X18_Y10_N1
\aProcessor|RegFile|R[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][10]~regout\);

-- Location: LCFF_X19_Y10_N29
\aProcessor|RegFile|R[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][10]~regout\);

-- Location: LCFF_X19_Y10_N27
\aProcessor|RegFile|R[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][10]~regout\);

-- Location: LCCOMB_X19_Y10_N28
\aProcessor|displayAll|HexDisplay32Bits[10]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~83_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[5][10]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[5][10]~regout\,
	datad => \aProcessor|RegFile|R[1][10]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~83_combout\);

-- Location: LCCOMB_X18_Y10_N0
\aProcessor|displayAll|HexDisplay32Bits[10]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~84_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[10]~83_combout\ & (\aProcessor|RegFile|R[13][10]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~83_combout\ & 
-- ((\aProcessor|RegFile|R[9][10]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[10]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[13][10]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][10]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~83_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~84_combout\);

-- Location: LCCOMB_X21_Y9_N8
\aProcessor|displayAll|HexDisplay32Bits[10]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~87_combout\ = (\switch~combout\(13) & (((\switch~combout\(14)) # (\aProcessor|displayAll|HexDisplay32Bits[10]~84_combout\)))) # (!\switch~combout\(13) & (\aProcessor|displayAll|HexDisplay32Bits[10]~86_combout\ & 
-- (!\switch~combout\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~86_combout\,
	datab => \switch~combout\(13),
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~84_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~87_combout\);

-- Location: LCCOMB_X21_Y9_N18
\aProcessor|displayAll|HexDisplay32Bits[10]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~90_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~87_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[10]~89_combout\) # (!\switch~combout\(14))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[10]~87_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~82_combout\ & ((\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~82_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~89_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[10]~87_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~90_combout\);

-- Location: LCCOMB_X24_Y9_N20
\aProcessor|displayAll|HexDisplay32Bits[10]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~93_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~92_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[10]~90_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[10]~92_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~80_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~92_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~80_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~90_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~93_combout\);

-- Location: LCCOMB_X33_Y7_N30
\aProcessor|displayAll|HexDisplay32Bits[10]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~94_combout\ = (\debounceit1|PB_state~regout\) # ((\switch~combout\(4) & ((\switch~combout\(3)) # (\aProcessor|displayAll|HexDisplay32Bits[10]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[10]~93_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~94_combout\);

-- Location: LCCOMB_X33_Y7_N0
\aProcessor|displayAll|HexDisplay32Bits[10]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~94_combout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|HexDisplay32Bits[10]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~99_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~94_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\);

-- Location: LCCOMB_X22_Y14_N18
\aProcessor|displayAll|HexDisplay32Bits[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ = ((\switch~combout\(0) & !\switch~combout\(1))) # (!\switch~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\);

-- Location: LCCOMB_X27_Y12_N4
\aProcessor|displayAll|HexDisplay32Bits[9]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~62_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & \aProcessor|MuxB|ShiftRight0~9_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~61_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~61_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~9_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~62_combout\);

-- Location: LCFF_X18_Y10_N29
\aProcessor|RegFile|R[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][9]~regout\);

-- Location: LCFF_X16_Y10_N29
\aProcessor|RegFile|R[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][9]~regout\);

-- Location: LCCOMB_X18_Y10_N28
\aProcessor|displayAll|HexDisplay32Bits[9]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~51_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[9][9]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[1][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][9]~regout\,
	datad => \aProcessor|RegFile|R[1][9]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~51_combout\);

-- Location: LCFF_X19_Y10_N3
\aProcessor|RegFile|R[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][9]~regout\);

-- Location: LCFF_X18_Y10_N23
\aProcessor|RegFile|R[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][9]~regout\);

-- Location: LCCOMB_X19_Y10_N2
\aProcessor|displayAll|HexDisplay32Bits[9]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~52_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[9]~51_combout\ & ((\aProcessor|RegFile|R[13][9]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~51_combout\ & 
-- (\aProcessor|RegFile|R[5][9]~regout\)))) # (!\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[9]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[9]~51_combout\,
	datac => \aProcessor|RegFile|R[5][9]~regout\,
	datad => \aProcessor|RegFile|R[13][9]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~52_combout\);

-- Location: LCFF_X25_Y12_N27
\aProcessor|RegFile|R[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][9]~regout\);

-- Location: LCCOMB_X17_Y10_N18
\aProcessor|RegFile|R[0][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][9]~feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R[0][9]~feeder_combout\);

-- Location: LCFF_X17_Y10_N19
\aProcessor|RegFile|R[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][9]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][9]~regout\);

-- Location: LCFF_X23_Y10_N13
\aProcessor|RegFile|R[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][9]~regout\);

-- Location: LCCOMB_X23_Y10_N12
\aProcessor|displayAll|HexDisplay32Bits[9]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~55_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[4][9]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[0][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][9]~regout\,
	datac => \aProcessor|RegFile|R[4][9]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~55_combout\);

-- Location: LCCOMB_X25_Y12_N26
\aProcessor|displayAll|HexDisplay32Bits[9]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~56_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[9]~55_combout\ & (\aProcessor|RegFile|R[12][9]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~55_combout\ & 
-- ((\aProcessor|RegFile|R[8][9]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[9]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[12][9]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][9]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~55_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~56_combout\);

-- Location: LCCOMB_X25_Y12_N12
\aProcessor|displayAll|HexDisplay32Bits[9]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~57_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[9]~54_combout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[9]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~54_combout\,
	datab => \switch~combout\(13),
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~56_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~57_combout\);

-- Location: LCCOMB_X25_Y12_N22
\aProcessor|displayAll|HexDisplay32Bits[9]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~60_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[9]~57_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[9]~59_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~57_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~52_combout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[9]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~59_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~52_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~57_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~60_combout\);

-- Location: LCCOMB_X27_Y12_N14
\aProcessor|displayAll|HexDisplay32Bits[9]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~63_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~62_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[9]~60_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~62_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[9]~50_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~50_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[9]~62_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~60_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~63_combout\);

-- Location: LCCOMB_X33_Y7_N18
\aProcessor|displayAll|HexDisplay32Bits[9]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~64_combout\ = (\debounceit1|PB_state~regout\) # ((\switch~combout\(4) & ((\switch~combout\(3)) # (\aProcessor|displayAll|HexDisplay32Bits[9]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~63_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~64_combout\);

-- Location: LCCOMB_X25_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[9]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~68_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~67_combout\ & (((\aProcessor|RY|Q\(9))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~67_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~67_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datac => \aProcessor|RY|Q\(9),
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(9),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~68_combout\);

-- Location: LCCOMB_X25_Y11_N6
\aProcessor|displayAll|HexDisplay32Bits[9]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~69_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & (((!\switch~combout\(1) & \aProcessor|InstAddGen|PC\(9))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[9]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[9]~68_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|InstAddGen|PC\(9),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~69_combout\);

-- Location: LCCOMB_X33_Y7_N8
\aProcessor|displayAll|HexDisplay32Bits[9]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~64_combout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|HexDisplay32Bits[9]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|HexDisplay32Bits[9]~64_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~69_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\);

-- Location: LCCOMB_X29_Y17_N26
\aProcessor|displayAll|Mux28~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~55_combout\ = (!\switch~combout\(0) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~55_combout\);

-- Location: LCCOMB_X27_Y14_N6
\aProcessor|displayAll|Mux28~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~76_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|displayAll|Mux28~55_combout\ & (\aProcessor|CSG|EnableSignals|RA_Enable~0_combout\ & \aProcessor|CSG|DecodeInst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|displayAll|Mux28~55_combout\,
	datac => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Equal0~2_combout\,
	combout => \aProcessor|displayAll|Mux28~76_combout\);

-- Location: LCCOMB_X33_Y10_N14
\aProcessor|displayAll|Mux28~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~73_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(8)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|RM|Q\(8),
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|displayAll|Mux28~73_combout\);

-- Location: LCCOMB_X33_Y10_N2
\aProcessor|displayAll|Mux28~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~99_combout\ = (\aProcessor|displayAll|Mux28~73_combout\) # ((\switch~combout\(1) & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(8) & \switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(8),
	datac => \aProcessor|displayAll|Mux28~73_combout\,
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~99_combout\);

-- Location: LCCOMB_X33_Y10_N22
\aProcessor|displayAll|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux23~5_combout\ = (\aProcessor|displayAll|Mux23~4_combout\ & (((\aProcessor|displayAll|Mux28~76_combout\)) # (!\switch~combout\(3)))) # (!\aProcessor|displayAll|Mux23~4_combout\ & (\switch~combout\(3) & 
-- ((\aProcessor|displayAll|Mux28~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux23~4_combout\,
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|Mux28~76_combout\,
	datad => \aProcessor|displayAll|Mux28~99_combout\,
	combout => \aProcessor|displayAll|Mux23~5_combout\);

-- Location: LCCOMB_X27_Y11_N30
\aProcessor|displayAll|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux23~0_combout\ = (\switch~combout\(1) & (!\switch~combout\(0) & (!\switch~combout\(2) & \aProcessor|IR|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \switch~combout\(2),
	datad => \aProcessor|IR|Q\(14),
	combout => \aProcessor|displayAll|Mux23~0_combout\);

-- Location: LCFF_X18_Y9_N21
\aProcessor|RegFile|R[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][8]~regout\);

-- Location: LCCOMB_X22_Y8_N26
\aProcessor|RegFile|R[15][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[15][8]~feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R[15][8]~feeder_combout\);

-- Location: LCFF_X22_Y8_N27
\aProcessor|RegFile|R[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[15][8]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][8]~regout\);

-- Location: LCCOMB_X18_Y9_N20
\aProcessor|RegFile|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~18_combout\ = (\aProcessor|RegFile|Mux23~17_combout\ & (((\aProcessor|RegFile|R[15][8]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|RegFile|Mux23~17_combout\ & (\switch~combout\(14) & 
-- (\aProcessor|RegFile|R[14][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux23~17_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[14][8]~regout\,
	datad => \aProcessor|RegFile|R[15][8]~regout\,
	combout => \aProcessor|RegFile|Mux23~18_combout\);

-- Location: LCFF_X18_Y9_N3
\aProcessor|RegFile|R[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][8]~regout\);

-- Location: LCFF_X19_Y9_N25
\aProcessor|RegFile|R[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][8]~regout\);

-- Location: LCCOMB_X19_Y9_N24
\aProcessor|RegFile|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~10_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[5][8]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[4][8]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[4][8]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[5][8]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux23~10_combout\);

-- Location: LCCOMB_X18_Y9_N2
\aProcessor|RegFile|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~11_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux23~10_combout\ & (\aProcessor|RegFile|R[7][8]~regout\)) # (!\aProcessor|RegFile|Mux23~10_combout\ & ((\aProcessor|RegFile|R[6][8]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[7][8]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[6][8]~regout\,
	datad => \aProcessor|RegFile|Mux23~10_combout\,
	combout => \aProcessor|RegFile|Mux23~11_combout\);

-- Location: LCFF_X16_Y10_N3
\aProcessor|RegFile|R[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][8]~regout\);

-- Location: LCFF_X16_Y10_N25
\aProcessor|RegFile|R[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][8]~regout\);

-- Location: LCCOMB_X16_Y10_N24
\aProcessor|RegFile|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~15_combout\ = (\aProcessor|RegFile|Mux23~14_combout\ & ((\aProcessor|RegFile|R[3][8]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux23~14_combout\ & (((\aProcessor|RegFile|R[1][8]~regout\ & 
-- \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux23~14_combout\,
	datab => \aProcessor|RegFile|R[3][8]~regout\,
	datac => \aProcessor|RegFile|R[1][8]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux23~15_combout\);

-- Location: LCFF_X15_Y10_N9
\aProcessor|RegFile|R[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][8]~regout\);

-- Location: LCFF_X15_Y10_N23
\aProcessor|RegFile|R[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][8]~regout\);

-- Location: LCCOMB_X15_Y10_N8
\aProcessor|RegFile|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~12_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[10][8]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[8][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[10][8]~regout\,
	datad => \aProcessor|RegFile|R[8][8]~regout\,
	combout => \aProcessor|RegFile|Mux23~12_combout\);

-- Location: LCFF_X18_Y10_N17
\aProcessor|RegFile|R[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][8]~regout\);

-- Location: LCCOMB_X18_Y10_N16
\aProcessor|RegFile|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~13_combout\ = (\aProcessor|RegFile|Mux23~12_combout\ & ((\aProcessor|RegFile|R[11][8]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux23~12_combout\ & (((\aProcessor|RegFile|R[9][8]~regout\ & 
-- \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[11][8]~regout\,
	datab => \aProcessor|RegFile|Mux23~12_combout\,
	datac => \aProcessor|RegFile|R[9][8]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux23~13_combout\);

-- Location: LCCOMB_X21_Y9_N28
\aProcessor|RegFile|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~16_combout\ = (\switch~combout\(15) & (((\switch~combout\(16))))) # (!\switch~combout\(15) & ((\switch~combout\(16) & ((\aProcessor|RegFile|Mux23~13_combout\))) # (!\switch~combout\(16) & 
-- (\aProcessor|RegFile|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux23~15_combout\,
	datac => \aProcessor|RegFile|Mux23~13_combout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux23~16_combout\);

-- Location: LCCOMB_X21_Y9_N2
\aProcessor|RegFile|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~19_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux23~16_combout\ & (\aProcessor|RegFile|Mux23~18_combout\)) # (!\aProcessor|RegFile|Mux23~16_combout\ & ((\aProcessor|RegFile|Mux23~11_combout\))))) # 
-- (!\switch~combout\(15) & (((\aProcessor|RegFile|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux23~18_combout\,
	datac => \aProcessor|RegFile|Mux23~11_combout\,
	datad => \aProcessor|RegFile|Mux23~16_combout\,
	combout => \aProcessor|RegFile|Mux23~19_combout\);

-- Location: LCFF_X21_Y13_N13
\aProcessor|RegFile|R[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][8]~regout\);

-- Location: LCFF_X22_Y13_N23
\aProcessor|RegFile|R[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][8]~regout\);

-- Location: LCCOMB_X21_Y13_N12
\aProcessor|RegFile|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~8_combout\ = (\aProcessor|RegFile|Mux23~7_combout\ & (((\aProcessor|RegFile|R[31][8]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|RegFile|Mux23~7_combout\ & (\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[23][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux23~7_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][8]~regout\,
	datad => \aProcessor|RegFile|R[31][8]~regout\,
	combout => \aProcessor|RegFile|Mux23~8_combout\);

-- Location: LCFF_X17_Y15_N9
\aProcessor|RegFile|R[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][8]~regout\);

-- Location: LCFF_X16_Y16_N25
\aProcessor|RegFile|R[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][8]~regout\);

-- Location: LCCOMB_X16_Y16_N24
\aProcessor|RegFile|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~3_combout\ = (\aProcessor|RegFile|Mux23~2_combout\ & ((\aProcessor|RegFile|R[30][8]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|RegFile|Mux23~2_combout\ & (((\aProcessor|RegFile|R[26][8]~regout\ & 
-- \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux23~2_combout\,
	datab => \aProcessor|RegFile|R[30][8]~regout\,
	datac => \aProcessor|RegFile|R[26][8]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|RegFile|Mux23~3_combout\);

-- Location: LCFF_X16_Y16_N11
\aProcessor|RegFile|R[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][8]~regout\);

-- Location: LCCOMB_X23_Y14_N28
\aProcessor|RegFile|R[28][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[28][8]~feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R[28][8]~feeder_combout\);

-- Location: LCFF_X23_Y14_N29
\aProcessor|RegFile|R[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[28][8]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][8]~regout\);

-- Location: LCCOMB_X16_Y16_N10
\aProcessor|RegFile|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~5_combout\ = (\aProcessor|RegFile|Mux23~4_combout\ & (((\aProcessor|RegFile|R[28][8]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|RegFile|Mux23~4_combout\ & (\switch~combout\(16) & 
-- (\aProcessor|RegFile|R[24][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux23~4_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[24][8]~regout\,
	datad => \aProcessor|RegFile|R[28][8]~regout\,
	combout => \aProcessor|RegFile|Mux23~5_combout\);

-- Location: LCCOMB_X16_Y16_N12
\aProcessor|RegFile|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~6_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|Mux23~3_combout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux23~3_combout\,
	datad => \aProcessor|RegFile|Mux23~5_combout\,
	combout => \aProcessor|RegFile|Mux23~6_combout\);

-- Location: LCCOMB_X20_Y10_N0
\aProcessor|RegFile|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux23~9_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux23~6_combout\ & ((\aProcessor|RegFile|Mux23~8_combout\))) # (!\aProcessor|RegFile|Mux23~6_combout\ & (\aProcessor|RegFile|Mux23~1_combout\)))) # (!\switch~combout\(13) 
-- & (((\aProcessor|RegFile|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux23~1_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux23~8_combout\,
	datad => \aProcessor|RegFile|Mux23~6_combout\,
	combout => \aProcessor|RegFile|Mux23~9_combout\);

-- Location: LCCOMB_X21_Y11_N28
\aProcessor|displayAll|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux23~1_combout\ = (\switch~combout\(1) & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux23~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux23~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(17),
	datab => \aProcessor|RegFile|Mux23~19_combout\,
	datac => \aProcessor|RegFile|Mux23~9_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux23~1_combout\);

-- Location: LCCOMB_X27_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ = (\switch~combout\(2) & \switch~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datac => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\);

-- Location: LCCOMB_X27_Y11_N16
\aProcessor|displayAll|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux23~2_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|Mux23~1_combout\) # ((\aProcessor|MuxB|ShiftRight0~8_combout\ & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datab => \aProcessor|displayAll|Mux23~1_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	combout => \aProcessor|displayAll|Mux23~2_combout\);

-- Location: LCCOMB_X27_Y11_N22
\aProcessor|displayAll|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux23~3_combout\ = (!\switch~combout\(3) & (\switch~combout\(4) & ((\aProcessor|displayAll|Mux23~0_combout\) # (\aProcessor|displayAll|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \aProcessor|displayAll|Mux23~0_combout\,
	datac => \aProcessor|displayAll|Mux23~2_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux23~3_combout\);

-- Location: LCCOMB_X33_Y7_N12
\aProcessor|displayAll|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux23~6_combout\ = (\aProcessor|displayAll|Mux23~3_combout\) # ((\debounceit1|PB_state~regout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|Mux23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux23~5_combout\,
	datac => \aProcessor|displayAll|Mux23~3_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux23~6_combout\);

-- Location: LCCOMB_X33_Y7_N26
\uHEX2|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & (\aProcessor|displayAll|Mux23~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ $ (\aProcessor|displayAll|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\,
	datad => \aProcessor|displayAll|Mux23~6_combout\,
	combout => \uHEX2|WideOr6~0_combout\);

-- Location: LCCOMB_X33_Y7_N28
\uHEX2|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & ((\aProcessor|displayAll|Mux23~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\))) # (!\aProcessor|displayAll|Mux23~6_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\ $ 
-- (\aProcessor|displayAll|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\,
	datad => \aProcessor|displayAll|Mux23~6_combout\,
	combout => \uHEX2|WideOr5~0_combout\);

-- Location: LCCOMB_X33_Y7_N6
\uHEX2|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\) # (!\aProcessor|displayAll|Mux23~6_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\ & !\aProcessor|displayAll|Mux23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\,
	datad => \aProcessor|displayAll|Mux23~6_combout\,
	combout => \uHEX2|WideOr4~0_combout\);

-- Location: LCCOMB_X33_Y7_N16
\uHEX2|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux23~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\)))) # (!\aProcessor|displayAll|Mux23~6_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\,
	datad => \aProcessor|displayAll|Mux23~6_combout\,
	combout => \uHEX2|WideOr3~0_combout\);

-- Location: LCCOMB_X33_Y7_N10
\uHEX2|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & ((\aProcessor|displayAll|Mux23~6_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & ((\aProcessor|displayAll|Mux23~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\,
	datad => \aProcessor|displayAll|Mux23~6_combout\,
	combout => \uHEX2|WideOr2~0_combout\);

-- Location: LCCOMB_X33_Y7_N24
\uHEX2|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & (\aProcessor|displayAll|Mux23~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\) # (\aProcessor|displayAll|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\,
	datad => \aProcessor|displayAll|Mux23~6_combout\,
	combout => \uHEX2|WideOr1~0_combout\);

-- Location: LCCOMB_X33_Y7_N2
\uHEX2|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux23~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\)))) # 
-- (!\aProcessor|displayAll|Mux23~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~130_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~100_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~70_combout\,
	datad => \aProcessor|displayAll|Mux23~6_combout\,
	combout => \uHEX2|WideOr0~0_combout\);

-- Location: LCCOMB_X27_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[14]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ = ((!\switch~combout\(1) & (!\switch~combout\(0) & !\switch~combout\(2)))) # (!\switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \switch~combout\(2),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\);

-- Location: LCCOMB_X30_Y16_N18
\aProcessor|displayAll|HexDisplay32Bits[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ = (\switch~combout\(2) & ((\switch~combout\(1)) # (!\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\);

-- Location: LCCOMB_X37_Y11_N12
\aProcessor|displayAll|Mux28~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~83_combout\ = (\aProcessor|IR|Q\(14) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(14),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~83_combout\);

-- Location: LCCOMB_X37_Y11_N6
\aProcessor|displayAll|HexDisplay32Bits[14]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~188_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & ((\aProcessor|RB|Q\(14)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|displayAll|Mux28~83_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datac => \aProcessor|displayAll|Mux28~83_combout\,
	datad => \aProcessor|RB|Q\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~188_combout\);

-- Location: LCCOMB_X36_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[14]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~189_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~188_combout\ & (\aProcessor|RA|Q\(14))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~188_combout\ & ((\aProcessor|RZ|Q\(14)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datab => \aProcessor|RA|Q\(14),
	datac => \aProcessor|RZ|Q\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~188_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~189_combout\);

-- Location: LCCOMB_X27_Y15_N22
\aProcessor|displayAll|HexDisplay32Bits[14]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ = (\switch~combout\(3) & ((\switch~combout\(2)) # ((\switch~combout\(1)) # (!\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(3),
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\);

-- Location: LCCOMB_X37_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[14]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~190_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(14))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~189_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~189_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~190_combout\);

-- Location: LCCOMB_X34_Y10_N18
\aProcessor|displayAll|HexDisplay32Bits[14]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~191_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~190_combout\ & ((\aProcessor|RY|Q\(14)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~190_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(14),
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~190_combout\,
	datad => \aProcessor|RY|Q\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~191_combout\);

-- Location: LCCOMB_X25_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[14]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ = (!\switch~combout\(4) & (((\switch~combout\(3)) # (\switch~combout\(2))) # (!\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \switch~combout\(0),
	datac => \switch~combout\(3),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\);

-- Location: LCCOMB_X34_Y10_N20
\aProcessor|displayAll|HexDisplay32Bits[14]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~187_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[14]~191_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~187_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~191_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\);

-- Location: LCCOMB_X25_Y11_N14
\aProcessor|displayAll|HexDisplay32Bits[15]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~193_combout\ = (\aProcessor|InstAddGen|PC\(15) & (!\switch~combout\(4) & (!\switch~combout\(1) & \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(15),
	datab => \switch~combout\(4),
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~193_combout\);

-- Location: LCCOMB_X28_Y10_N6
\aProcessor|displayAll|HexDisplay32Bits[15]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~217_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~193_combout\) # ((\switch~combout\(4) & ((\aProcessor|displayAll|HexDisplay32Bits[15]~216_combout\) # (\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~216_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~193_combout\,
	datac => \switch~combout\(3),
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~217_combout\);

-- Location: LCCOMB_X34_Y10_N0
\aProcessor|displayAll|HexDisplay32Bits[15]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~217_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[15]~221_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~221_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~217_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\);

-- Location: LCCOMB_X25_Y16_N26
\aProcessor|InstAddGen|PC[13]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[13]~59_combout\ = (\aProcessor|InstAddGen|PC\(13) & (!\aProcessor|InstAddGen|PC[12]~58\)) # (!\aProcessor|InstAddGen|PC\(13) & ((\aProcessor|InstAddGen|PC[12]~58\) # (GND)))
-- \aProcessor|InstAddGen|PC[13]~60\ = CARRY((!\aProcessor|InstAddGen|PC[12]~58\) # (!\aProcessor|InstAddGen|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(13),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[12]~58\,
	combout => \aProcessor|InstAddGen|PC[13]~59_combout\,
	cout => \aProcessor|InstAddGen|PC[13]~60\);

-- Location: LCFF_X25_Y16_N27
\aProcessor|InstAddGen|PC[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[13]~59_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(13));

-- Location: LCCOMB_X24_Y16_N30
\aProcessor|displayAll|HexDisplay32Bits[13]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\ = (!\switch~combout\(4) & (\aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\ & (!\debounceit1|PB_state~regout\ & !\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~38_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\);

-- Location: LCCOMB_X24_Y16_N8
\aProcessor|displayAll|HexDisplay32Bits[13]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~160_combout\) # ((\aProcessor|InstAddGen|PC\(13) & \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~160_combout\,
	datac => \aProcessor|InstAddGen|PC\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\);

-- Location: LCCOMB_X22_Y14_N30
\aProcessor|displayAll|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~6_combout\ = (!\switch~combout\(2) & (!\switch~combout\(0) & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~6_combout\);

-- Location: LCCOMB_X22_Y14_N4
\aProcessor|displayAll|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux19~1_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|Mux19~0_combout\) # ((\aProcessor|MuxB|ShiftRight0~12_combout\ & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux19~0_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y14_N8
\aProcessor|displayAll|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux19~2_combout\ = (\aProcessor|displayAll|Mux19~1_combout\) # ((\switch~combout\(3)) # ((\aProcessor|IR|Q\(18) & \aProcessor|displayAll|Mux10~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(18),
	datab => \aProcessor|displayAll|Mux10~6_combout\,
	datac => \aProcessor|displayAll|Mux19~1_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux19~2_combout\);

-- Location: LCCOMB_X34_Y10_N28
\aProcessor|displayAll|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux19~5_combout\ = (!\debounceit1|PB_state~regout\ & ((\switch~combout\(4) & ((\aProcessor|displayAll|Mux19~2_combout\))) # (!\switch~combout\(4) & (\aProcessor|displayAll|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux19~4_combout\,
	datab => \switch~combout\(4),
	datac => \aProcessor|displayAll|Mux19~2_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux19~5_combout\);

-- Location: LCCOMB_X34_Y10_N30
\uHEX3|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ $ (!\aProcessor|displayAll|Mux19~5_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (\aProcessor|displayAll|Mux19~5_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\,
	datad => \aProcessor|displayAll|Mux19~5_combout\,
	combout => \uHEX3|WideOr6~0_combout\);

-- Location: LCCOMB_X34_Y10_N8
\uHEX3|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ & ((\aProcessor|displayAll|Mux19~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\))) # (!\aProcessor|displayAll|Mux19~5_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\ $ 
-- (\aProcessor|displayAll|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\,
	datad => \aProcessor|displayAll|Mux19~5_combout\,
	combout => \uHEX3|WideOr5~0_combout\);

-- Location: LCCOMB_X34_Y10_N2
\uHEX3|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\) # (!\aProcessor|displayAll|Mux19~5_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\ & !\aProcessor|displayAll|Mux19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\,
	datad => \aProcessor|displayAll|Mux19~5_combout\,
	combout => \uHEX3|WideOr4~0_combout\);

-- Location: LCCOMB_X34_Y10_N12
\uHEX3|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux19~5_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ $ (((!\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\))))) # (!\aProcessor|displayAll|Mux19~5_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ & \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\,
	datad => \aProcessor|displayAll|Mux19~5_combout\,
	combout => \uHEX3|WideOr3~0_combout\);

-- Location: LCCOMB_X34_Y10_N22
\uHEX3|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ & \aProcessor|displayAll|Mux19~5_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\ 
-- & ((\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & ((\aProcessor|displayAll|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\,
	datad => \aProcessor|displayAll|Mux19~5_combout\,
	combout => \uHEX3|WideOr2~0_combout\);

-- Location: LCCOMB_X34_Y10_N16
\uHEX3|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (\aProcessor|displayAll|Mux19~5_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\) # (\aProcessor|displayAll|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\,
	datad => \aProcessor|displayAll|Mux19~5_combout\,
	combout => \uHEX3|WideOr1~0_combout\);

-- Location: LCCOMB_X34_Y10_N26
\uHEX3|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux19~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\)))) 
-- # (!\aProcessor|displayAll|Mux19~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~192_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~222_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~162_combout\,
	datad => \aProcessor|displayAll|Mux19~5_combout\,
	combout => \uHEX3|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y14_N24
\aProcessor|displayAll|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~7_combout\ = (!\switch~combout\(2) & (\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|displayAll|Mux10~7_combout\);

-- Location: LCCOMB_X24_Y14_N6
\aProcessor|displayAll|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~9_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~8_combout\) # ((\aProcessor|MuxB|ShiftRight0~16_combout\ & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~8_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~16_combout\,
	datac => \switch~combout\(2),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~9_combout\);

-- Location: LCCOMB_X24_Y14_N28
\aProcessor|displayAll|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~0_combout\ = (\aProcessor|displayAll|Mux11~0_combout\ & ((\aProcessor|displayAll|Mux10~7_combout\) # (\aProcessor|displayAll|Mux10~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux11~0_combout\,
	datac => \aProcessor|displayAll|Mux10~7_combout\,
	datad => \aProcessor|displayAll|Mux10~9_combout\,
	combout => \aProcessor|displayAll|Mux15~0_combout\);

-- Location: LCCOMB_X27_Y16_N0
\aProcessor|displayAll|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~4_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux15~0_combout\) # ((\aProcessor|displayAll|Mux15~3_combout\ & !\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~3_combout\,
	datab => \aProcessor|displayAll|Mux15~0_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux15~4_combout\);

-- Location: LCCOMB_X28_Y16_N6
\aProcessor|displayAll|HexDisplay32Bits[17]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~250_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|RM|Q\(17)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~249_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~249_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|RM|Q\(17),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~250_combout\);

-- Location: LCCOMB_X27_Y15_N30
\aProcessor|displayAll|HexDisplay32Bits[17]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~251_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~250_combout\ & (\aProcessor|RY|Q\(17))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~250_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(17)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~250_combout\,
	datac => \aProcessor|RY|Q\(17),
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(17),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~251_combout\);

-- Location: LCCOMB_X24_Y16_N18
\aProcessor|displayAll|HexDisplay32Bits[18]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ = (\switch~combout\(4)) # ((\switch~combout\(3)) # (\switch~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(4),
	datac => \switch~combout\(3),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\);

-- Location: LCCOMB_X22_Y16_N30
\aProcessor|displayAll|HexDisplay32Bits[17]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~252_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[17]~251_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~247_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~247_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~251_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~252_combout\);

-- Location: LCCOMB_X22_Y16_N22
\aProcessor|displayAll|HexDisplay32Bits[18]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ = (!\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\) # (!\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\);

-- Location: LCCOMB_X22_Y16_N10
\aProcessor|displayAll|HexDisplay32Bits[17]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~548_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~252_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~548_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~252_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\);

-- Location: LCFF_X27_Y15_N13
\aProcessor|IR|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(24));

-- Location: LCCOMB_X29_Y17_N8
\aProcessor|displayAll|HexDisplay32Bits[18]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~276_combout\ = (\switch~combout\(0) & (((\switch~combout\(1))))) # (!\switch~combout\(0) & ((\switch~combout\(1) & ((\aProcessor|RB|Q\(18)))) # (!\switch~combout\(1) & (\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RB|Q\(18),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~276_combout\);

-- Location: LCCOMB_X30_Y17_N4
\aProcessor|displayAll|HexDisplay32Bits[18]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~277_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~276_combout\ & ((\aProcessor|RZ|Q\(18)))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~276_combout\ & 
-- (\aProcessor|RA|Q\(18))))) # (!\switch~combout\(0) & (((\aProcessor|displayAll|HexDisplay32Bits[18]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datab => \aProcessor|RZ|Q\(18),
	datac => \switch~combout\(0),
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~276_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~277_combout\);

-- Location: LCCOMB_X29_Y17_N10
\aProcessor|displayAll|HexDisplay32Bits[18]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~278_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(18) & (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[18]~277_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datab => \aProcessor|RM|Q\(18),
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~277_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~278_combout\);

-- Location: LCCOMB_X23_Y16_N16
\aProcessor|displayAll|HexDisplay32Bits[18]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~279_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~278_combout\ & ((\aProcessor|RY|Q\(18)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~278_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(18))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~278_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(18),
	datad => \aProcessor|RY|Q\(18),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~279_combout\);

-- Location: LCCOMB_X22_Y16_N18
\aProcessor|displayAll|HexDisplay32Bits[18]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~280_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~279_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~275_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~275_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~279_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~280_combout\);

-- Location: LCCOMB_X22_Y16_N6
\aProcessor|displayAll|HexDisplay32Bits[18]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~546_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~280_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~546_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~280_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\);

-- Location: LCFF_X23_Y12_N27
\aProcessor|RegFile|R[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][19]~regout\);

-- Location: LCCOMB_X17_Y10_N22
\aProcessor|RegFile|R[0][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[0][19]~feeder_combout\ = \aProcessor|RY|Q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(19),
	combout => \aProcessor|RegFile|R[0][19]~feeder_combout\);

-- Location: LCFF_X17_Y10_N23
\aProcessor|RegFile|R[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[0][19]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][19]~regout\);

-- Location: LCFF_X24_Y12_N21
\aProcessor|RegFile|R[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][19]~regout\);

-- Location: LCCOMB_X24_Y12_N20
\aProcessor|displayAll|HexDisplay32Bits[19]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~295_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|RegFile|R[4][19]~regout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|RegFile|R[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[0][19]~regout\,
	datac => \aProcessor|RegFile|R[4][19]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~295_combout\);

-- Location: LCCOMB_X23_Y12_N26
\aProcessor|displayAll|HexDisplay32Bits[19]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~296_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[19]~295_combout\ & (\aProcessor|RegFile|R[12][19]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~295_combout\ & 
-- ((\aProcessor|RegFile|R[8][19]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[19]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[12][19]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[8][19]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~295_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~296_combout\);

-- Location: LCCOMB_X23_Y9_N4
\aProcessor|displayAll|HexDisplay32Bits[19]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~297_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[19]~294_combout\)) # (!\switch~combout\(14) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[19]~296_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[19]~294_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~296_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~297_combout\);

-- Location: LCFF_X16_Y13_N17
\aProcessor|RegFile|R[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][19]~regout\);

-- Location: LCFF_X16_Y13_N11
\aProcessor|RegFile|R[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][19]~regout\);

-- Location: LCCOMB_X16_Y13_N16
\aProcessor|displayAll|HexDisplay32Bits[19]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~291_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[9][19]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[1][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][19]~regout\,
	datad => \aProcessor|RegFile|R[1][19]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~291_combout\);

-- Location: LCFF_X19_Y9_N29
\aProcessor|RegFile|R[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][19]~regout\);

-- Location: LCFF_X19_Y9_N23
\aProcessor|RegFile|R[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][19]~regout\);

-- Location: LCCOMB_X19_Y9_N28
\aProcessor|displayAll|HexDisplay32Bits[19]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~292_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[19]~291_combout\ & ((\aProcessor|RegFile|R[13][19]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~291_combout\ & 
-- (\aProcessor|RegFile|R[5][19]~regout\)))) # (!\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[19]~291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~291_combout\,
	datac => \aProcessor|RegFile|R[5][19]~regout\,
	datad => \aProcessor|RegFile|R[13][19]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~292_combout\);

-- Location: LCCOMB_X23_Y9_N18
\aProcessor|displayAll|HexDisplay32Bits[19]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~300_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[19]~297_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~299_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[19]~297_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~292_combout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[19]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[19]~299_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~297_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~292_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~300_combout\);

-- Location: LCFF_X17_Y11_N1
\aProcessor|RegFile|R[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][19]~regout\);

-- Location: LCFF_X20_Y16_N9
\aProcessor|RegFile|R[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][19]~regout\);

-- Location: LCCOMB_X20_Y16_N8
\aProcessor|displayAll|HexDisplay32Bits[19]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~283_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[26][19]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[24][19]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[24][19]~regout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[26][19]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~283_combout\);

-- Location: LCCOMB_X17_Y11_N0
\aProcessor|displayAll|HexDisplay32Bits[19]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~284_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[19]~283_combout\ & (\aProcessor|RegFile|R[27][19]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~283_combout\ & 
-- ((\aProcessor|RegFile|R[25][19]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[19]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[27][19]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[25][19]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~283_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~284_combout\);

-- Location: LCCOMB_X18_Y12_N16
\aProcessor|RegFile|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~16_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|RegFile|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|RegFile|Decoder0~14_combout\,
	combout => \aProcessor|RegFile|Decoder0~16_combout\);

-- Location: LCFF_X19_Y13_N3
\aProcessor|RegFile|R[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][19]~regout\);

-- Location: LCCOMB_X19_Y12_N18
\aProcessor|RegFile|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~4_combout\ = (\aProcessor|RegFile|Decoder0~2_combout\ & (!\aProcessor|MuxC|ShiftRight0~3_combout\ & \aProcessor|MuxC|ShiftRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|Decoder0~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|Decoder0~4_combout\);

-- Location: LCFF_X19_Y13_N29
\aProcessor|RegFile|R[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][19]~regout\);

-- Location: LCCOMB_X19_Y13_N28
\aProcessor|displayAll|HexDisplay32Bits[19]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~285_combout\ = (\switch~combout\(14) & (((\aProcessor|RegFile|R[18][19]~regout\) # (\switch~combout\(13))))) # (!\switch~combout\(14) & (\aProcessor|RegFile|R[16][19]~regout\ & ((!\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[16][19]~regout\,
	datac => \aProcessor|RegFile|R[18][19]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~285_combout\);

-- Location: LCFF_X18_Y13_N17
\aProcessor|RegFile|R[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][19]~regout\);

-- Location: LCCOMB_X18_Y13_N16
\aProcessor|displayAll|HexDisplay32Bits[19]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~286_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[19]~285_combout\ & ((\aProcessor|RegFile|R[19][19]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~285_combout\ & 
-- (((\aProcessor|RegFile|R[17][19]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[19][19]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~285_combout\,
	datac => \aProcessor|RegFile|R[17][19]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~286_combout\);

-- Location: LCCOMB_X17_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[19]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~287_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[19]~284_combout\) # ((\switch~combout\(15))))) # (!\switch~combout\(16) & 
-- (((\aProcessor|displayAll|HexDisplay32Bits[19]~286_combout\ & !\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~284_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~286_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~287_combout\);

-- Location: LCFF_X22_Y15_N3
\aProcessor|RegFile|R[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][19]~regout\);

-- Location: LCFF_X22_Y15_N5
\aProcessor|RegFile|R[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][19]~regout\);

-- Location: LCFF_X24_Y11_N11
\aProcessor|RegFile|R[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][19]~regout\);

-- Location: LCFF_X24_Y11_N13
\aProcessor|RegFile|R[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][19]~regout\);

-- Location: LCCOMB_X24_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[19]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~288_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[29][19]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[28][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[29][19]~regout\,
	datad => \aProcessor|RegFile|R[28][19]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~288_combout\);

-- Location: LCCOMB_X22_Y15_N4
\aProcessor|displayAll|HexDisplay32Bits[19]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~289_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[19]~288_combout\ & (\aProcessor|RegFile|R[31][19]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~288_combout\ & 
-- ((\aProcessor|RegFile|R[30][19]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[19]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[31][19]~regout\,
	datac => \aProcessor|RegFile|R[30][19]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~288_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~289_combout\);

-- Location: LCCOMB_X17_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[19]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~290_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[19]~287_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[19]~289_combout\) # (!\switch~combout\(15))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[19]~287_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~282_combout\ & ((\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[19]~282_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~287_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~289_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~290_combout\);

-- Location: LCCOMB_X22_Y9_N30
\aProcessor|displayAll|HexDisplay32Bits[19]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~302_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[19]~301_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~300_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[19]~301_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[19]~290_combout\ & \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[19]~301_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~300_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~290_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~302_combout\);

-- Location: LCCOMB_X22_Y16_N8
\aProcessor|displayAll|HexDisplay32Bits[19]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~303_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[19]~302_combout\ & !\switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~302_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~303_combout\);

-- Location: LCCOMB_X22_Y16_N14
\aProcessor|displayAll|HexDisplay32Bits[19]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~308_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~307_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~303_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[19]~307_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~303_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~308_combout\);

-- Location: LCCOMB_X22_Y16_N2
\aProcessor|displayAll|HexDisplay32Bits[19]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~544_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~308_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[19]~544_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~308_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\);

-- Location: LCCOMB_X1_Y14_N16
\uHEX4|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ & (\aProcessor|displayAll|Mux15~4_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & (\aProcessor|displayAll|Mux15~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~4_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\,
	combout => \uHEX4|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y14_N22
\uHEX4|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ & ((\aProcessor|displayAll|Mux15~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\))) # (!\aProcessor|displayAll|Mux15~4_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & (\aProcessor|displayAll|Mux15~4_combout\ $ 
-- (\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~4_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\,
	combout => \uHEX4|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y14_N12
\uHEX4|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\) # (!\aProcessor|displayAll|Mux15~4_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & (!\aProcessor|displayAll|Mux15~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~4_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\,
	combout => \uHEX4|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y14_N30
\uHEX4|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux15~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ $ ((!\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\)))) # (!\aProcessor|displayAll|Mux15~4_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~4_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\,
	combout => \uHEX4|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y14_N28
\uHEX4|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ & (\aProcessor|displayAll|Mux15~4_combout\ & ((!\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ 
-- & ((\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & ((!\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & (\aProcessor|displayAll|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~4_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\,
	combout => \uHEX4|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y14_N14
\uHEX4|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr1~0_combout\ = (\aProcessor|displayAll|Mux15~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\ $ (((\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\))))) # (!\aProcessor|displayAll|Mux15~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ & 
-- !\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~4_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\,
	combout => \uHEX4|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y14_N0
\uHEX4|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux15~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\)))) 
-- # (!\aProcessor|displayAll|Mux15~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~4_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~549_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~547_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~545_combout\,
	combout => \uHEX4|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y15_N22
\aProcessor|displayAll|HexDisplay32Bits[23]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~340_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~339_combout\ & (((\aProcessor|RA|Q\(23))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[23]~339_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|RZ|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~339_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datac => \aProcessor|RA|Q\(23),
	datad => \aProcessor|RZ|Q\(23),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~340_combout\);

-- Location: LCCOMB_X30_Y15_N0
\aProcessor|displayAll|HexDisplay32Bits[23]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~341_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (\aProcessor|RM|Q\(23)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[23]~340_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|RM|Q\(23),
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~340_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~341_combout\);

-- Location: LCCOMB_X23_Y16_N4
\aProcessor|displayAll|HexDisplay32Bits[23]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~342_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~341_combout\ & (((\aProcessor|RY|Q\(23)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[23]~341_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(23) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(23),
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~341_combout\,
	datac => \aProcessor|RY|Q\(23),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~342_combout\);

-- Location: LCCOMB_X23_Y16_N8
\aProcessor|displayAll|HexDisplay32Bits[13]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\ = (!\debounceit1|PB_state~regout\ & \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\);

-- Location: LCCOMB_X24_Y16_N4
\aProcessor|displayAll|HexDisplay32Bits[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\ = (!\debounceit1|PB_state~regout\ & (\switch~combout\(4) & !\switch~combout\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_state~regout\,
	datab => \switch~combout\(4),
	datac => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\);

-- Location: LCCOMB_X23_Y16_N26
\aProcessor|displayAll|HexDisplay32Bits[23]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~365_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~364_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[23]~342_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~364_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~342_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~364_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~342_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~365_combout\);

-- Location: LCCOMB_X25_Y16_N28
\aProcessor|InstAddGen|PC[14]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[14]~61_combout\ = (\aProcessor|InstAddGen|PC\(14) & (\aProcessor|InstAddGen|PC[13]~60\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(14) & (!\aProcessor|InstAddGen|PC[13]~60\ & VCC))
-- \aProcessor|InstAddGen|PC[14]~62\ = CARRY((\aProcessor|InstAddGen|PC\(14) & !\aProcessor|InstAddGen|PC[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(14),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[13]~60\,
	combout => \aProcessor|InstAddGen|PC[14]~61_combout\,
	cout => \aProcessor|InstAddGen|PC[14]~62\);

-- Location: LCFF_X25_Y16_N29
\aProcessor|InstAddGen|PC[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[14]~61_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(14));

-- Location: LCCOMB_X25_Y16_N30
\aProcessor|InstAddGen|PC[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[15]~63_combout\ = (\aProcessor|InstAddGen|PC\(15) & (!\aProcessor|InstAddGen|PC[14]~62\)) # (!\aProcessor|InstAddGen|PC\(15) & ((\aProcessor|InstAddGen|PC[14]~62\) # (GND)))
-- \aProcessor|InstAddGen|PC[15]~64\ = CARRY((!\aProcessor|InstAddGen|PC[14]~62\) # (!\aProcessor|InstAddGen|PC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(15),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[14]~62\,
	combout => \aProcessor|InstAddGen|PC[15]~63_combout\,
	cout => \aProcessor|InstAddGen|PC[15]~64\);

-- Location: LCFF_X25_Y16_N31
\aProcessor|InstAddGen|PC[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[15]~63_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(15));

-- Location: LCCOMB_X25_Y15_N0
\aProcessor|InstAddGen|PC[16]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[16]~65_combout\ = (\aProcessor|InstAddGen|PC\(16) & (\aProcessor|InstAddGen|PC[15]~64\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(16) & (!\aProcessor|InstAddGen|PC[15]~64\ & VCC))
-- \aProcessor|InstAddGen|PC[16]~66\ = CARRY((\aProcessor|InstAddGen|PC\(16) & !\aProcessor|InstAddGen|PC[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(16),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[15]~64\,
	combout => \aProcessor|InstAddGen|PC[16]~65_combout\,
	cout => \aProcessor|InstAddGen|PC[16]~66\);

-- Location: LCFF_X25_Y15_N1
\aProcessor|InstAddGen|PC[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[16]~65_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(16));

-- Location: LCCOMB_X25_Y15_N2
\aProcessor|InstAddGen|PC[17]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[17]~67_combout\ = (\aProcessor|InstAddGen|PC\(17) & (!\aProcessor|InstAddGen|PC[16]~66\)) # (!\aProcessor|InstAddGen|PC\(17) & ((\aProcessor|InstAddGen|PC[16]~66\) # (GND)))
-- \aProcessor|InstAddGen|PC[17]~68\ = CARRY((!\aProcessor|InstAddGen|PC[16]~66\) # (!\aProcessor|InstAddGen|PC\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(17),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[16]~66\,
	combout => \aProcessor|InstAddGen|PC[17]~67_combout\,
	cout => \aProcessor|InstAddGen|PC[17]~68\);

-- Location: LCFF_X25_Y15_N3
\aProcessor|InstAddGen|PC[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[17]~67_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(17));

-- Location: LCCOMB_X25_Y15_N4
\aProcessor|InstAddGen|PC[18]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[18]~69_combout\ = (\aProcessor|InstAddGen|PC\(18) & (\aProcessor|InstAddGen|PC[17]~68\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(18) & (!\aProcessor|InstAddGen|PC[17]~68\ & VCC))
-- \aProcessor|InstAddGen|PC[18]~70\ = CARRY((\aProcessor|InstAddGen|PC\(18) & !\aProcessor|InstAddGen|PC[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(18),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[17]~68\,
	combout => \aProcessor|InstAddGen|PC[18]~69_combout\,
	cout => \aProcessor|InstAddGen|PC[18]~70\);

-- Location: LCFF_X25_Y15_N5
\aProcessor|InstAddGen|PC[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[18]~69_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(18));

-- Location: LCCOMB_X25_Y15_N8
\aProcessor|InstAddGen|PC[20]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[20]~73_combout\ = (\aProcessor|InstAddGen|PC\(20) & (\aProcessor|InstAddGen|PC[19]~72\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(20) & (!\aProcessor|InstAddGen|PC[19]~72\ & VCC))
-- \aProcessor|InstAddGen|PC[20]~74\ = CARRY((\aProcessor|InstAddGen|PC\(20) & !\aProcessor|InstAddGen|PC[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(20),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[19]~72\,
	combout => \aProcessor|InstAddGen|PC[20]~73_combout\,
	cout => \aProcessor|InstAddGen|PC[20]~74\);

-- Location: LCFF_X25_Y15_N9
\aProcessor|InstAddGen|PC[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[20]~73_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(20));

-- Location: LCCOMB_X25_Y15_N12
\aProcessor|InstAddGen|PC[22]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[22]~77_combout\ = (\aProcessor|InstAddGen|PC\(22) & (\aProcessor|InstAddGen|PC[21]~76\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(22) & (!\aProcessor|InstAddGen|PC[21]~76\ & VCC))
-- \aProcessor|InstAddGen|PC[22]~78\ = CARRY((\aProcessor|InstAddGen|PC\(22) & !\aProcessor|InstAddGen|PC[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(22),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[21]~76\,
	combout => \aProcessor|InstAddGen|PC[22]~77_combout\,
	cout => \aProcessor|InstAddGen|PC[22]~78\);

-- Location: LCCOMB_X25_Y15_N14
\aProcessor|InstAddGen|PC[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[23]~79_combout\ = (\aProcessor|InstAddGen|PC\(23) & (!\aProcessor|InstAddGen|PC[22]~78\)) # (!\aProcessor|InstAddGen|PC\(23) & ((\aProcessor|InstAddGen|PC[22]~78\) # (GND)))
-- \aProcessor|InstAddGen|PC[23]~80\ = CARRY((!\aProcessor|InstAddGen|PC[22]~78\) # (!\aProcessor|InstAddGen|PC\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(23),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[22]~78\,
	combout => \aProcessor|InstAddGen|PC[23]~79_combout\,
	cout => \aProcessor|InstAddGen|PC[23]~80\);

-- Location: LCFF_X25_Y15_N15
\aProcessor|InstAddGen|PC[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[23]~79_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(23));

-- Location: LCCOMB_X23_Y16_N28
\aProcessor|displayAll|HexDisplay32Bits[23]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~365_combout\) # ((\aProcessor|InstAddGen|PC\(23) & \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~365_combout\,
	datac => \aProcessor|InstAddGen|PC\(23),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\);

-- Location: LCCOMB_X30_Y17_N6
\aProcessor|displayAll|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~14_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(20)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|RM|Q\(20),
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|displayAll|Mux10~14_combout\);

-- Location: LCCOMB_X27_Y16_N2
\aProcessor|displayAll|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~15_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~14_combout\) # ((\aProcessor|displayAll|Mux28~14_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux28~14_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(20),
	datad => \aProcessor|displayAll|Mux10~14_combout\,
	combout => \aProcessor|displayAll|Mux10~15_combout\);

-- Location: LCCOMB_X27_Y16_N14
\aProcessor|displayAll|Mux10~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~36_combout\ = (\aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\ & (\switch~combout\(1) & (\switch~combout\(2) & !\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux10~36_combout\);

-- Location: LCCOMB_X27_Y16_N28
\aProcessor|displayAll|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~2_combout\ = (\switch~combout\(3) & (((\aProcessor|displayAll|Mux10~15_combout\) # (\aProcessor|displayAll|Mux10~36_combout\)))) # (!\switch~combout\(3) & (\aProcessor|displayAll|Mux28~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~92_combout\,
	datab => \aProcessor|displayAll|Mux10~15_combout\,
	datac => \aProcessor|displayAll|Mux10~36_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux11~2_combout\);

-- Location: LCCOMB_X24_Y14_N10
\aProcessor|displayAll|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~13_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~12_combout\) # ((!\switch~combout\(1) & \aProcessor|MuxB|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~12_combout\,
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \aProcessor|MuxB|ShiftRight0~20_combout\,
	combout => \aProcessor|displayAll|Mux10~13_combout\);

-- Location: LCCOMB_X24_Y14_N4
\aProcessor|displayAll|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~1_combout\ = (\aProcessor|displayAll|Mux11~0_combout\ & ((\aProcessor|displayAll|Mux10~7_combout\) # (\aProcessor|displayAll|Mux10~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux11~0_combout\,
	datac => \aProcessor|displayAll|Mux10~7_combout\,
	datad => \aProcessor|displayAll|Mux10~13_combout\,
	combout => \aProcessor|displayAll|Mux11~1_combout\);

-- Location: LCCOMB_X15_Y16_N0
\aProcessor|displayAll|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~3_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux11~1_combout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux11~2_combout\,
	datac => \aProcessor|displayAll|Mux11~1_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux11~3_combout\);

-- Location: LCCOMB_X22_Y14_N2
\aProcessor|displayAll|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~0_combout\ = (!\switch~combout\(3) & (\switch~combout\(4) & ((\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\) # (\aProcessor|displayAll|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux10~6_combout\,
	combout => \aProcessor|displayAll|Mux11~0_combout\);

-- Location: LCFF_X16_Y12_N29
\aProcessor|RegFile|R[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][21]~regout\);

-- Location: LCCOMB_X23_Y12_N24
\aProcessor|RegFile|R[8][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[8][21]~feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R[8][21]~feeder_combout\);

-- Location: LCFF_X23_Y12_N25
\aProcessor|RegFile|R[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[8][21]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[8][21]~regout\);

-- Location: LCCOMB_X16_Y12_N28
\aProcessor|RegFile|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~12_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[10][21]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[10][21]~regout\,
	datad => \aProcessor|RegFile|R[8][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~12_combout\);

-- Location: LCFF_X20_Y9_N3
\aProcessor|RegFile|R[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][21]~regout\);

-- Location: LCCOMB_X20_Y9_N2
\aProcessor|RegFile|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~13_combout\ = (\aProcessor|RegFile|Mux10~12_combout\ & ((\aProcessor|RegFile|R[11][21]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux10~12_combout\ & (((\aProcessor|RegFile|R[9][21]~regout\ & 
-- \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[11][21]~regout\,
	datab => \aProcessor|RegFile|Mux10~12_combout\,
	datac => \aProcessor|RegFile|R[9][21]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux10~13_combout\);

-- Location: LCFF_X16_Y10_N13
\aProcessor|RegFile|R[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][21]~regout\);

-- Location: LCFF_X16_Y10_N31
\aProcessor|RegFile|R[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][21]~regout\);

-- Location: LCCOMB_X16_Y10_N12
\aProcessor|RegFile|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~15_combout\ = (\aProcessor|RegFile|Mux10~14_combout\ & (((\aProcessor|RegFile|R[3][21]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux10~14_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[1][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux10~14_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[1][21]~regout\,
	datad => \aProcessor|RegFile|R[3][21]~regout\,
	combout => \aProcessor|RegFile|Mux10~15_combout\);

-- Location: LCCOMB_X20_Y9_N10
\aProcessor|RegFile|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~16_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux10~13_combout\) # ((\switch~combout\(15))))) # (!\switch~combout\(16) & (((!\switch~combout\(15) & \aProcessor|RegFile|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux10~13_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux10~15_combout\,
	combout => \aProcessor|RegFile|Mux10~16_combout\);

-- Location: LCFF_X16_Y8_N17
\aProcessor|RegFile|R[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][21]~regout\);

-- Location: LCFF_X16_Y12_N19
\aProcessor|RegFile|R[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[14][21]~regout\);

-- Location: LCFF_X22_Y9_N21
\aProcessor|RegFile|R[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][21]~regout\);

-- Location: LCCOMB_X22_Y9_N20
\aProcessor|RegFile|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~17_combout\ = (\switch~combout\(13) & (((\aProcessor|RegFile|R[13][21]~regout\) # (\switch~combout\(14))))) # (!\switch~combout\(13) & (\aProcessor|RegFile|R[12][21]~regout\ & ((!\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[12][21]~regout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[13][21]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux10~17_combout\);

-- Location: LCCOMB_X16_Y12_N18
\aProcessor|RegFile|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~18_combout\ = (\switch~combout\(14) & ((\aProcessor|RegFile|Mux10~17_combout\ & (\aProcessor|RegFile|R[15][21]~regout\)) # (!\aProcessor|RegFile|Mux10~17_combout\ & ((\aProcessor|RegFile|R[14][21]~regout\))))) # 
-- (!\switch~combout\(14) & (((\aProcessor|RegFile|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[15][21]~regout\,
	datac => \aProcessor|RegFile|R[14][21]~regout\,
	datad => \aProcessor|RegFile|Mux10~17_combout\,
	combout => \aProcessor|RegFile|Mux10~18_combout\);

-- Location: LCCOMB_X23_Y11_N8
\aProcessor|RegFile|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux10~19_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux10~16_combout\ & ((\aProcessor|RegFile|Mux10~18_combout\))) # (!\aProcessor|RegFile|Mux10~16_combout\ & (\aProcessor|RegFile|Mux10~11_combout\)))) # 
-- (!\switch~combout\(15) & (((\aProcessor|RegFile|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux10~11_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|Mux10~16_combout\,
	datad => \aProcessor|RegFile|Mux10~18_combout\,
	combout => \aProcessor|RegFile|Mux10~19_combout\);

-- Location: LCCOMB_X23_Y11_N26
\aProcessor|displayAll|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~16_combout\ = (\switch~combout\(1) & ((\switch~combout\(17) & (\aProcessor|RegFile|Mux10~9_combout\)) # (!\switch~combout\(17) & ((\aProcessor|RegFile|Mux10~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux10~9_combout\,
	datab => \switch~combout\(1),
	datac => \aProcessor|RegFile|Mux10~19_combout\,
	datad => \switch~combout\(17),
	combout => \aProcessor|displayAll|Mux10~16_combout\);

-- Location: LCCOMB_X24_Y14_N18
\aProcessor|displayAll|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~17_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~16_combout\) # ((\aProcessor|MuxB|ShiftRight0~21_combout\ & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux10~16_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~21_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~17_combout\);

-- Location: LCCOMB_X24_Y14_N8
\aProcessor|displayAll|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~18_combout\ = (\aProcessor|displayAll|Mux11~0_combout\ & ((\aProcessor|displayAll|Mux10~7_combout\) # (\aProcessor|displayAll|Mux10~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~7_combout\,
	datac => \aProcessor|displayAll|Mux11~0_combout\,
	datad => \aProcessor|displayAll|Mux10~17_combout\,
	combout => \aProcessor|displayAll|Mux10~18_combout\);

-- Location: LCCOMB_X23_Y17_N16
\aProcessor|displayAll|Mux10~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~25_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux10~18_combout\) # ((\aProcessor|displayAll|Mux10~24_combout\ & !\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~24_combout\,
	datab => \aProcessor|displayAll|Mux10~18_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux10~25_combout\);

-- Location: LCCOMB_X34_Y12_N24
\aProcessor|displayAll|HexDisplay32Bits[22]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~311_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~310_combout\ & (((\aProcessor|RA|Q\(22))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~310_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (\aProcessor|RZ|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~310_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datac => \aProcessor|RZ|Q\(22),
	datad => \aProcessor|RA|Q\(22),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~311_combout\);

-- Location: LCCOMB_X29_Y17_N28
\aProcessor|displayAll|HexDisplay32Bits[22]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~312_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(22) & (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[22]~311_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datab => \aProcessor|RM|Q\(22),
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~311_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~312_combout\);

-- Location: LCCOMB_X23_Y16_N22
\aProcessor|displayAll|HexDisplay32Bits[22]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~313_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[22]~312_combout\ & ((\aProcessor|RY|Q\(22)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~312_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(22))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[22]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(22),
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~312_combout\,
	datad => \aProcessor|RY|Q\(22),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~313_combout\);

-- Location: LCCOMB_X23_Y16_N20
\aProcessor|displayAll|HexDisplay32Bits[22]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~336_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~335_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[22]~313_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~335_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~313_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~335_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~313_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~336_combout\);

-- Location: LCFF_X25_Y15_N13
\aProcessor|InstAddGen|PC[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[22]~77_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(22));

-- Location: LCCOMB_X23_Y16_N6
\aProcessor|displayAll|HexDisplay32Bits[22]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~336_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\ & \aProcessor|InstAddGen|PC\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~336_combout\,
	datad => \aProcessor|InstAddGen|PC\(22),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\);

-- Location: LCCOMB_X15_Y16_N22
\uHEX5|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & (\aProcessor|displayAll|Mux11~3_combout\ & (\aProcessor|displayAll|Mux10~25_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & (!\aProcessor|displayAll|Mux10~25_combout\ & (\aProcessor|displayAll|Mux11~3_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\,
	datab => \aProcessor|displayAll|Mux11~3_combout\,
	datac => \aProcessor|displayAll|Mux10~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\,
	combout => \uHEX5|WideOr6~0_combout\);

-- Location: LCCOMB_X15_Y16_N16
\uHEX5|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & ((\aProcessor|displayAll|Mux11~3_combout\ & (\aProcessor|displayAll|Mux10~25_combout\)) # (!\aProcessor|displayAll|Mux11~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\ & (\aProcessor|displayAll|Mux11~3_combout\ $ 
-- (\aProcessor|displayAll|Mux10~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\,
	datab => \aProcessor|displayAll|Mux11~3_combout\,
	datac => \aProcessor|displayAll|Mux10~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\,
	combout => \uHEX5|WideOr5~0_combout\);

-- Location: LCCOMB_X15_Y16_N2
\uHEX5|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\ & ((\aProcessor|displayAll|Mux10~25_combout\) # (!\aProcessor|displayAll|Mux11~3_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & (!\aProcessor|displayAll|Mux11~3_combout\ & (\aProcessor|displayAll|Mux10~25_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\,
	datab => \aProcessor|displayAll|Mux11~3_combout\,
	datac => \aProcessor|displayAll|Mux10~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\,
	combout => \uHEX5|WideOr4~0_combout\);

-- Location: LCCOMB_X15_Y16_N8
\uHEX5|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux11~3_combout\ & ((\aProcessor|displayAll|Mux10~25_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\)))) # (!\aProcessor|displayAll|Mux11~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & (\aProcessor|displayAll|Mux10~25_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & 
-- (!\aProcessor|displayAll|Mux10~25_combout\ & \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\,
	datab => \aProcessor|displayAll|Mux11~3_combout\,
	datac => \aProcessor|displayAll|Mux10~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\,
	combout => \uHEX5|WideOr3~0_combout\);

-- Location: LCCOMB_X15_Y16_N6
\uHEX5|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr2~0_combout\ = (\aProcessor|displayAll|Mux10~25_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & (\aProcessor|displayAll|Mux11~3_combout\))) # (!\aProcessor|displayAll|Mux10~25_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\ & ((\aProcessor|displayAll|Mux11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\,
	datab => \aProcessor|displayAll|Mux11~3_combout\,
	datac => \aProcessor|displayAll|Mux10~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\,
	combout => \uHEX5|WideOr2~0_combout\);

-- Location: LCCOMB_X15_Y16_N4
\uHEX5|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr1~0_combout\ = (\aProcessor|displayAll|Mux11~3_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ $ (((\aProcessor|displayAll|Mux10~25_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\))))) # 
-- (!\aProcessor|displayAll|Mux11~3_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ & (\aProcessor|displayAll|Mux10~25_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\,
	datab => \aProcessor|displayAll|Mux11~3_combout\,
	datac => \aProcessor|displayAll|Mux10~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\,
	combout => \uHEX5|WideOr1~0_combout\);

-- Location: LCCOMB_X15_Y16_N10
\uHEX5|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux11~3_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\) # (\aProcessor|displayAll|Mux10~25_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\)))) # 
-- (!\aProcessor|displayAll|Mux11~3_combout\ & ((\aProcessor|displayAll|Mux10~25_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~366_combout\,
	datab => \aProcessor|displayAll|Mux11~3_combout\,
	datac => \aProcessor|displayAll|Mux10~25_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~337_combout\,
	combout => \uHEX5|WideOr0~0_combout\);

-- Location: LCCOMB_X35_Y15_N18
\aProcessor|displayAll|HexDisplay32Bits[27]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~447_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~446_combout\ & ((\aProcessor|RZ|Q\(27)) # ((!\switch~combout\(0))))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~446_combout\ & 
-- (((\aProcessor|RA|Q\(27) & \switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~446_combout\,
	datab => \aProcessor|RZ|Q\(27),
	datac => \aProcessor|RA|Q\(27),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~447_combout\);

-- Location: LCCOMB_X33_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[27]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~448_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(27))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~447_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datac => \aProcessor|RM|Q\(27),
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~447_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~448_combout\);

-- Location: LCCOMB_X25_Y14_N4
\aProcessor|displayAll|HexDisplay32Bits[27]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~449_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~448_combout\ & (\aProcessor|RY|Q\(27))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[27]~448_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(27)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[27]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(27),
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(27),
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~448_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~449_combout\);

-- Location: LCFF_X15_Y13_N31
\aProcessor|RegFile|R[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][27]~regout\);

-- Location: LCFF_X15_Y13_N9
\aProcessor|RegFile|R[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[26][27]~regout\);

-- Location: LCFF_X19_Y16_N19
\aProcessor|RegFile|R[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][27]~regout\);

-- Location: LCCOMB_X21_Y14_N4
\aProcessor|RegFile|R[24][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[24][27]~feeder_combout\ = \aProcessor|RY|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|RegFile|R[24][27]~feeder_combout\);

-- Location: LCFF_X21_Y14_N5
\aProcessor|RegFile|R[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[24][27]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][27]~regout\);

-- Location: LCCOMB_X19_Y16_N18
\aProcessor|displayAll|HexDisplay32Bits[27]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~423_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|RegFile|R[25][27]~regout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & ((\aProcessor|RegFile|R[24][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[25][27]~regout\,
	datad => \aProcessor|RegFile|R[24][27]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~423_combout\);

-- Location: LCCOMB_X15_Y13_N8
\aProcessor|displayAll|HexDisplay32Bits[27]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~424_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[27]~423_combout\ & (\aProcessor|RegFile|R[27][27]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~423_combout\ & 
-- ((\aProcessor|RegFile|R[26][27]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[27]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[27][27]~regout\,
	datac => \aProcessor|RegFile|R[26][27]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~423_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~424_combout\);

-- Location: LCFF_X18_Y16_N9
\aProcessor|RegFile|R[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][27]~regout\);

-- Location: LCFF_X18_Y16_N7
\aProcessor|RegFile|R[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][27]~regout\);

-- Location: LCCOMB_X18_Y16_N8
\aProcessor|displayAll|HexDisplay32Bits[27]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~427_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[17][27]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[16][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][27]~regout\,
	datad => \aProcessor|RegFile|R[16][27]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~427_combout\);

-- Location: LCFF_X19_Y13_N21
\aProcessor|RegFile|R[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][27]~regout\);

-- Location: LCFF_X20_Y13_N31
\aProcessor|RegFile|R[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][27]~regout\);

-- Location: LCCOMB_X19_Y13_N20
\aProcessor|displayAll|HexDisplay32Bits[27]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~428_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[27]~427_combout\ & ((\aProcessor|RegFile|R[19][27]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~427_combout\ & 
-- (\aProcessor|RegFile|R[18][27]~regout\)))) # (!\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[27]~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[27]~427_combout\,
	datac => \aProcessor|RegFile|R[18][27]~regout\,
	datad => \aProcessor|RegFile|R[19][27]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~428_combout\);

-- Location: LCCOMB_X22_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[27]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~429_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[27]~426_combout\)) # (!\switch~combout\(15) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[27]~428_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~426_combout\,
	datab => \switch~combout\(16),
	datac => \switch~combout\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~428_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~429_combout\);

-- Location: LCCOMB_X22_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[27]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~432_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[27]~429_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[27]~431_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[27]~429_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~424_combout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[27]~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~431_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|displayAll|HexDisplay32Bits[27]~424_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~429_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~432_combout\);

-- Location: LCCOMB_X24_Y15_N6
\aProcessor|displayAll|Mux28~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~88_combout\ = (\aProcessor|IR|Q\(21) & (!\switch~combout\(0) & (\switch~combout\(1) & !\aProcessor|CSG|SelectSignals|Extend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|displayAll|Mux28~88_combout\);

-- Location: LCCOMB_X23_Y13_N14
\aProcessor|displayAll|HexDisplay32Bits[27]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~443_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~27_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (((\aProcessor|displayAll|Mux28~88_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~443_combout\);

-- Location: LCCOMB_X22_Y9_N22
\aProcessor|displayAll|HexDisplay32Bits[27]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~444_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~443_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~442_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[27]~443_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[27]~432_combout\ & \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~442_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[27]~432_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[27]~443_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~444_combout\);

-- Location: LCCOMB_X25_Y14_N18
\aProcessor|displayAll|HexDisplay32Bits[27]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~445_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~444_combout\ & !\switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[27]~444_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~445_combout\);

-- Location: LCCOMB_X25_Y14_N30
\aProcessor|displayAll|HexDisplay32Bits[27]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~450_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[27]~449_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~445_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[27]~449_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~445_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~450_combout\);

-- Location: LCCOMB_X25_Y15_N16
\aProcessor|InstAddGen|PC[24]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[24]~81_combout\ = (\aProcessor|InstAddGen|PC\(24) & (\aProcessor|InstAddGen|PC[23]~80\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(24) & (!\aProcessor|InstAddGen|PC[23]~80\ & VCC))
-- \aProcessor|InstAddGen|PC[24]~82\ = CARRY((\aProcessor|InstAddGen|PC\(24) & !\aProcessor|InstAddGen|PC[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(24),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[23]~80\,
	combout => \aProcessor|InstAddGen|PC[24]~81_combout\,
	cout => \aProcessor|InstAddGen|PC[24]~82\);

-- Location: LCCOMB_X25_Y15_N18
\aProcessor|InstAddGen|PC[25]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[25]~83_combout\ = (\aProcessor|InstAddGen|PC\(25) & (!\aProcessor|InstAddGen|PC[24]~82\)) # (!\aProcessor|InstAddGen|PC\(25) & ((\aProcessor|InstAddGen|PC[24]~82\) # (GND)))
-- \aProcessor|InstAddGen|PC[25]~84\ = CARRY((!\aProcessor|InstAddGen|PC[24]~82\) # (!\aProcessor|InstAddGen|PC\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(25),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[24]~82\,
	combout => \aProcessor|InstAddGen|PC[25]~83_combout\,
	cout => \aProcessor|InstAddGen|PC[25]~84\);

-- Location: LCFF_X25_Y15_N19
\aProcessor|InstAddGen|PC[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[25]~83_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(25));

-- Location: LCCOMB_X25_Y15_N22
\aProcessor|InstAddGen|PC[27]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[27]~87_combout\ = (\aProcessor|InstAddGen|PC\(27) & (!\aProcessor|InstAddGen|PC[26]~86\)) # (!\aProcessor|InstAddGen|PC\(27) & ((\aProcessor|InstAddGen|PC[26]~86\) # (GND)))
-- \aProcessor|InstAddGen|PC[27]~88\ = CARRY((!\aProcessor|InstAddGen|PC[26]~86\) # (!\aProcessor|InstAddGen|PC\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(27),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[26]~86\,
	combout => \aProcessor|InstAddGen|PC[27]~87_combout\,
	cout => \aProcessor|InstAddGen|PC[27]~88\);

-- Location: LCFF_X25_Y15_N23
\aProcessor|InstAddGen|PC[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[27]~87_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(27));

-- Location: LCCOMB_X25_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[27]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~538_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~450_combout\ & (\aProcessor|IR|Q\(27) & (\switch~combout\(1)))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~450_combout\ & 
-- (((\aProcessor|InstAddGen|PC\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|displayAll|HexDisplay32Bits[27]~450_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|InstAddGen|PC\(27),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~538_combout\);

-- Location: LCCOMB_X25_Y14_N2
\aProcessor|displayAll|HexDisplay32Bits[27]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[27]~538_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~450_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\,
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[27]~538_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~450_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\);

-- Location: LCCOMB_X25_Y14_N8
\aProcessor|displayAll|HexDisplay32Bits[26]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~421_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~420_combout\ & (((\aProcessor|RY|Q\(26))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[26]~420_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~420_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(26),
	datad => \aProcessor|RY|Q\(26),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~421_combout\);

-- Location: LCFF_X24_Y10_N21
\aProcessor|RegFile|R[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][26]~regout\);

-- Location: LCFF_X22_Y13_N21
\aProcessor|RegFile|R[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][26]~regout\);

-- Location: LCCOMB_X24_Y10_N20
\aProcessor|displayAll|HexDisplay32Bits[26]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~403_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~402_combout\ & (((\aProcessor|RegFile|R[31][26]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~402_combout\ & 
-- (\switch~combout\(14) & (\aProcessor|RegFile|R[30][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~402_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[30][26]~regout\,
	datad => \aProcessor|RegFile|R[31][26]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~403_combout\);

-- Location: LCCOMB_X20_Y12_N26
\aProcessor|RegFile|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Decoder0~13_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|RegFile|Decoder0~12_combout\ & !\aProcessor|MuxC|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|RegFile|Decoder0~12_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~3_combout\,
	combout => \aProcessor|RegFile|Decoder0~13_combout\);

-- Location: LCFF_X19_Y15_N3
\aProcessor|RegFile|R[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][26]~regout\);

-- Location: LCFF_X19_Y15_N1
\aProcessor|RegFile|R[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][26]~regout\);

-- Location: LCCOMB_X19_Y15_N0
\aProcessor|displayAll|HexDisplay32Bits[26]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~395_combout\ = (\switch~combout\(14) & (((\switch~combout\(13))))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|R[21][26]~regout\))) # (!\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[20][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[20][26]~regout\,
	datac => \aProcessor|RegFile|R[21][26]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~395_combout\);

-- Location: LCFF_X18_Y11_N13
\aProcessor|RegFile|R[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][26]~regout\);

-- Location: LCCOMB_X21_Y13_N10
\aProcessor|RegFile|R[23][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[23][26]~feeder_combout\ = \aProcessor|RY|Q\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(26),
	combout => \aProcessor|RegFile|R[23][26]~feeder_combout\);

-- Location: LCFF_X21_Y13_N11
\aProcessor|RegFile|R[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[23][26]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][26]~regout\);

-- Location: LCCOMB_X18_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[26]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~396_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[26]~395_combout\ & ((\aProcessor|RegFile|R[23][26]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~395_combout\ & 
-- (\aProcessor|RegFile|R[22][26]~regout\)))) # (!\switch~combout\(14) & (\aProcessor|displayAll|HexDisplay32Bits[26]~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~395_combout\,
	datac => \aProcessor|RegFile|R[22][26]~regout\,
	datad => \aProcessor|RegFile|R[23][26]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~396_combout\);

-- Location: LCCOMB_X23_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[26]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~404_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~401_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~403_combout\) # ((!\switch~combout\(15))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[26]~401_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[26]~396_combout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~401_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~403_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[26]~396_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~404_combout\);

-- Location: LCCOMB_X23_Y13_N30
\aProcessor|displayAll|HexDisplay32Bits[26]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~415_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~26_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|Mux28~88_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~26_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~415_combout\);

-- Location: LCCOMB_X23_Y13_N0
\aProcessor|displayAll|HexDisplay32Bits[26]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~416_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~415_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~414_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[26]~415_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~404_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[26]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~414_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~404_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[26]~415_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~416_combout\);

-- Location: LCCOMB_X25_Y14_N26
\aProcessor|displayAll|HexDisplay32Bits[26]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~417_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~416_combout\ & !\switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|displayAll|HexDisplay32Bits[26]~416_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~417_combout\);

-- Location: LCCOMB_X25_Y14_N14
\aProcessor|displayAll|HexDisplay32Bits[26]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~422_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~421_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~417_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~421_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[26]~417_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~422_combout\);

-- Location: LCCOMB_X25_Y14_N0
\aProcessor|displayAll|HexDisplay32Bits[26]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~540_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~422_combout\ & (((\switch~combout\(1) & \aProcessor|IR|Q\(26))))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~422_combout\ & 
-- (\aProcessor|InstAddGen|PC\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(26),
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~422_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|IR|Q\(26),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~540_combout\);

-- Location: LCCOMB_X25_Y14_N6
\aProcessor|displayAll|HexDisplay32Bits[26]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~540_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~422_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~540_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[26]~422_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\);

-- Location: LCFF_X17_Y9_N27
\aProcessor|RegFile|R[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][25]~regout\);

-- Location: LCFF_X17_Y9_N13
\aProcessor|RegFile|R[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[10][25]~regout\);

-- Location: LCCOMB_X17_Y9_N12
\aProcessor|displayAll|HexDisplay32Bits[25]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~377_combout\ = (\switch~combout\(16) & (((\aProcessor|RegFile|R[10][25]~regout\) # (\switch~combout\(15))))) # (!\switch~combout\(16) & (\aProcessor|RegFile|R[2][25]~regout\ & ((!\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|R[2][25]~regout\,
	datac => \aProcessor|RegFile|R[10][25]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~377_combout\);

-- Location: LCFF_X18_Y9_N27
\aProcessor|RegFile|R[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][25]~regout\);

-- Location: LCCOMB_X18_Y9_N26
\aProcessor|displayAll|HexDisplay32Bits[25]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~378_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~377_combout\ & ((\aProcessor|RegFile|R[14][25]~regout\) # ((!\switch~combout\(15))))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~377_combout\ & 
-- (((\aProcessor|RegFile|R[6][25]~regout\ & \switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[14][25]~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~377_combout\,
	datac => \aProcessor|RegFile|R[6][25]~regout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~378_combout\);

-- Location: LCFF_X19_Y9_N19
\aProcessor|RegFile|R[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][25]~regout\);

-- Location: LCFF_X20_Y9_N29
\aProcessor|RegFile|R[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][25]~regout\);

-- Location: LCCOMB_X20_Y9_N28
\aProcessor|displayAll|HexDisplay32Bits[25]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~380_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~379_combout\ & ((\aProcessor|RegFile|R[13][25]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~379_combout\ & 
-- (((\aProcessor|RegFile|R[9][25]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~379_combout\,
	datab => \aProcessor|RegFile|R[13][25]~regout\,
	datac => \aProcessor|RegFile|R[9][25]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~380_combout\);

-- Location: LCFF_X23_Y11_N1
\aProcessor|RegFile|R[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][25]~regout\);

-- Location: LCFF_X22_Y11_N17
\aProcessor|RegFile|R[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][25]~regout\);

-- Location: LCCOMB_X23_Y11_N0
\aProcessor|displayAll|HexDisplay32Bits[25]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~382_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~381_combout\ & (((\aProcessor|RegFile|R[12][25]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~381_combout\ & 
-- (\switch~combout\(15) & (\aProcessor|RegFile|R[4][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~381_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[4][25]~regout\,
	datad => \aProcessor|RegFile|R[12][25]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~382_combout\);

-- Location: LCCOMB_X23_Y8_N28
\aProcessor|displayAll|HexDisplay32Bits[25]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~383_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[25]~380_combout\) # ((\switch~combout\(14))))) # (!\switch~combout\(13) & (((!\switch~combout\(14) & 
-- \aProcessor|displayAll|HexDisplay32Bits[25]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~380_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~382_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~383_combout\);

-- Location: LCCOMB_X23_Y8_N2
\aProcessor|displayAll|HexDisplay32Bits[25]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~386_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[25]~383_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~385_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[25]~383_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~378_combout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[25]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~385_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~378_combout\,
	datac => \switch~combout\(14),
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~383_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~386_combout\);

-- Location: LCCOMB_X23_Y13_N18
\aProcessor|displayAll|HexDisplay32Bits[25]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~387_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~25_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (((\aProcessor|displayAll|Mux28~88_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~387_combout\);

-- Location: LCCOMB_X23_Y13_N8
\aProcessor|displayAll|HexDisplay32Bits[25]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~388_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~387_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~386_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[25]~387_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~376_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[25]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~376_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~386_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~387_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~388_combout\);

-- Location: LCCOMB_X24_Y11_N30
\aProcessor|displayAll|HexDisplay32Bits[25]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~389_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~388_combout\ & !\switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~388_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~389_combout\);

-- Location: LCCOMB_X28_Y15_N8
\aProcessor|displayAll|HexDisplay32Bits[25]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~392_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (((\aProcessor|RM|Q\(25) & \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~391_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~391_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	datac => \aProcessor|RM|Q\(25),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~392_combout\);

-- Location: LCCOMB_X27_Y14_N4
\aProcessor|displayAll|HexDisplay32Bits[25]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~393_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~392_combout\ & ((\aProcessor|RY|Q\(25)) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[25]~392_combout\ & (((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(25) & \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(25),
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~392_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(25),
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~393_combout\);

-- Location: LCCOMB_X25_Y14_N28
\aProcessor|displayAll|HexDisplay32Bits[25]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~394_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[25]~393_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~389_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~135_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~389_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~393_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~223_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~394_combout\);

-- Location: LCCOMB_X25_Y14_N24
\aProcessor|displayAll|HexDisplay32Bits[25]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~542_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~394_combout\ & (\aProcessor|IR|Q\(25) & ((\switch~combout\(1))))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~394_combout\ & 
-- (((\aProcessor|InstAddGen|PC\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|InstAddGen|PC\(25),
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~394_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~542_combout\);

-- Location: LCCOMB_X25_Y14_N10
\aProcessor|displayAll|HexDisplay32Bits[25]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~542_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~224_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~394_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~542_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\);

-- Location: LCFF_X21_Y14_N21
\aProcessor|RegFile|R[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[20][24]~regout\);

-- Location: LCFF_X21_Y14_N3
\aProcessor|RegFile|R[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][24]~regout\);

-- Location: LCCOMB_X18_Y16_N30
\aProcessor|RegFile|R[16][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[16][24]~feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R[16][24]~feeder_combout\);

-- Location: LCFF_X18_Y16_N31
\aProcessor|RegFile|R[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[16][24]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][24]~regout\);

-- Location: LCCOMB_X21_Y14_N2
\aProcessor|RegFile|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~4_combout\ = (\switch~combout\(16) & ((\switch~combout\(15)) # ((\aProcessor|RegFile|R[24][24]~regout\)))) # (!\switch~combout\(16) & (!\switch~combout\(15) & ((\aProcessor|RegFile|R[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[24][24]~regout\,
	datad => \aProcessor|RegFile|R[16][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~4_combout\);

-- Location: LCCOMB_X21_Y14_N20
\aProcessor|RegFile|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~5_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux7~4_combout\ & (\aProcessor|RegFile|R[28][24]~regout\)) # (!\aProcessor|RegFile|Mux7~4_combout\ & ((\aProcessor|RegFile|R[20][24]~regout\))))) # (!\switch~combout\(15) 
-- & (((\aProcessor|RegFile|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[28][24]~regout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[20][24]~regout\,
	datad => \aProcessor|RegFile|Mux7~4_combout\,
	combout => \aProcessor|RegFile|Mux7~5_combout\);

-- Location: LCFF_X21_Y13_N7
\aProcessor|RegFile|R[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][24]~regout\);

-- Location: LCFF_X18_Y13_N11
\aProcessor|RegFile|R[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][24]~regout\);

-- Location: LCCOMB_X21_Y13_N6
\aProcessor|RegFile|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~2_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[21][24]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[17][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[21][24]~regout\,
	datad => \aProcessor|RegFile|R[17][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~2_combout\);

-- Location: LCFF_X22_Y12_N27
\aProcessor|RegFile|R[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][24]~regout\);

-- Location: LCFF_X22_Y12_N13
\aProcessor|RegFile|R[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][24]~regout\);

-- Location: LCCOMB_X22_Y12_N26
\aProcessor|RegFile|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~3_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux7~2_combout\ & ((\aProcessor|RegFile|R[29][24]~regout\))) # (!\aProcessor|RegFile|Mux7~2_combout\ & (\aProcessor|RegFile|R[25][24]~regout\)))) # (!\switch~combout\(16) 
-- & (\aProcessor|RegFile|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux7~2_combout\,
	datac => \aProcessor|RegFile|R[25][24]~regout\,
	datad => \aProcessor|RegFile|R[29][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~3_combout\);

-- Location: LCCOMB_X21_Y14_N0
\aProcessor|RegFile|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~6_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & ((\aProcessor|RegFile|Mux7~3_combout\))) # (!\switch~combout\(13) & (\aProcessor|RegFile|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux7~5_combout\,
	datad => \aProcessor|RegFile|Mux7~3_combout\,
	combout => \aProcessor|RegFile|Mux7~6_combout\);

-- Location: LCFF_X22_Y13_N19
\aProcessor|RegFile|R[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[27][24]~regout\);

-- Location: LCFF_X21_Y13_N25
\aProcessor|RegFile|R[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][24]~regout\);

-- Location: LCCOMB_X19_Y14_N16
\aProcessor|RegFile|R[19][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[19][24]~feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R[19][24]~feeder_combout\);

-- Location: LCFF_X19_Y14_N17
\aProcessor|RegFile|R[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[19][24]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][24]~regout\);

-- Location: LCCOMB_X21_Y13_N24
\aProcessor|RegFile|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~7_combout\ = (\switch~combout\(16) & (\switch~combout\(15))) # (!\switch~combout\(16) & ((\switch~combout\(15) & (\aProcessor|RegFile|R[23][24]~regout\)) # (!\switch~combout\(15) & ((\aProcessor|RegFile|R[19][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[23][24]~regout\,
	datad => \aProcessor|RegFile|R[19][24]~regout\,
	combout => \aProcessor|RegFile|Mux7~7_combout\);

-- Location: LCCOMB_X22_Y13_N18
\aProcessor|RegFile|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~8_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux7~7_combout\ & (\aProcessor|RegFile|R[31][24]~regout\)) # (!\aProcessor|RegFile|Mux7~7_combout\ & ((\aProcessor|RegFile|R[27][24]~regout\))))) # (!\switch~combout\(16) 
-- & (((\aProcessor|RegFile|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[31][24]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[27][24]~regout\,
	datad => \aProcessor|RegFile|Mux7~7_combout\,
	combout => \aProcessor|RegFile|Mux7~8_combout\);

-- Location: LCCOMB_X21_Y14_N18
\aProcessor|RegFile|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux7~9_combout\ = (\aProcessor|RegFile|Mux7~6_combout\ & (((\aProcessor|RegFile|Mux7~8_combout\) # (!\switch~combout\(14))))) # (!\aProcessor|RegFile|Mux7~6_combout\ & (\aProcessor|RegFile|Mux7~1_combout\ & ((\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux7~1_combout\,
	datab => \aProcessor|RegFile|Mux7~6_combout\,
	datac => \aProcessor|RegFile|Mux7~8_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux7~9_combout\);

-- Location: LCCOMB_X24_Y14_N2
\aProcessor|displayAll|Mux10~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~29_combout\ = (\switch~combout\(1) & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux7~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux7~19_combout\,
	datab => \aProcessor|RegFile|Mux7~9_combout\,
	datac => \switch~combout\(17),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~29_combout\);

-- Location: LCCOMB_X24_Y14_N0
\aProcessor|displayAll|Mux10~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~30_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~29_combout\) # ((\aProcessor|MuxB|ShiftRight0~24_combout\ & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux10~29_combout\,
	combout => \aProcessor|displayAll|Mux10~30_combout\);

-- Location: LCFF_X25_Y15_N17
\aProcessor|InstAddGen|PC[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[24]~81_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(24));

-- Location: LCCOMB_X27_Y15_N26
\aProcessor|displayAll|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~0_combout\ = (\switch~combout\(0) & (\aProcessor|InstAddGen|PC\(24))) # (!\switch~combout\(0) & ((\aProcessor|IR|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|InstAddGen|PC\(24),
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|displayAll|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y15_N4
\aProcessor|displayAll|Mux28~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~87_combout\ = \switch~combout\(0) $ (\switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datac => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~87_combout\);

-- Location: LCCOMB_X29_Y15_N10
\aProcessor|displayAll|Mux28~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~93_combout\ = (\switch~combout\(1) & (((\aProcessor|RB|Q\(24)) # (\switch~combout\(0))))) # (!\switch~combout\(1) & (\aProcessor|IR|Q\(27) & ((!\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RB|Q\(24),
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~93_combout\);

-- Location: LCCOMB_X29_Y15_N2
\aProcessor|displayAll|Mux28~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~94_combout\ = (\switch~combout\(0) & ((\aProcessor|displayAll|Mux28~93_combout\ & (\aProcessor|RZ|Q\(24))) # (!\aProcessor|displayAll|Mux28~93_combout\ & ((\aProcessor|RA|Q\(24)))))) # (!\switch~combout\(0) & 
-- (((\aProcessor|displayAll|Mux28~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(24),
	datab => \switch~combout\(0),
	datac => \aProcessor|RA|Q\(24),
	datad => \aProcessor|displayAll|Mux28~93_combout\,
	combout => \aProcessor|displayAll|Mux28~94_combout\);

-- Location: LCCOMB_X27_Y15_N0
\aProcessor|displayAll|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~1_combout\ = (\switch~combout\(2) & (((\aProcessor|displayAll|Mux28~94_combout\)))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux7~0_combout\ & (\aProcessor|displayAll|Mux28~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux7~0_combout\,
	datac => \aProcessor|displayAll|Mux28~87_combout\,
	datad => \aProcessor|displayAll|Mux28~94_combout\,
	combout => \aProcessor|displayAll|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y15_N14
\aProcessor|displayAll|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~2_combout\ = (!\switch~combout\(4) & ((\switch~combout\(3) & (\aProcessor|displayAll|Mux10~28_combout\)) # (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux7~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~28_combout\,
	datab => \switch~combout\(3),
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux7~1_combout\,
	combout => \aProcessor|displayAll|Mux7~2_combout\);

-- Location: LCCOMB_X24_Y14_N22
\aProcessor|displayAll|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~3_combout\ = (\aProcessor|displayAll|Mux7~2_combout\) # ((\aProcessor|displayAll|Mux11~0_combout\ & ((\aProcessor|displayAll|Mux10~7_combout\) # (\aProcessor|displayAll|Mux10~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~7_combout\,
	datab => \aProcessor|displayAll|Mux10~30_combout\,
	datac => \aProcessor|displayAll|Mux11~0_combout\,
	datad => \aProcessor|displayAll|Mux7~2_combout\,
	combout => \aProcessor|displayAll|Mux7~3_combout\);

-- Location: LCCOMB_X25_Y14_N22
\aProcessor|displayAll|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~4_combout\ = (!\debounceit1|PB_state~regout\ & \aProcessor|displayAll|Mux7~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|Mux7~3_combout\,
	combout => \aProcessor|displayAll|Mux7~4_combout\);

-- Location: LCCOMB_X24_Y17_N4
\uHEX6|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & (\aProcessor|displayAll|Mux7~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ $ (\aProcessor|displayAll|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\,
	datad => \aProcessor|displayAll|Mux7~4_combout\,
	combout => \uHEX6|WideOr6~0_combout\);

-- Location: LCCOMB_X24_Y17_N6
\uHEX6|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & ((\aProcessor|displayAll|Mux7~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\))) # (!\aProcessor|displayAll|Mux7~4_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\ $ 
-- (\aProcessor|displayAll|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\,
	datad => \aProcessor|displayAll|Mux7~4_combout\,
	combout => \uHEX6|WideOr5~0_combout\);

-- Location: LCCOMB_X24_Y17_N0
\uHEX6|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\) # (!\aProcessor|displayAll|Mux7~4_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\ & !\aProcessor|displayAll|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\,
	datad => \aProcessor|displayAll|Mux7~4_combout\,
	combout => \uHEX6|WideOr4~0_combout\);

-- Location: LCCOMB_X24_Y17_N22
\uHEX6|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux7~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\)))) # (!\aProcessor|displayAll|Mux7~4_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\,
	datad => \aProcessor|displayAll|Mux7~4_combout\,
	combout => \uHEX6|WideOr3~0_combout\);

-- Location: LCCOMB_X24_Y17_N12
\uHEX6|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & ((\aProcessor|displayAll|Mux7~4_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\ 
-- & ((\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & ((\aProcessor|displayAll|Mux7~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\,
	datad => \aProcessor|displayAll|Mux7~4_combout\,
	combout => \uHEX6|WideOr2~0_combout\);

-- Location: LCCOMB_X24_Y17_N18
\uHEX6|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & (\aProcessor|displayAll|Mux7~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\) # (\aProcessor|displayAll|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\,
	datad => \aProcessor|displayAll|Mux7~4_combout\,
	combout => \uHEX6|WideOr1~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\uHEX6|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux7~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\)))) # 
-- (!\aProcessor|displayAll|Mux7~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~539_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~541_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~543_combout\,
	datad => \aProcessor|displayAll|Mux7~4_combout\,
	combout => \uHEX6|WideOr0~0_combout\);

-- Location: LCFF_X16_Y13_N21
\aProcessor|RegFile|R[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][31]~regout\);

-- Location: LCFF_X16_Y13_N3
\aProcessor|RegFile|R[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][31]~regout\);

-- Location: LCCOMB_X16_Y13_N20
\aProcessor|displayAll|HexDisplay32Bits[31]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~524_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[9][31]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[9][31]~regout\,
	datad => \aProcessor|RegFile|R[1][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~524_combout\);

-- Location: LCFF_X15_Y9_N3
\aProcessor|RegFile|R[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[5][31]~regout\);

-- Location: LCCOMB_X19_Y9_N26
\aProcessor|RegFile|R[13][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[13][31]~feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R[13][31]~feeder_combout\);

-- Location: LCFF_X19_Y9_N27
\aProcessor|RegFile|R[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[13][31]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][31]~regout\);

-- Location: LCCOMB_X15_Y9_N2
\aProcessor|displayAll|HexDisplay32Bits[31]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~525_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[31]~524_combout\ & ((\aProcessor|RegFile|R[13][31]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~524_combout\ & 
-- (\aProcessor|RegFile|R[5][31]~regout\)))) # (!\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[31]~524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~524_combout\,
	datac => \aProcessor|RegFile|R[5][31]~regout\,
	datad => \aProcessor|RegFile|R[13][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~525_combout\);

-- Location: LCFF_X21_Y8_N25
\aProcessor|RegFile|R[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][31]~regout\);

-- Location: LCFF_X20_Y8_N23
\aProcessor|RegFile|R[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][31]~regout\);

-- Location: LCCOMB_X21_Y8_N24
\aProcessor|displayAll|HexDisplay32Bits[31]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~531_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[11][31]~regout\)) # (!\switch~combout\(16) & 
-- ((\aProcessor|RegFile|R[3][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][31]~regout\,
	datad => \aProcessor|RegFile|R[3][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~531_combout\);

-- Location: LCFF_X20_Y8_N1
\aProcessor|RegFile|R[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][31]~regout\);

-- Location: LCFF_X21_Y8_N3
\aProcessor|RegFile|R[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[15][31]~regout\);

-- Location: LCCOMB_X20_Y8_N0
\aProcessor|displayAll|HexDisplay32Bits[31]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~532_combout\ = (\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[31]~531_combout\ & ((\aProcessor|RegFile|R[15][31]~regout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~531_combout\ & 
-- (\aProcessor|RegFile|R[7][31]~regout\)))) # (!\switch~combout\(15) & (\aProcessor|displayAll|HexDisplay32Bits[31]~531_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~531_combout\,
	datac => \aProcessor|RegFile|R[7][31]~regout\,
	datad => \aProcessor|RegFile|R[15][31]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~532_combout\);

-- Location: LCCOMB_X15_Y9_N20
\aProcessor|displayAll|HexDisplay32Bits[31]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~533_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~530_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[31]~532_combout\) # (!\switch~combout\(13))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~530_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~525_combout\ & ((\switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~530_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~525_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[31]~532_combout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~533_combout\);

-- Location: LCCOMB_X23_Y13_N16
\aProcessor|displayAll|HexDisplay32Bits[31]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~534_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & (\aProcessor|MuxB|ShiftRight0~31_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\ & ((\aProcessor|displayAll|Mux28~88_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~24_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~25_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datad => \aProcessor|displayAll|Mux28~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~534_combout\);

-- Location: LCCOMB_X20_Y14_N14
\aProcessor|RegFile|R[23][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[23][31]~feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R[23][31]~feeder_combout\);

-- Location: LCFF_X20_Y14_N15
\aProcessor|RegFile|R[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[23][31]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][31]~regout\);

-- Location: LCFF_X18_Y14_N13
\aProcessor|RegFile|R[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[22][31]~regout\);

-- Location: LCCOMB_X18_Y14_N12
\aProcessor|displayAll|HexDisplay32Bits[31]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~515_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~514_combout\ & ((\aProcessor|RegFile|R[23][31]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~514_combout\ & 
-- (((\aProcessor|RegFile|R[22][31]~regout\ & \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~514_combout\,
	datab => \aProcessor|RegFile|R[23][31]~regout\,
	datac => \aProcessor|RegFile|R[22][31]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~515_combout\);

-- Location: LCFF_X22_Y13_N31
\aProcessor|RegFile|R[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][31]~regout\);

-- Location: LCFF_X24_Y10_N5
\aProcessor|RegFile|R[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][31]~regout\);

-- Location: LCCOMB_X24_Y10_N4
\aProcessor|displayAll|HexDisplay32Bits[31]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~522_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~521_combout\ & ((\aProcessor|RegFile|R[31][31]~regout\) # ((!\switch~combout\(14))))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~521_combout\ & 
-- (((\aProcessor|RegFile|R[30][31]~regout\ & \switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~521_combout\,
	datab => \aProcessor|RegFile|R[31][31]~regout\,
	datac => \aProcessor|RegFile|R[30][31]~regout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~522_combout\);

-- Location: LCCOMB_X24_Y10_N22
\aProcessor|displayAll|HexDisplay32Bits[31]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~523_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~520_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[31]~522_combout\) # (!\switch~combout\(15))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~520_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~515_combout\ & ((\switch~combout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~520_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~515_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[31]~522_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~523_combout\);

-- Location: LCCOMB_X23_Y13_N2
\aProcessor|displayAll|HexDisplay32Bits[31]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~535_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~534_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~533_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~534_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~523_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[31]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~533_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[31]~534_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[31]~523_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~535_combout\);

-- Location: LCCOMB_X23_Y16_N2
\aProcessor|displayAll|HexDisplay32Bits[31]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~536_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~513_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[31]~535_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~513_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~535_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~513_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~535_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~536_combout\);

-- Location: LCCOMB_X25_Y15_N24
\aProcessor|InstAddGen|PC[28]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[28]~89_combout\ = (\aProcessor|InstAddGen|PC\(28) & (\aProcessor|InstAddGen|PC[27]~88\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(28) & (!\aProcessor|InstAddGen|PC[27]~88\ & VCC))
-- \aProcessor|InstAddGen|PC[28]~90\ = CARRY((\aProcessor|InstAddGen|PC\(28) & !\aProcessor|InstAddGen|PC[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(28),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[27]~88\,
	combout => \aProcessor|InstAddGen|PC[28]~89_combout\,
	cout => \aProcessor|InstAddGen|PC[28]~90\);

-- Location: LCCOMB_X25_Y15_N26
\aProcessor|InstAddGen|PC[29]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[29]~91_combout\ = (\aProcessor|InstAddGen|PC\(29) & (!\aProcessor|InstAddGen|PC[28]~90\)) # (!\aProcessor|InstAddGen|PC\(29) & ((\aProcessor|InstAddGen|PC[28]~90\) # (GND)))
-- \aProcessor|InstAddGen|PC[29]~92\ = CARRY((!\aProcessor|InstAddGen|PC[28]~90\) # (!\aProcessor|InstAddGen|PC\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(29),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[28]~90\,
	combout => \aProcessor|InstAddGen|PC[29]~91_combout\,
	cout => \aProcessor|InstAddGen|PC[29]~92\);

-- Location: LCFF_X25_Y15_N27
\aProcessor|InstAddGen|PC[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[29]~91_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(29));

-- Location: LCCOMB_X25_Y15_N28
\aProcessor|InstAddGen|PC[30]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[30]~93_combout\ = (\aProcessor|InstAddGen|PC\(30) & (\aProcessor|InstAddGen|PC[29]~92\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(30) & (!\aProcessor|InstAddGen|PC[29]~92\ & VCC))
-- \aProcessor|InstAddGen|PC[30]~94\ = CARRY((\aProcessor|InstAddGen|PC\(30) & !\aProcessor|InstAddGen|PC[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(30),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[29]~92\,
	combout => \aProcessor|InstAddGen|PC[30]~93_combout\,
	cout => \aProcessor|InstAddGen|PC[30]~94\);

-- Location: LCFF_X25_Y15_N29
\aProcessor|InstAddGen|PC[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[30]~93_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(30));

-- Location: LCCOMB_X25_Y15_N30
\aProcessor|InstAddGen|PC[31]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[31]~95_combout\ = \aProcessor|InstAddGen|PC[30]~94\ $ (\aProcessor|InstAddGen|PC\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|InstAddGen|PC\(31),
	cin => \aProcessor|InstAddGen|PC[30]~94\,
	combout => \aProcessor|InstAddGen|PC[31]~95_combout\);

-- Location: LCFF_X25_Y15_N31
\aProcessor|InstAddGen|PC[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[31]~95_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(31));

-- Location: LCCOMB_X23_Y16_N0
\aProcessor|displayAll|HexDisplay32Bits[31]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~536_combout\) # ((\aProcessor|InstAddGen|PC\(31) & \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~536_combout\,
	datac => \aProcessor|InstAddGen|PC\(31),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\);

-- Location: LCCOMB_X35_Y12_N30
\aProcessor|displayAll|HexDisplay32Bits[14]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ = ((\switch~combout\(1) & !\switch~combout\(0))) # (!\switch~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\);

-- Location: LCFF_X27_Y15_N9
\aProcessor|IR|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	ena => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(29));

-- Location: LCCOMB_X27_Y15_N24
\aProcessor|displayAll|HexDisplay32Bits[29]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~451_combout\ = (\switch~combout\(1) & \aProcessor|IR|Q\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datac => \aProcessor|IR|Q\(29),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~451_combout\);

-- Location: LCCOMB_X30_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[29]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~452_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\ & (\aProcessor|RB|Q\(29)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~451_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~31_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~30_combout\,
	datac => \aProcessor|RB|Q\(29),
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~451_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~452_combout\);

-- Location: LCCOMB_X30_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[29]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~453_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~452_combout\ & (\aProcessor|RA|Q\(29))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[29]~452_combout\ & ((\aProcessor|RZ|Q\(29)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~452_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[14]~1_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~452_combout\,
	datac => \aProcessor|RA|Q\(29),
	datad => \aProcessor|RZ|Q\(29),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~453_combout\);

-- Location: LCCOMB_X34_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[29]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~454_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & (\aProcessor|RM|Q\(29))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~453_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(29),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~34_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~453_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[14]~35_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~454_combout\);

-- Location: LCCOMB_X25_Y11_N0
\aProcessor|displayAll|HexDisplay32Bits[29]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~455_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~454_combout\ & (\aProcessor|RY|Q\(29))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[29]~454_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(29)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(29),
	datab => \aProcessor|displayAll|HexDisplay32Bits[14]~29_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~454_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(29),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~455_combout\);

-- Location: LCCOMB_X23_Y16_N18
\aProcessor|displayAll|HexDisplay32Bits[29]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~478_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~477_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[29]~455_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~477_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~455_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[29]~477_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~455_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~478_combout\);

-- Location: LCCOMB_X23_Y16_N24
\aProcessor|displayAll|HexDisplay32Bits[29]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~478_combout\) # ((\aProcessor|InstAddGen|PC\(29) & \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~478_combout\,
	datac => \aProcessor|InstAddGen|PC\(29),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\);

-- Location: LCCOMB_X22_Y9_N12
\aProcessor|RegFile|R[13][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[13][30]~feeder_combout\ = \aProcessor|RY|Q\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(30),
	combout => \aProcessor|RegFile|R[13][30]~feeder_combout\);

-- Location: LCFF_X22_Y9_N13
\aProcessor|RegFile|R[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[13][30]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[13][30]~regout\);

-- Location: LCFF_X20_Y9_N15
\aProcessor|RegFile|R[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][30]~regout\);

-- Location: LCCOMB_X20_Y9_N14
\aProcessor|displayAll|HexDisplay32Bits[30]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~498_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~497_combout\ & ((\aProcessor|RegFile|R[13][30]~regout\) # ((!\switch~combout\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~497_combout\ & 
-- (((\aProcessor|RegFile|R[9][30]~regout\ & \switch~combout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~497_combout\,
	datab => \aProcessor|RegFile|R[13][30]~regout\,
	datac => \aProcessor|RegFile|R[9][30]~regout\,
	datad => \switch~combout\(16),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~498_combout\);

-- Location: LCFF_X23_Y11_N13
\aProcessor|RegFile|R[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[4][30]~regout\);

-- Location: LCCOMB_X22_Y10_N6
\aProcessor|RegFile|R[12][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R[12][30]~feeder_combout\ = \aProcessor|RY|Q\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(30),
	combout => \aProcessor|RegFile|R[12][30]~feeder_combout\);

-- Location: LCFF_X22_Y10_N7
\aProcessor|RegFile|R[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R[12][30]~feeder_combout\,
	ena => \aProcessor|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[12][30]~regout\);

-- Location: LCCOMB_X23_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[30]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~500_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~499_combout\ & (((\aProcessor|RegFile|R[12][30]~regout\)) # (!\switch~combout\(15)))) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~499_combout\ & 
-- (\switch~combout\(15) & (\aProcessor|RegFile|R[4][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~499_combout\,
	datab => \switch~combout\(15),
	datac => \aProcessor|RegFile|R[4][30]~regout\,
	datad => \aProcessor|RegFile|R[12][30]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~500_combout\);

-- Location: LCCOMB_X24_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[30]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~501_combout\ = (\switch~combout\(13) & ((\switch~combout\(14)) # ((\aProcessor|displayAll|HexDisplay32Bits[30]~498_combout\)))) # (!\switch~combout\(13) & (!\switch~combout\(14) & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[30]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~498_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~500_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~501_combout\);

-- Location: LCFF_X21_Y8_N9
\aProcessor|RegFile|R[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][30]~regout\);

-- Location: LCFF_X20_Y8_N29
\aProcessor|RegFile|R[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][30]~regout\);

-- Location: LCFF_X20_Y8_N3
\aProcessor|RegFile|R[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[3][30]~regout\);

-- Location: LCCOMB_X20_Y8_N28
\aProcessor|displayAll|HexDisplay32Bits[30]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~502_combout\ = (\switch~combout\(15) & ((\switch~combout\(16)) # ((\aProcessor|RegFile|R[7][30]~regout\)))) # (!\switch~combout\(15) & (!\switch~combout\(16) & ((\aProcessor|RegFile|R[3][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[7][30]~regout\,
	datad => \aProcessor|RegFile|R[3][30]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~502_combout\);

-- Location: LCCOMB_X21_Y8_N8
\aProcessor|displayAll|HexDisplay32Bits[30]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~503_combout\ = (\switch~combout\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[30]~502_combout\ & (\aProcessor|RegFile|R[15][30]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~502_combout\ & 
-- ((\aProcessor|RegFile|R[11][30]~regout\))))) # (!\switch~combout\(16) & (((\aProcessor|displayAll|HexDisplay32Bits[30]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[15][30]~regout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[11][30]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~502_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~503_combout\);

-- Location: LCCOMB_X24_Y11_N14
\aProcessor|displayAll|HexDisplay32Bits[30]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~504_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~501_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[30]~503_combout\) # (!\switch~combout\(14))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[30]~501_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~496_combout\ & ((\switch~combout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~496_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[30]~501_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~503_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~504_combout\);

-- Location: LCFF_X15_Y14_N23
\aProcessor|RegFile|R[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[19][30]~regout\);

-- Location: LCFF_X18_Y14_N29
\aProcessor|RegFile|R[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[18][30]~regout\);

-- Location: LCFF_X18_Y16_N1
\aProcessor|RegFile|R[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][30]~regout\);

-- Location: LCFF_X18_Y16_N11
\aProcessor|RegFile|R[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[16][30]~regout\);

-- Location: LCCOMB_X18_Y16_N0
\aProcessor|displayAll|HexDisplay32Bits[30]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~489_combout\ = (\switch~combout\(14) & (\switch~combout\(13))) # (!\switch~combout\(14) & ((\switch~combout\(13) & (\aProcessor|RegFile|R[17][30]~regout\)) # (!\switch~combout\(13) & 
-- ((\aProcessor|RegFile|R[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[17][30]~regout\,
	datad => \aProcessor|RegFile|R[16][30]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~489_combout\);

-- Location: LCCOMB_X18_Y14_N28
\aProcessor|displayAll|HexDisplay32Bits[30]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~490_combout\ = (\switch~combout\(14) & ((\aProcessor|displayAll|HexDisplay32Bits[30]~489_combout\ & (\aProcessor|RegFile|R[19][30]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~489_combout\ & 
-- ((\aProcessor|RegFile|R[18][30]~regout\))))) # (!\switch~combout\(14) & (((\aProcessor|displayAll|HexDisplay32Bits[30]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \aProcessor|RegFile|R[19][30]~regout\,
	datac => \aProcessor|RegFile|R[18][30]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~489_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~490_combout\);

-- Location: LCFF_X20_Y14_N5
\aProcessor|RegFile|R[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[23][30]~regout\);

-- Location: LCFF_X20_Y14_N23
\aProcessor|RegFile|R[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][30]~regout\);

-- Location: LCCOMB_X20_Y14_N22
\aProcessor|displayAll|HexDisplay32Bits[30]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~488_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~487_combout\ & ((\aProcessor|RegFile|R[23][30]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~487_combout\ & 
-- (((\aProcessor|RegFile|R[21][30]~regout\ & \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~487_combout\,
	datab => \aProcessor|RegFile|R[23][30]~regout\,
	datac => \aProcessor|RegFile|R[21][30]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~488_combout\);

-- Location: LCCOMB_X18_Y14_N22
\aProcessor|displayAll|HexDisplay32Bits[30]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~491_combout\ = (\switch~combout\(16) & (((\switch~combout\(15))))) # (!\switch~combout\(16) & ((\switch~combout\(15) & ((\aProcessor|displayAll|HexDisplay32Bits[30]~488_combout\))) # (!\switch~combout\(15) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[30]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|displayAll|HexDisplay32Bits[30]~490_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~488_combout\,
	datad => \switch~combout\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~491_combout\);

-- Location: LCFF_X21_Y10_N27
\aProcessor|RegFile|R[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[31][30]~regout\);

-- Location: LCFF_X21_Y10_N25
\aProcessor|RegFile|R[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][30]~regout\);

-- Location: LCFF_X25_Y10_N13
\aProcessor|RegFile|R[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[30][30]~regout\);

-- Location: LCFF_X25_Y10_N3
\aProcessor|RegFile|R[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][30]~regout\);

-- Location: LCCOMB_X25_Y10_N12
\aProcessor|displayAll|HexDisplay32Bits[30]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~492_combout\ = (\switch~combout\(14) & ((\switch~combout\(13)) # ((\aProcessor|RegFile|R[30][30]~regout\)))) # (!\switch~combout\(14) & (!\switch~combout\(13) & ((\aProcessor|RegFile|R[28][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(14),
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[30][30]~regout\,
	datad => \aProcessor|RegFile|R[28][30]~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~492_combout\);

-- Location: LCCOMB_X21_Y10_N24
\aProcessor|displayAll|HexDisplay32Bits[30]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~493_combout\ = (\switch~combout\(13) & ((\aProcessor|displayAll|HexDisplay32Bits[30]~492_combout\ & (\aProcessor|RegFile|R[31][30]~regout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~492_combout\ & 
-- ((\aProcessor|RegFile|R[29][30]~regout\))))) # (!\switch~combout\(13) & (((\aProcessor|displayAll|HexDisplay32Bits[30]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \aProcessor|RegFile|R[31][30]~regout\,
	datac => \aProcessor|RegFile|R[29][30]~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~492_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~493_combout\);

-- Location: LCCOMB_X15_Y14_N0
\aProcessor|displayAll|HexDisplay32Bits[30]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~494_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~491_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[30]~493_combout\) # (!\switch~combout\(16))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[30]~491_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~486_combout\ & (\switch~combout\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~486_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[30]~491_combout\,
	datac => \switch~combout\(16),
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~493_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~494_combout\);

-- Location: LCCOMB_X15_Y14_N30
\aProcessor|displayAll|HexDisplay32Bits[30]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~506_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~505_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[30]~504_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[30]~505_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\ & \aProcessor|displayAll|HexDisplay32Bits[30]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~505_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[30]~504_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[14]~22_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~494_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~506_combout\);

-- Location: LCCOMB_X23_Y16_N30
\aProcessor|displayAll|HexDisplay32Bits[30]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~507_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~484_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[30]~506_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~484_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~506_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~484_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[30]~506_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~136_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~0_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~507_combout\);

-- Location: LCCOMB_X23_Y16_N12
\aProcessor|displayAll|HexDisplay32Bits[30]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~507_combout\) # ((\aProcessor|InstAddGen|PC\(30) & \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[30]~507_combout\,
	datac => \aProcessor|InstAddGen|PC\(30),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~161_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\);

-- Location: LCFF_X25_Y15_N25
\aProcessor|InstAddGen|PC[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[28]~89_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(28));

-- Location: LCCOMB_X29_Y17_N22
\aProcessor|displayAll|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~1_combout\ = (\switch~combout\(0) & ((\aProcessor|InstAddGen|PC\(28)))) # (!\switch~combout\(0) & (\aProcessor|IR|Q\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|InstAddGen|PC\(28),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux3~1_combout\);

-- Location: LCCOMB_X29_Y17_N20
\aProcessor|displayAll|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~2_combout\ = (\switch~combout\(2) & (\aProcessor|displayAll|Mux28~96_combout\)) # (!\switch~combout\(2) & (((\aProcessor|displayAll|Mux3~1_combout\ & \aProcessor|displayAll|Mux28~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~96_combout\,
	datab => \aProcessor|displayAll|Mux3~1_combout\,
	datac => \aProcessor|displayAll|Mux28~87_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux3~2_combout\);

-- Location: LCCOMB_X33_Y17_N6
\aProcessor|displayAll|Mux10~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~35_combout\ = (!\switch~combout\(0) & (\switch~combout\(1) & (\switch~combout\(2) & !\aProcessor|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \aProcessor|Decoder0~0_combout\,
	combout => \aProcessor|displayAll|Mux10~35_combout\);

-- Location: LCCOMB_X33_Y17_N30
\aProcessor|displayAll|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~3_combout\ = (\switch~combout\(3) & ((\aProcessor|displayAll|Mux10~34_combout\) # ((\aProcessor|displayAll|Mux10~35_combout\)))) # (!\switch~combout\(3) & (((\aProcessor|displayAll|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~34_combout\,
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|Mux3~2_combout\,
	datad => \aProcessor|displayAll|Mux10~35_combout\,
	combout => \aProcessor|displayAll|Mux3~3_combout\);

-- Location: LCFF_X20_Y9_N19
\aProcessor|RegFile|R[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[9][28]~regout\);

-- Location: LCFF_X20_Y9_N17
\aProcessor|RegFile|R[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[11][28]~regout\);

-- Location: LCCOMB_X20_Y9_N18
\aProcessor|RegFile|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~13_combout\ = (\aProcessor|RegFile|Mux3~12_combout\ & (((\aProcessor|RegFile|R[11][28]~regout\)) # (!\switch~combout\(13)))) # (!\aProcessor|RegFile|Mux3~12_combout\ & (\switch~combout\(13) & 
-- (\aProcessor|RegFile|R[9][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux3~12_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|R[9][28]~regout\,
	datad => \aProcessor|RegFile|R[11][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~13_combout\);

-- Location: LCFF_X17_Y10_N13
\aProcessor|RegFile|R[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[2][28]~regout\);

-- Location: LCFF_X17_Y10_N31
\aProcessor|RegFile|R[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[0][28]~regout\);

-- Location: LCCOMB_X17_Y10_N12
\aProcessor|RegFile|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~14_combout\ = (\switch~combout\(13) & (\switch~combout\(14))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|R[2][28]~regout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|R[0][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(13),
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[2][28]~regout\,
	datad => \aProcessor|RegFile|R[0][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~14_combout\);

-- Location: LCFF_X16_Y10_N7
\aProcessor|RegFile|R[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[1][28]~regout\);

-- Location: LCCOMB_X16_Y10_N6
\aProcessor|RegFile|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~15_combout\ = (\aProcessor|RegFile|Mux3~14_combout\ & ((\aProcessor|RegFile|R[3][28]~regout\) # ((!\switch~combout\(13))))) # (!\aProcessor|RegFile|Mux3~14_combout\ & (((\aProcessor|RegFile|R[1][28]~regout\ & 
-- \switch~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R[3][28]~regout\,
	datab => \aProcessor|RegFile|Mux3~14_combout\,
	datac => \aProcessor|RegFile|R[1][28]~regout\,
	datad => \switch~combout\(13),
	combout => \aProcessor|RegFile|Mux3~15_combout\);

-- Location: LCCOMB_X20_Y9_N22
\aProcessor|RegFile|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~16_combout\ = (\switch~combout\(16) & ((\aProcessor|RegFile|Mux3~13_combout\) # ((\switch~combout\(15))))) # (!\switch~combout\(16) & (((!\switch~combout\(15) & \aProcessor|RegFile|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(16),
	datab => \aProcessor|RegFile|Mux3~13_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux3~15_combout\,
	combout => \aProcessor|RegFile|Mux3~16_combout\);

-- Location: LCFF_X21_Y12_N25
\aProcessor|RegFile|R[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[7][28]~regout\);

-- Location: LCFF_X19_Y11_N1
\aProcessor|RegFile|R[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[6][28]~regout\);

-- Location: LCCOMB_X21_Y12_N24
\aProcessor|RegFile|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~11_combout\ = (\aProcessor|RegFile|Mux3~10_combout\ & (((\aProcessor|RegFile|R[7][28]~regout\)) # (!\switch~combout\(14)))) # (!\aProcessor|RegFile|Mux3~10_combout\ & (\switch~combout\(14) & 
-- ((\aProcessor|RegFile|R[6][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux3~10_combout\,
	datab => \switch~combout\(14),
	datac => \aProcessor|RegFile|R[7][28]~regout\,
	datad => \aProcessor|RegFile|R[6][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~11_combout\);

-- Location: LCCOMB_X20_Y9_N0
\aProcessor|RegFile|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~19_combout\ = (\aProcessor|RegFile|Mux3~16_combout\ & ((\aProcessor|RegFile|Mux3~18_combout\) # ((!\switch~combout\(15))))) # (!\aProcessor|RegFile|Mux3~16_combout\ & (((\switch~combout\(15) & 
-- \aProcessor|RegFile|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux3~18_combout\,
	datab => \aProcessor|RegFile|Mux3~16_combout\,
	datac => \switch~combout\(15),
	datad => \aProcessor|RegFile|Mux3~11_combout\,
	combout => \aProcessor|RegFile|Mux3~19_combout\);

-- Location: LCFF_X14_Y14_N1
\aProcessor|RegFile|R[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[25][28]~regout\);

-- Location: LCFF_X14_Y14_N23
\aProcessor|RegFile|R[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[17][28]~regout\);

-- Location: LCCOMB_X14_Y14_N0
\aProcessor|RegFile|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~0_combout\ = (\switch~combout\(15) & (\switch~combout\(16))) # (!\switch~combout\(15) & ((\switch~combout\(16) & (\aProcessor|RegFile|R[25][28]~regout\)) # (!\switch~combout\(16) & ((\aProcessor|RegFile|R[17][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[25][28]~regout\,
	datad => \aProcessor|RegFile|R[17][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~0_combout\);

-- Location: LCFF_X20_Y11_N9
\aProcessor|RegFile|R[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[21][28]~regout\);

-- Location: LCFF_X20_Y11_N7
\aProcessor|RegFile|R[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[29][28]~regout\);

-- Location: LCCOMB_X20_Y11_N8
\aProcessor|RegFile|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~1_combout\ = (\switch~combout\(15) & ((\aProcessor|RegFile|Mux3~0_combout\ & ((\aProcessor|RegFile|R[29][28]~regout\))) # (!\aProcessor|RegFile|Mux3~0_combout\ & (\aProcessor|RegFile|R[21][28]~regout\)))) # (!\switch~combout\(15) 
-- & (\aProcessor|RegFile|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(15),
	datab => \aProcessor|RegFile|Mux3~0_combout\,
	datac => \aProcessor|RegFile|R[21][28]~regout\,
	datad => \aProcessor|RegFile|R[29][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~1_combout\);

-- Location: LCFF_X24_Y14_N21
\aProcessor|RegFile|R[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[24][28]~regout\);

-- Location: LCFF_X24_Y14_N27
\aProcessor|RegFile|R[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R[28][28]~regout\);

-- Location: LCCOMB_X24_Y14_N20
\aProcessor|RegFile|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~5_combout\ = (\aProcessor|RegFile|Mux3~4_combout\ & (((\aProcessor|RegFile|R[28][28]~regout\)) # (!\switch~combout\(16)))) # (!\aProcessor|RegFile|Mux3~4_combout\ & (\switch~combout\(16) & (\aProcessor|RegFile|R[24][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux3~4_combout\,
	datab => \switch~combout\(16),
	datac => \aProcessor|RegFile|R[24][28]~regout\,
	datad => \aProcessor|RegFile|R[28][28]~regout\,
	combout => \aProcessor|RegFile|Mux3~5_combout\);

-- Location: LCCOMB_X24_Y14_N12
\aProcessor|RegFile|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~6_combout\ = (\switch~combout\(13) & (((\switch~combout\(14))))) # (!\switch~combout\(13) & ((\switch~combout\(14) & (\aProcessor|RegFile|Mux3~3_combout\)) # (!\switch~combout\(14) & ((\aProcessor|RegFile|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux3~3_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux3~5_combout\,
	datad => \switch~combout\(14),
	combout => \aProcessor|RegFile|Mux3~6_combout\);

-- Location: LCCOMB_X24_Y14_N30
\aProcessor|RegFile|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|Mux3~9_combout\ = (\switch~combout\(13) & ((\aProcessor|RegFile|Mux3~6_combout\ & (\aProcessor|RegFile|Mux3~8_combout\)) # (!\aProcessor|RegFile|Mux3~6_combout\ & ((\aProcessor|RegFile|Mux3~1_combout\))))) # (!\switch~combout\(13) & 
-- (((\aProcessor|RegFile|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|Mux3~8_combout\,
	datab => \switch~combout\(13),
	datac => \aProcessor|RegFile|Mux3~1_combout\,
	datad => \aProcessor|RegFile|Mux3~6_combout\,
	combout => \aProcessor|RegFile|Mux3~9_combout\);

-- Location: LCCOMB_X24_Y14_N16
\aProcessor|displayAll|Mux10~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~31_combout\ = (\switch~combout\(1) & ((\switch~combout\(17) & ((\aProcessor|RegFile|Mux3~9_combout\))) # (!\switch~combout\(17) & (\aProcessor|RegFile|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(17),
	datab => \switch~combout\(1),
	datac => \aProcessor|RegFile|Mux3~19_combout\,
	datad => \aProcessor|RegFile|Mux3~9_combout\,
	combout => \aProcessor|displayAll|Mux10~31_combout\);

-- Location: LCCOMB_X24_Y14_N14
\aProcessor|displayAll|Mux10~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~32_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~31_combout\) # ((!\switch~combout\(1) & \aProcessor|MuxB|ShiftRight0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(1),
	datac => \aProcessor|displayAll|Mux10~31_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~28_combout\,
	combout => \aProcessor|displayAll|Mux10~32_combout\);

-- Location: LCCOMB_X24_Y14_N26
\aProcessor|displayAll|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~0_combout\ = (\aProcessor|displayAll|Mux11~0_combout\ & ((\aProcessor|displayAll|Mux10~7_combout\) # (\aProcessor|displayAll|Mux10~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~7_combout\,
	datab => \aProcessor|displayAll|Mux10~32_combout\,
	datad => \aProcessor|displayAll|Mux11~0_combout\,
	combout => \aProcessor|displayAll|Mux3~0_combout\);

-- Location: LCCOMB_X33_Y17_N28
\aProcessor|displayAll|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~4_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux3~0_combout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux3~3_combout\,
	datac => \aProcessor|displayAll|Mux3~0_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux3~4_combout\);

-- Location: LCCOMB_X7_Y20_N12
\uHEX7|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & (\aProcessor|displayAll|Mux3~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\ $ (\aProcessor|displayAll|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\,
	datad => \aProcessor|displayAll|Mux3~4_combout\,
	combout => \uHEX7|WideOr6~0_combout\);

-- Location: LCCOMB_X7_Y20_N2
\uHEX7|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & ((\aProcessor|displayAll|Mux3~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\)) # (!\aProcessor|displayAll|Mux3~4_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ $ 
-- (\aProcessor|displayAll|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\,
	datad => \aProcessor|displayAll|Mux3~4_combout\,
	combout => \uHEX7|WideOr5~0_combout\);

-- Location: LCCOMB_X7_Y20_N4
\uHEX7|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\) # (!\aProcessor|displayAll|Mux3~4_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\ & !\aProcessor|displayAll|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\,
	datad => \aProcessor|displayAll|Mux3~4_combout\,
	combout => \uHEX7|WideOr4~0_combout\);

-- Location: LCCOMB_X7_Y20_N22
\uHEX7|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux3~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\)))) # (!\aProcessor|displayAll|Mux3~4_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & 
-- (!\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ & \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\,
	datad => \aProcessor|displayAll|Mux3~4_combout\,
	combout => \uHEX7|WideOr3~0_combout\);

-- Location: LCCOMB_X7_Y20_N8
\uHEX7|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & ((\aProcessor|displayAll|Mux3~4_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ 
-- & ((\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\ & ((\aProcessor|displayAll|Mux3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\,
	datad => \aProcessor|displayAll|Mux3~4_combout\,
	combout => \uHEX7|WideOr2~0_combout\);

-- Location: LCCOMB_X7_Y20_N18
\uHEX7|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ & ((\aProcessor|displayAll|Mux3~4_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ & (\aProcessor|displayAll|Mux3~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\,
	datad => \aProcessor|displayAll|Mux3~4_combout\,
	combout => \uHEX7|WideOr1~0_combout\);

-- Location: LCCOMB_X7_Y20_N0
\uHEX7|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux3~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\)))) # 
-- (!\aProcessor|displayAll|Mux3~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~537_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[29]~479_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~508_combout\,
	datad => \aProcessor|displayAll|Mux3~4_combout\,
	combout => \uHEX7|WideOr0~0_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_50);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(7));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(8));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(9));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(11));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(12));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(6));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(8));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(17));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\pushBut[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_pushBut(2));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(6));
END structure;


