$date
	Sun Oct 23 09:07:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#785127
b1 !
1"
#785130
b1 &
b1 %
1$
#785131
0"
#785134
1#
#785138
b0 &
b0 %
0#
0$
#1847704
b11101 !
1"
#1847706
b11101 &
b11101 %
1$
#1847707
0"
#1847710
b1011000 &
b1011000 %
#1847714
b101100 &
b101100 %
#1847718
b10110 &
b10110 %
#1847722
b1011 &
b1011 %
#1847726
b100010 &
b100010 %
#1847730
b10001 &
b10001 %
#1847734
b110100 &
b110100 %
#1847738
b11010 &
b11010 %
#1847742
b1101 &
b1101 %
#1847746
b101000 &
b101000 %
#1847750
b10100 &
b10100 %
#1847754
b1010 &
b1010 %
#1847758
b101 &
b101 %
#1847762
b10000 &
b10000 %
#1847766
b1000 &
b1000 %
#1847770
b100 &
b100 %
#1847774
b10 &
b10 %
#1847778
b1 &
b1 %
1#
#1847782
b0 &
0#
b0 %
0$
#2860556
b10101 !
1"
#2860558
b10101 &
b10101 %
1$
#2860559
0"
#2860562
b1000000 &
b1000000 %
#2860566
b100000 &
b100000 %
#2860570
b10000 &
b10000 %
#2860574
b1000 &
b1000 %
#2860578
b100 &
b100 %
#2860582
b10 &
b10 %
#2860586
b1 &
b1 %
1#
#2860590
b0 &
0#
b0 %
0$
#4500012
