INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-311] analyzing module ArithmaticLogicUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/BlockingUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BlockingUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ControllerUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplicationDivisionUnit
INFO: [VRFC 10-311] analyzing module Execution
ERROR: [VRFC 10-2989] 'ADDU' is not declared [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv:146]
ERROR: [VRFC 10-2865] module 'Execution' ignored due to previous errors [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv:25]
