{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670733613851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670733613851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 12:40:13 2022 " "Processing started: Sun Dec 11 12:40:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670733613851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733613851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder -c FullAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder -c FullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733613851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670733614001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670733614001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-one " "Found design unit 1: HalfAdder-one" {  } { { "HalfAdder.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/HalfAdder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618470 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/HalfAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padd4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file padd4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrygen4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrygen4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CarryGen4-one " "Found design unit 1: CarryGen4-one" {  } { { "CarryGen4.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/CarryGen4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618471 ""} { "Info" "ISGN_ENTITY_NAME" "1 CarryGen4 " "Found entity 1: CarryGen4" {  } { { "CarryGen4.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/CarryGen4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrygen64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrygen64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CarryGen64-one " "Found design unit 1: CarryGen64-one" {  } { { "CarryGen64.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/CarryGen64.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618472 ""} { "Info" "ISGN_ENTITY_NAME" "1 CarryGen64 " "Found entity 1: CarryGen64" {  } { { "CarryGen64.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/CarryGen64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cladd4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cladd4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAdd4-one " "Found design unit 1: CLAdd4-one" {  } { { "CLAdd4.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/CLAdd4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618473 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLAdd4 " "Found entity 1: CLAdd4" {  } { { "CLAdd4.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/CLAdd4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cladd64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cladd64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAdd64-one " "Found design unit 1: CLAdd64-one" {  } { { "CLAdd64.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/CLAdd64.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618473 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLAdd64 " "Found entity 1: CLAdd64" {  } { { "CLAdd64.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/CLAdd64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fadd4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAdd4-one " "Found design unit 1: FAdd4-one" {  } { { "FAdd4.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/FAdd4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618474 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAdd4 " "Found entity 1: FAdd4" {  } { { "FAdd4.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/FAdd4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-one " "Found design unit 1: FullAdder-one" {  } { { "FullAdder.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/FullAdder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618474 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670733618474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FAdd4 " "Elaborating entity \"FAdd4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670733618488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:Unit1 " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:Unit1\"" {  } { { "FAdd4.vhd" "Unit1" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/FAdd4.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670733618496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder FullAdder:Unit1\|HalfAdder:Unit1 " "Elaborating entity \"HalfAdder\" for hierarchy \"FullAdder:Unit1\|HalfAdder:Unit1\"" {  } { { "FullAdder.vhd" "Unit1" { Text "C:/Users/sias/Desktop/CSLab/FullAdder/FullAdder.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670733618497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670733618759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670733618970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670733618970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670733618984 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670733618984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670733618984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670733618984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670733618991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 12:40:18 2022 " "Processing ended: Sun Dec 11 12:40:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670733618991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670733618991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670733618991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670733618991 ""}
