#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 15 12:43:06 2019
# Process ID: 2215
# Current directory: /home/skowroik/Documents/Vivado/pong/pong.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/skowroik/Documents/Vivado/pong/pong.runs/synth_1/top.vds
# Journal file: /home/skowroik/Documents/Vivado/pong/pong.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2241 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.469 ; gain = 151.715 ; free physical = 4449 ; free virtual = 9846
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:22]
WARNING: [Synth 8-6104] Input port 'button' has an internal driver [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:44]
WARNING: [Synth 8-6104] Input port 'button' has an internal driver [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:45]
WARNING: [Synth 8-6104] Input port 'button' has an internal driver [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:46]
WARNING: [Synth 8-6104] Input port 'button' has an internal driver [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:47]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/vga_control.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (1#1) [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/vga_control.v:23]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:64]
INFO: [Synth 8-6157] synthesizing module 'square' [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/square.v:23]
	Parameter H_SIZE bound to: 8 - type: integer 
	Parameter IX bound to: 160 - type: integer 
	Parameter IY bound to: 120 - type: integer 
	Parameter IX_DIR bound to: 1 - type: integer 
	Parameter IY_DIR bound to: 1 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square' (2#1) [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/square.v:23]
INFO: [Synth 8-6157] synthesizing module 'player' [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/player.v:23]
	Parameter H_SIZE bound to: 5 - type: integer 
	Parameter V_SIZE bound to: 80 - type: integer 
	Parameter IX bound to: 40 - type: integer 
	Parameter IY bound to: 240 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player' (3#1) [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/player.v:23]
INFO: [Synth 8-6157] synthesizing module 'player__parameterized0' [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/player.v:23]
	Parameter H_SIZE bound to: 5 - type: integer 
	Parameter V_SIZE bound to: 80 - type: integer 
	Parameter IX bound to: 620 - type: integer 
	Parameter IY bound to: 240 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player__parameterized0' (3#1) [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/player.v:23]
INFO: [Synth 8-6157] synthesizing module 'ssg_DP' [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/new/ssg_DP.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/new/ssg_DP.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/new/ssg_DP.v:76]
WARNING: [Synth 8-3848] Net sseg_DP in module/entity ssg_DP does not have driver. [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/new/ssg_DP.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ssg_DP' (4#1) [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/new/ssg_DP.v:23]
WARNING: [Synth 8-3848] Net wButton_player1 in module/entity top does not have driver. [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:42]
WARNING: [Synth 8-3848] Net wButton_player2 in module/entity top does not have driver. [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:43]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/home/skowroik/Documents/Vivado/pong/pong.srcs/sources_1/imports/Documents/top.v:22]
WARNING: [Synth 8-3331] design ssg_DP has unconnected port sseg_DP
WARNING: [Synth 8-3331] design square has unconnected port p_rst
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[11]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[10]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[9]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[8]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[7]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[6]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[5]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[4]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[3]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[2]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[1]
WARNING: [Synth 8-3331] design square has unconnected port p1_x1[0]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[11]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[10]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[9]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[8]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[7]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[6]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[5]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[4]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[3]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[2]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[1]
WARNING: [Synth 8-3331] design square has unconnected port p2_x2[0]
WARNING: [Synth 8-3331] design top has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design top has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design top has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design top has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design top has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design top has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design top has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design top has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design top has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port button[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.219 ; gain = 205.465 ; free physical = 4472 ; free virtual = 9870
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1771.156 ; gain = 211.402 ; free physical = 4477 ; free virtual = 9874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1771.156 ; gain = 211.402 ; free physical = 4477 ; free virtual = 9874
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/skowroik/Documents/Vivado/pong/pong.srcs/constrs_1/imports/Documents/basys3.xdc]
Finished Parsing XDC File [/home/skowroik/Documents/Vivado/pong/pong.srcs/constrs_1/imports/Documents/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/skowroik/Documents/Vivado/pong/pong.srcs/constrs_1/imports/Documents/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.828 ; gain = 0.000 ; free physical = 4362 ; free virtual = 9776
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.828 ; gain = 0.000 ; free physical = 4362 ; free virtual = 9776
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1914.828 ; gain = 355.074 ; free physical = 4438 ; free virtual = 9852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1914.828 ; gain = 355.074 ; free physical = 4438 ; free virtual = 9852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1914.828 ; gain = 355.074 ; free physical = 4438 ; free virtual = 9852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.828 ; gain = 355.074 ; free physical = 4429 ; free virtual = 9844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 17    
	   2 Input     10 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module player 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module player__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ssg_DP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  22 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design top has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design top has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design top has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design top has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design top has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design top has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design top has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design top has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design top has unconnected port sseg_DP
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port button[0]
INFO: [Synth 8-3886] merging instance 'ssg/sseg_AN_reg[1]' (FDS) to 'ssg/sseg_AN_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ssg/sseg_AN_reg[2] )
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[0]' (FDRE) to 'player1_anim/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[1]' (FDRE) to 'player1_anim/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[2]' (FDSE) to 'player1_anim/x_reg[3]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[3]' (FDSE) to 'player1_anim/x_reg[3]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[4]' (FDRE) to 'player1_anim/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[5]' (FDSE) to 'player1_anim/x_reg[3]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[6]' (FDSE) to 'player1_anim/x_reg[3]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[7]' (FDRE) to 'player1_anim/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[8]' (FDRE) to 'player1_anim/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[9]' (FDSE) to 'player1_anim/x_reg[3]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[10]' (FDRE) to 'player1_anim/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'player2_anim/x_reg[11]' (FDRE) to 'player1_anim/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[0]' (FDRE) to 'player1_anim/x_reg[1]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[1]' (FDRE) to 'player1_anim/x_reg[2]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[2]' (FDRE) to 'player1_anim/x_reg[4]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[3]' (FDSE) to 'player1_anim/x_reg[5]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[4]' (FDRE) to 'player1_anim/x_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\player1_anim/x_reg[5] )
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[6]' (FDRE) to 'player1_anim/x_reg[7]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[7]' (FDRE) to 'player1_anim/x_reg[8]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[8]' (FDRE) to 'player1_anim/x_reg[9]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[9]' (FDRE) to 'player1_anim/x_reg[10]'
INFO: [Synth 8-3886] merging instance 'player1_anim/x_reg[10]' (FDRE) to 'player1_anim/x_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\player1_anim/x_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1914.828 ; gain = 355.074 ; free physical = 4407 ; free virtual = 9827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1914.828 ; gain = 355.074 ; free physical = 4289 ; free virtual = 9709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1914.828 ; gain = 355.074 ; free physical = 4269 ; free virtual = 9689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1914.828 ; gain = 355.074 ; free physical = 4268 ; free virtual = 9688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1917.797 ; gain = 358.043 ; free physical = 4269 ; free virtual = 9689
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1917.797 ; gain = 358.043 ; free physical = 4269 ; free virtual = 9689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1917.797 ; gain = 358.043 ; free physical = 4269 ; free virtual = 9689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1917.797 ; gain = 358.043 ; free physical = 4269 ; free virtual = 9689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1917.797 ; gain = 358.043 ; free physical = 4269 ; free virtual = 9689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1917.797 ; gain = 358.043 ; free physical = 4269 ; free virtual = 9689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    92|
|3     |LUT1   |    77|
|4     |LUT2   |    66|
|5     |LUT3   |    35|
|6     |LUT4   |   113|
|7     |LUT5   |   101|
|8     |LUT6   |    50|
|9     |FDRE   |    96|
|10    |FDSE   |    14|
|11    |IBUF   |     6|
|12    |OBUF   |    24|
|13    |OBUFT  |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |   693|
|2     |  display      |vga640x480             |   206|
|3     |  player1_anim |player                 |    74|
|4     |  player2_anim |player__parameterized0 |    71|
|5     |  sq_anim      |square                 |   247|
|6     |  ssg          |ssg_DP                 |    34|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1917.797 ; gain = 358.043 ; free physical = 4269 ; free virtual = 9689
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1917.797 ; gain = 214.371 ; free physical = 4319 ; free virtual = 9739
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1917.805 ; gain = 358.043 ; free physical = 4320 ; free virtual = 9740
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.703 ; gain = 0.000 ; free physical = 4267 ; free virtual = 9688
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1926.703 ; gain = 534.117 ; free physical = 4375 ; free virtual = 9795
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.703 ; gain = 0.000 ; free physical = 4375 ; free virtual = 9795
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/skowroik/Documents/Vivado/pong/pong.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 12:43:49 2019...
