

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24'
================================================================
* Date:           Fri Nov 18 15:03:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262149|   262149|  2.621 ms|  2.621 ms|  262149|  262149|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24  |   262147|   262147|         5|          1|          1|  262144|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     254|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      27|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     331|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     331|     449|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U111  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U112  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U113  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  27|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln274_1_fu_331_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln274_fu_308_p2                |         +|   0|  0|  26|          19|           1|
    |add_ln275_1_fu_553_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln275_fu_393_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln276_fu_547_p2                |         +|   0|  0|  14|           7|           1|
    |and_ln274_1_fu_379_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln274_fu_359_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |cmp250_fu_270_p2                   |      icmp|   0|  0|  10|           7|           1|
    |cmp250_mid1_fu_423_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln274_fu_302_p2               |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln275_fu_317_p2               |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln276_fu_373_p2               |      icmp|   0|  0|  11|           7|           8|
    |or_ln274_fu_625_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln275_fu_409_p2                 |        or|   0|  0|   2|           1|           1|
    |ret_fu_644_p3                      |    select|   0|  0|  16|           1|           1|
    |select_ln274_1_fu_365_p3           |    select|   0|  0|  10|           1|          11|
    |select_ln274_2_fu_385_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln274_3_fu_439_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln274_4_fu_505_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln274_fu_323_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln275_1_fu_629_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln275_2_fu_461_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln275_3_fu_469_p3           |    select|   0|  0|  10|           1|          11|
    |select_ln275_4_fu_483_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln275_5_fu_513_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln275_6_fu_559_p3           |    select|   0|  0|  14|           1|           1|
    |select_ln275_fu_415_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln274_fu_353_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 254|         131|         105|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_110                 |   9|          2|    7|         14|
    |indvar_flatten50_fu_106  |   9|          2|   14|         28|
    |indvar_flatten93_fu_114  |   9|          2|   19|         38|
    |j_fu_102                 |   9|          2|    7|         14|
    |k_fu_98                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln274_1_reg_701                |   1|   0|    1|          0|
    |and_ln274_1_reg_701_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |cmp250_mid1_reg_711                |   1|   0|    1|          0|
    |cmp250_mid1_reg_711_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp250_reg_687                     |   1|   0|    1|          0|
    |cmp250_reg_687_pp0_iter2_reg       |   1|   0|    1|          0|
    |i_fu_110                           |   7|   0|    7|          0|
    |icmp_ln275_reg_696                 |   1|   0|    1|          0|
    |icmp_ln275_reg_696_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten50_fu_106            |  14|   0|   14|          0|
    |indvar_flatten93_fu_114            |  19|   0|   19|          0|
    |j_fu_102                           |   7|   0|    7|          0|
    |k_fu_98                            |   7|   0|    7|          0|
    |lshr_ln_reg_736                    |   5|   0|    5|          0|
    |mul2_reg_784                       |  16|   0|   16|          0|
    |reg_file_3_0_addr_reg_757          |  11|   0|   11|          0|
    |reg_file_3_1_addr_reg_763          |  11|   0|   11|          0|
    |ret_reg_779                        |  16|   0|   16|          0|
    |select_ln274_3_reg_716             |   1|   0|    1|          0|
    |select_ln275_2_reg_721             |   1|   0|    1|          0|
    |tmp_12_dup_reg_706                 |   5|   0|    5|          0|
    |trunc_ln282_reg_741                |   1|   0|    1|          0|
    |reg_file_3_0_addr_reg_757          |  64|  32|   11|          0|
    |reg_file_3_1_addr_reg_763          |  64|  32|   11|          0|
    |trunc_ln282_reg_741                |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 331|  96|  162|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_284_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_284_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_284_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_284_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_292_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_292_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_292_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_292_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_q1        |   in|   16|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_q1        |   in|   16|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                                            reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                                            reg_file_2_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten93 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten93"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten50"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body244"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j"   --->   Operation 25 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i14 %indvar_flatten50" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 26 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_8 = load i7 %i"   --->   Operation 27 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten93_load = load i19 %indvar_flatten93" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 28 'load' 'indvar_flatten93_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_8"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.81ns)   --->   "%cmp250 = icmp_eq  i7 %j_7, i7 0"   --->   Operation 30 'icmp' 'cmp250' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvars_iv99_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5"   --->   Operation 31 'partselect' 'indvars_iv99_udiv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_92 = trunc i7 %i_8"   --->   Operation 32 'trunc' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_92, i5 %indvars_iv99_udiv"   --->   Operation 33 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_93 = trunc i7 %j_7"   --->   Operation 34 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.08ns)   --->   "%icmp_ln274 = icmp_eq  i19 %indvar_flatten93_load, i19 262144" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 35 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln274 = add i19 %indvar_flatten93_load, i19 1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 36 'add' 'add_ln274' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln274, void %fpga_resource_limit_hint.for.body244.4_begin, void %for.inc281.preheader.exitStub" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 37 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 38 'load' 'k_load' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.03ns)   --->   "%icmp_ln275 = icmp_eq  i14 %indvar_flatten50_load, i14 4096" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 39 'icmp' 'icmp_ln275' <Predicate = (!icmp_ln274)> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.36ns)   --->   "%select_ln274 = select i1 %icmp_ln275, i7 0, i7 %j_7" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 40 'select' 'select_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln274_1 = add i7 %i_8, i7 1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 41 'add' 'add_ln274_1' <Predicate = (!icmp_ln274)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_95 = trunc i7 %add_ln274_1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 42 'trunc' 'empty_95' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%empty_96 = trunc i7 %add_ln274_1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 43 'trunc' 'empty_96' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%tmp_13_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_96, i5 0" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 44 'bitconcatenate' 'tmp_13_mid' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.28ns)   --->   "%xor_ln274 = xor i1 %icmp_ln275, i1 1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 45 'xor' 'xor_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_2)   --->   "%and_ln274 = and i1 %empty_93, i1 %xor_ln274" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 46 'and' 'and_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%select_ln274_1 = select i1 %icmp_ln275, i11 %tmp_13_mid, i11 %tmp_13" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 47 'select' 'select_ln274_1' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.81ns)   --->   "%icmp_ln276 = icmp_eq  i7 %k_load, i7 64" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 48 'icmp' 'icmp_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%and_ln274_1 = and i1 %icmp_ln276, i1 %xor_ln274" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 49 'and' 'and_ln274_1' <Predicate = (!icmp_ln274)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln274_2 = select i1 %icmp_ln275, i7 %add_ln274_1, i7 %i_8" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 50 'select' 'select_ln274_2' <Predicate = (!icmp_ln274)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%add_ln275 = add i7 %select_ln274, i7 1" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 51 'add' 'add_ln275' <Predicate = (!icmp_ln274)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_12_dup = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln274_2, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 52 'partselect' 'tmp_12_dup' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln275)   --->   "%or_ln275 = or i1 %and_ln274_1, i1 %icmp_ln275" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 53 'or' 'or_ln275' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln275 = select i1 %or_ln275, i7 0, i7 %k_load" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 54 'select' 'select_ln275' <Predicate = (!icmp_ln274)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.81ns)   --->   "%cmp250_mid1 = icmp_eq  i7 %add_ln275, i7 0" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 55 'icmp' 'cmp250_mid1' <Predicate = (!icmp_ln274)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%indvars_iv99_udiv_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln275, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 56 'partselect' 'indvars_iv99_udiv_mid1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.17ns)   --->   "%select_ln274_3 = select i1 %icmp_ln275, i1 %empty_95, i1 %empty" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 57 'select' 'select_ln274_3' <Predicate = (!icmp_ln274)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%tmp_13_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_12_dup, i1 %select_ln274_3, i5 %indvars_iv99_udiv_mid1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 58 'bitconcatenate' 'tmp_13_mid1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_97 = trunc i7 %add_ln275" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 59 'trunc' 'empty_97' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln275_2 = select i1 %and_ln274_1, i1 %empty_97, i1 %and_ln274" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 60 'select' 'select_ln275_2' <Predicate = (!icmp_ln274)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln275_3 = select i1 %and_ln274_1, i11 %tmp_13_mid1, i11 %select_ln274_1" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 61 'select' 'select_ln275_3' <Predicate = (!icmp_ln274)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i11 %select_ln275_3" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 62 'zext' 'zext_ln275' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln275" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 63 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 64 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln275" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 65 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 66 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 67 [1/1] (0.36ns)   --->   "%select_ln275_4 = select i1 %and_ln274_1, i7 %add_ln275, i7 %select_ln274" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 67 'select' 'select_ln275_4' <Predicate = (!icmp_ln274)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 68 'specregionbegin' 'rbegin5' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 69 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 70 'specregionbegin' 'rbegin9' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln275, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i7 %select_ln275" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 72 'trunc' 'trunc_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_5)   --->   "%select_ln274_4 = select i1 %icmp_ln275, i1 0, i1 %empty_93" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 73 'select' 'select_ln274_4' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln275_5 = select i1 %and_ln274_1, i1 %empty_97, i1 %select_ln274_4" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 74 'select' 'select_ln275_5' <Predicate = (!icmp_ln274)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln275_4, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 75 'partselect' 'tmp_15' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%add_ln9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_15, i1 %select_ln275_5, i5 %lshr_ln" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 76 'bitconcatenate' 'add_ln9' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i11 %add_ln9" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 77 'zext' 'zext_ln288' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln288" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 78 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln288" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 79 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 80 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 81 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %trunc_ln282, void %arrayidx249225.case.0, void %arrayidx249225.case.1" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 82 'br' 'br_ln289' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specresourcelimit_ln290 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 83 'specresourcelimit' 'specresourcelimit_ln290' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin9" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 84 'specregionend' 'rend10' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specresourcelimit_ln290 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 85 'specresourcelimit' 'specresourcelimit_ln290' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin7" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 86 'specregionend' 'rend8' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specresourcelimit_ln290 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 87 'specresourcelimit' 'specresourcelimit_ln290' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin5" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 88 'specregionend' 'rend6' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.77ns)   --->   "%add_ln276 = add i7 %select_ln275, i7 1" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 89 'add' 'add_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.83ns)   --->   "%add_ln275_1 = add i14 %indvar_flatten50_load, i14 1" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 90 'add' 'add_ln275_1' <Predicate = (!icmp_ln274)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.23ns)   --->   "%select_ln275_6 = select i1 %icmp_ln275, i14 1, i14 %add_ln275_1" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 91 'select' 'select_ln275_6' <Predicate = (!icmp_ln274)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln276 = store i19 %add_ln274, i19 %indvar_flatten93" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 92 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln276 = store i7 %select_ln274_2, i7 %i" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 93 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln276 = store i14 %select_ln275_6, i14 %indvar_flatten50" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 94 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln276 = store i7 %select_ln275_4, i7 %j" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 95 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln276 = store i7 %add_ln276, i7 %k" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 96 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln276 = br void %for.body244" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 97 'br' 'br_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 98 'load' 'reg_file_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 99 'load' 'reg_file_6_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%add_ln8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_12_dup, i1 %select_ln274_3, i5 %lshr_ln" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 100 'bitconcatenate' 'add_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i11 %add_ln8" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 101 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln282" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 102 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln282" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 103 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 104 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 105 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 105 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 106 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %select_ln275_2" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 106 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 107 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 108 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 109 [1/1] (0.42ns)   --->   "%tmp_67 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln282" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 109 'mux' 'tmp_67' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [2/2] (4.72ns)   --->   "%mul2 = hmul i16 %tmp_s, i16 %tmp_67" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 110 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%or_ln274 = or i1 %icmp_ln275, i1 %cmp250" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 111 'or' 'or_ln274' <Predicate = (!and_ln274_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%select_ln275_1 = select i1 %and_ln274_1, i1 %cmp250_mid1, i1 %or_ln274" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 112 'select' 'select_ln275_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 113 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 114 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 114 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 115 [1/1] (0.42ns)   --->   "%val = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln282" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 115 'mux' 'val' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.35ns) (out node of the LUT)   --->   "%ret = select i1 %select_ln275_1, i16 0, i16 %val" [correlation-max-sharing/src/correlation.cpp:284]   --->   Operation 116 'select' 'ret' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/2] (4.72ns)   --->   "%mul2 = hmul i16 %tmp_s, i16 %tmp_67" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 117 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 118 [2/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret, i16 %mul2" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 118 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln274)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 120 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_275_23_VITIS_LOOP_276_24_str"   --->   Operation 121 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln281 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [correlation-max-sharing/src/correlation.cpp:281]   --->   Operation 122 'specpipeline' 'specpipeline_ln281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [correlation-max-sharing/src/correlation.cpp:132]   --->   Operation 123 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret, i16 %mul2" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 124 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln289 = store i16 %ret_1, i11 %reg_file_3_0_addr" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 125 'store' 'store_ln289' <Predicate = (!trunc_ln282)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln289 = br void %fpga_resource_limit_hint.for.body244.6_end" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 126 'br' 'br_ln289' <Predicate = (!trunc_ln282)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln289 = store i16 %ret_1, i11 %reg_file_3_1_addr" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 127 'store' 'store_ln289' <Predicate = (trunc_ln282)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln289 = br void %fpga_resource_limit_hint.for.body244.6_end" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 128 'br' 'br_ln289' <Predicate = (trunc_ln282)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 0110000]
j                       (alloca           ) [ 0110000]
indvar_flatten50        (alloca           ) [ 0110000]
i                       (alloca           ) [ 0110000]
indvar_flatten93        (alloca           ) [ 0110000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
j_7                     (load             ) [ 0000000]
indvar_flatten50_load   (load             ) [ 0000000]
i_8                     (load             ) [ 0000000]
indvar_flatten93_load   (load             ) [ 0000000]
empty                   (trunc            ) [ 0000000]
cmp250                  (icmp             ) [ 0101100]
indvars_iv99_udiv       (partselect       ) [ 0000000]
empty_92                (trunc            ) [ 0000000]
tmp_13                  (bitconcatenate   ) [ 0000000]
empty_93                (trunc            ) [ 0000000]
icmp_ln274              (icmp             ) [ 0111110]
add_ln274               (add              ) [ 0000000]
br_ln274                (br               ) [ 0000000]
k_load                  (load             ) [ 0000000]
icmp_ln275              (icmp             ) [ 0101100]
select_ln274            (select           ) [ 0000000]
add_ln274_1             (add              ) [ 0000000]
empty_95                (trunc            ) [ 0000000]
empty_96                (trunc            ) [ 0000000]
tmp_13_mid              (bitconcatenate   ) [ 0000000]
xor_ln274               (xor              ) [ 0000000]
and_ln274               (and              ) [ 0000000]
select_ln274_1          (select           ) [ 0000000]
icmp_ln276              (icmp             ) [ 0000000]
and_ln274_1             (and              ) [ 0101100]
select_ln274_2          (select           ) [ 0000000]
add_ln275               (add              ) [ 0000000]
tmp_12_dup              (partselect       ) [ 0101000]
or_ln275                (or               ) [ 0000000]
select_ln275            (select           ) [ 0000000]
cmp250_mid1             (icmp             ) [ 0101100]
indvars_iv99_udiv_mid1  (partselect       ) [ 0000000]
select_ln274_3          (select           ) [ 0101000]
tmp_13_mid1             (bitconcatenate   ) [ 0000000]
empty_97                (trunc            ) [ 0000000]
select_ln275_2          (select           ) [ 0101000]
select_ln275_3          (select           ) [ 0000000]
zext_ln275              (zext             ) [ 0000000]
reg_file_6_0_addr       (getelementptr    ) [ 0101000]
reg_file_6_1_addr       (getelementptr    ) [ 0101000]
select_ln275_4          (select           ) [ 0000000]
rbegin5                 (specregionbegin  ) [ 0000000]
rbegin7                 (specregionbegin  ) [ 0000000]
rbegin9                 (specregionbegin  ) [ 0000000]
lshr_ln                 (partselect       ) [ 0101000]
trunc_ln282             (trunc            ) [ 0101111]
select_ln274_4          (select           ) [ 0000000]
select_ln275_5          (select           ) [ 0000000]
tmp_15                  (partselect       ) [ 0000000]
add_ln9                 (bitconcatenate   ) [ 0000000]
zext_ln288              (zext             ) [ 0000000]
reg_file_2_0_addr       (getelementptr    ) [ 0101000]
reg_file_2_1_addr       (getelementptr    ) [ 0101000]
br_ln289                (br               ) [ 0000000]
specresourcelimit_ln290 (specresourcelimit) [ 0000000]
rend10                  (specregionend    ) [ 0000000]
specresourcelimit_ln290 (specresourcelimit) [ 0000000]
rend8                   (specregionend    ) [ 0000000]
specresourcelimit_ln290 (specresourcelimit) [ 0000000]
rend6                   (specregionend    ) [ 0000000]
add_ln276               (add              ) [ 0000000]
add_ln275_1             (add              ) [ 0000000]
select_ln275_6          (select           ) [ 0000000]
store_ln276             (store            ) [ 0000000]
store_ln276             (store            ) [ 0000000]
store_ln276             (store            ) [ 0000000]
store_ln276             (store            ) [ 0000000]
store_ln276             (store            ) [ 0000000]
br_ln276                (br               ) [ 0000000]
reg_file_6_0_load       (load             ) [ 0000000]
reg_file_6_1_load       (load             ) [ 0000000]
add_ln8                 (bitconcatenate   ) [ 0000000]
zext_ln282              (zext             ) [ 0000000]
reg_file_3_0_addr       (getelementptr    ) [ 0100111]
reg_file_3_1_addr       (getelementptr    ) [ 0100111]
tmp_s                   (mux              ) [ 0100100]
reg_file_2_0_load       (load             ) [ 0000000]
reg_file_2_1_load       (load             ) [ 0000000]
tmp_67                  (mux              ) [ 0100100]
or_ln274                (or               ) [ 0000000]
select_ln275_1          (select           ) [ 0000000]
reg_file_3_0_load       (load             ) [ 0000000]
reg_file_3_1_load       (load             ) [ 0000000]
val                     (mux              ) [ 0000000]
ret                     (select           ) [ 0100011]
mul2                    (hmul             ) [ 0100011]
specloopname_ln0        (specloopname     ) [ 0000000]
empty_94                (speclooptripcount) [ 0000000]
specloopname_ln0        (specloopname     ) [ 0000000]
specpipeline_ln281      (specpipeline     ) [ 0000000]
specloopname_ln132      (specloopname     ) [ 0000000]
ret_1                   (hadd             ) [ 0000000]
store_ln289             (store            ) [ 0000000]
br_ln289                (br               ) [ 0000000]
store_ln289             (store            ) [ 0000000]
br_ln289                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_275_23_VITIS_LOOP_276_24_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="k_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten50_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten50/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten93_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten93/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="reg_file_6_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_0_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="reg_file_6_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_1_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="reg_file_2_0_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="reg_file_2_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="reg_file_3_0_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="reg_file_3_1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="3"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="192" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_3_0_load/3 store_ln289/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="3"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="202" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_3_1_load/3 store_ln289/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="0" index="1" bw="16" slack="1"/>
<pin id="212" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="ret_1/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln0_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="19" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln0_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="14" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_7_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="1"/>
<pin id="256" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten50_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="14" slack="1"/>
<pin id="259" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten50_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_8_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="1"/>
<pin id="262" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten93_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="19" slack="1"/>
<pin id="265" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten93_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="empty_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="cmp250_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp250/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="indvars_iv99_udiv_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="4" slack="0"/>
<pin id="281" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indvars_iv99_udiv/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="empty_92_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_92/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_13_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="empty_93_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_93/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln274_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="19" slack="0"/>
<pin id="304" dir="0" index="1" bw="19" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln274_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="19" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="k_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln275_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="14" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln275/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln274_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln274_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="empty_95_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_95/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="empty_96_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_96/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_13_mid_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_mid/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xor_ln274_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="and_ln274_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln274/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln274_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="0" index="2" bw="11" slack="0"/>
<pin id="369" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln276_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln276/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln274_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln274_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln274_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274_2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln275_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln275/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_12_dup_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="0" index="3" bw="4" slack="0"/>
<pin id="404" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_dup/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln275_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln275/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln275_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="7" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln275/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="cmp250_mid1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp250_mid1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="indvars_iv99_udiv_mid1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="0" index="3" bw="4" slack="0"/>
<pin id="434" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indvars_iv99_udiv_mid1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln274_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274_3/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_13_mid1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="0" index="3" bw="5" slack="0"/>
<pin id="452" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_mid1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="empty_97_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_97/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln275_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln275_2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln275_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="0"/>
<pin id="472" dir="0" index="2" bw="11" slack="0"/>
<pin id="473" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln275_3/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln275_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln275/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln275_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="0" index="2" bw="7" slack="0"/>
<pin id="487" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln275_4/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="lshr_ln_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="0" index="3" bw="4" slack="0"/>
<pin id="496" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln282_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln282/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln274_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274_4/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln275_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln275_5/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_15_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="0" index="3" bw="4" slack="0"/>
<pin id="526" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="0" index="1" bw="5" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="0" index="3" bw="5" slack="0"/>
<pin id="536" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln288_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln288/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln276_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln276/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln275_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="14" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln275_1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln275_6_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="14" slack="0"/>
<pin id="562" dir="0" index="2" bw="14" slack="0"/>
<pin id="563" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln275_6/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln276_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="19" slack="0"/>
<pin id="569" dir="0" index="1" bw="19" slack="1"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln276_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="0" index="1" bw="7" slack="1"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln276_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="0" index="1" bw="14" slack="1"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln276_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="0" index="1" bw="7" slack="1"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln276_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="0" index="1" bw="7" slack="1"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln8_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="11" slack="0"/>
<pin id="594" dir="0" index="1" bw="5" slack="1"/>
<pin id="595" dir="0" index="2" bw="1" slack="1"/>
<pin id="596" dir="0" index="3" bw="5" slack="1"/>
<pin id="597" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln8/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln282_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_s_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="16" slack="0"/>
<pin id="609" dir="0" index="3" bw="1" slack="1"/>
<pin id="610" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_67_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="0" index="2" bw="16" slack="0"/>
<pin id="619" dir="0" index="3" bw="1" slack="1"/>
<pin id="620" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="or_ln274_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="2"/>
<pin id="627" dir="0" index="1" bw="1" slack="2"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln275_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="0" index="1" bw="1" slack="2"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln275_1/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="val_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="0" index="2" bw="16" slack="0"/>
<pin id="639" dir="0" index="3" bw="1" slack="2"/>
<pin id="640" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="ret_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="0" index="2" bw="16" slack="0"/>
<pin id="648" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret/4 "/>
</bind>
</comp>

<comp id="652" class="1005" name="k_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="659" class="1005" name="j_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="0"/>
<pin id="661" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="666" class="1005" name="indvar_flatten50_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="14" slack="0"/>
<pin id="668" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten50 "/>
</bind>
</comp>

<comp id="673" class="1005" name="i_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="680" class="1005" name="indvar_flatten93_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="19" slack="0"/>
<pin id="682" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten93 "/>
</bind>
</comp>

<comp id="687" class="1005" name="cmp250_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="2"/>
<pin id="689" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp250 "/>
</bind>
</comp>

<comp id="692" class="1005" name="icmp_ln274_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="3"/>
<pin id="694" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln274 "/>
</bind>
</comp>

<comp id="696" class="1005" name="icmp_ln275_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="2"/>
<pin id="698" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln275 "/>
</bind>
</comp>

<comp id="701" class="1005" name="and_ln274_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="2"/>
<pin id="703" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln274_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_12_dup_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_dup "/>
</bind>
</comp>

<comp id="711" class="1005" name="cmp250_mid1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="2"/>
<pin id="713" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp250_mid1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="select_ln274_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln274_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="select_ln275_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln275_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="reg_file_6_0_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="1"/>
<pin id="728" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="reg_file_6_1_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="1"/>
<pin id="733" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="lshr_ln_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="5" slack="1"/>
<pin id="738" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="741" class="1005" name="trunc_ln282_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282 "/>
</bind>
</comp>

<comp id="747" class="1005" name="reg_file_2_0_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="1"/>
<pin id="749" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="reg_file_2_1_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="11" slack="1"/>
<pin id="754" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="reg_file_3_0_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="11" slack="1"/>
<pin id="759" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_0_addr "/>
</bind>
</comp>

<comp id="763" class="1005" name="reg_file_3_1_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="1"/>
<pin id="765" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_1_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_s_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="1"/>
<pin id="771" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_67_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="1"/>
<pin id="776" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="779" class="1005" name="ret_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="1"/>
<pin id="781" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="784" class="1005" name="mul2_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="1"/>
<pin id="786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="144" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="151" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="170" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="203"><net_src comp="177" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="254" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="254" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="260" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="276" pin="4"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="254" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="263" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="263" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="321"><net_src comp="257" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="254" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="260" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="331" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="317" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="44" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="298" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="317" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="345" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="290" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="314" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="353" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="317" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="331" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="260" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="323" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="385" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="12" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="379" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="317" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="314" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="393" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="24" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="393" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="12" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="30" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="444"><net_src comp="317" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="337" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="266" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="399" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="439" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="429" pin="4"/><net_sink comp="447" pin=3"/></net>

<net id="460"><net_src comp="393" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="379" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="359" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="379" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="447" pin="4"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="365" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="488"><net_src comp="379" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="393" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="323" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="415" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="12" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="30" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="415" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="317" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="298" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="379" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="457" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="505" pin="3"/><net_sink comp="513" pin=2"/></net>

<net id="527"><net_src comp="28" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="483" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="12" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="30" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="537"><net_src comp="48" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="521" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="513" pin="3"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="491" pin="4"/><net_sink comp="531" pin=3"/></net>

<net id="544"><net_src comp="531" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="551"><net_src comp="415" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="40" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="257" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="76" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="317" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="553" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="308" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="385" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="559" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="483" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="547" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="598"><net_src comp="48" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="592" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="611"><net_src comp="78" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="125" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="138" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="605" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="621"><net_src comp="78" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="158" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="164" pin="3"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="615" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="78" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="184" pin="7"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="194" pin="7"/><net_sink comp="635" pin=2"/></net>

<net id="649"><net_src comp="629" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="80" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="635" pin="4"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="98" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="662"><net_src comp="102" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="669"><net_src comp="106" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="676"><net_src comp="110" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="683"><net_src comp="114" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="690"><net_src comp="270" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="695"><net_src comp="302" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="317" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="704"><net_src comp="379" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="709"><net_src comp="399" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="714"><net_src comp="423" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="719"><net_src comp="439" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="724"><net_src comp="461" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="605" pin=3"/></net>

<net id="729"><net_src comp="118" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="734"><net_src comp="131" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="739"><net_src comp="491" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="592" pin=3"/></net>

<net id="744"><net_src comp="501" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="615" pin=3"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="635" pin=3"/></net>

<net id="750"><net_src comp="144" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="755"><net_src comp="151" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="760"><net_src comp="170" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="766"><net_src comp="177" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="772"><net_src comp="605" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="777"><net_src comp="615" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="782"><net_src comp="644" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="787"><net_src comp="218" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="204" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_6_0 | {}
	Port: reg_file_6_1 | {}
	Port: reg_file_3_1 | {6 }
	Port: reg_file_3_0 | {6 }
	Port: reg_file_2_1 | {}
	Port: reg_file_2_0 | {}
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 : reg_file_6_0 | {2 3 }
	Port: compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 : reg_file_6_1 | {2 3 }
	Port: compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 : reg_file_3_1 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 : reg_file_3_0 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 : reg_file_2_1 | {2 3 }
	Port: compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 : reg_file_2_0 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		cmp250 : 1
		indvars_iv99_udiv : 1
		empty_92 : 1
		tmp_13 : 2
		empty_93 : 1
		icmp_ln274 : 1
		add_ln274 : 1
		br_ln274 : 2
		icmp_ln275 : 1
		select_ln274 : 2
		add_ln274_1 : 1
		empty_95 : 2
		empty_96 : 2
		tmp_13_mid : 3
		xor_ln274 : 2
		and_ln274 : 2
		select_ln274_1 : 4
		icmp_ln276 : 1
		and_ln274_1 : 2
		select_ln274_2 : 2
		add_ln275 : 3
		tmp_12_dup : 3
		or_ln275 : 2
		select_ln275 : 2
		cmp250_mid1 : 4
		indvars_iv99_udiv_mid1 : 4
		select_ln274_3 : 3
		tmp_13_mid1 : 5
		empty_97 : 4
		select_ln275_2 : 5
		select_ln275_3 : 6
		zext_ln275 : 7
		reg_file_6_0_addr : 8
		reg_file_6_0_load : 9
		reg_file_6_1_addr : 8
		reg_file_6_1_load : 9
		select_ln275_4 : 2
		lshr_ln : 3
		trunc_ln282 : 3
		select_ln274_4 : 2
		select_ln275_5 : 5
		tmp_15 : 3
		add_ln9 : 4
		zext_ln288 : 5
		reg_file_2_0_addr : 6
		reg_file_2_1_addr : 6
		reg_file_2_0_load : 7
		reg_file_2_1_load : 7
		br_ln289 : 4
		rend10 : 1
		rend8 : 1
		rend6 : 1
		add_ln276 : 3
		add_ln275_1 : 1
		select_ln275_6 : 2
		store_ln276 : 2
		store_ln276 : 3
		store_ln276 : 3
		store_ln276 : 3
		store_ln276 : 4
	State 3
		zext_ln282 : 1
		reg_file_3_0_addr : 2
		reg_file_3_1_addr : 2
		reg_file_3_0_load : 3
		reg_file_3_1_load : 3
		tmp_s : 1
		tmp_67 : 1
		mul2 : 2
	State 4
		val : 1
		ret : 2
	State 5
	State 6
		store_ln289 : 1
		store_ln289 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   hadd   |           grp_fu_204          |    2    |    94   |   113   |
|----------|-------------------------------|---------|---------|---------|
|   hmul   |           grp_fu_218          |    2    |    64   |    34   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln274_fu_308       |    0    |    0    |    26   |
|          |       add_ln274_1_fu_331      |    0    |    0    |    14   |
|    add   |        add_ln275_fu_393       |    0    |    0    |    14   |
|          |        add_ln276_fu_547       |    0    |    0    |    14   |
|          |       add_ln275_1_fu_553      |    0    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln274_fu_323      |    0    |    0    |    7    |
|          |     select_ln274_1_fu_365     |    0    |    0    |    10   |
|          |     select_ln274_2_fu_385     |    0    |    0    |    7    |
|          |      select_ln275_fu_415      |    0    |    0    |    7    |
|          |     select_ln274_3_fu_439     |    0    |    0    |    2    |
|          |     select_ln275_2_fu_461     |    0    |    0    |    2    |
|  select  |     select_ln275_3_fu_469     |    0    |    0    |    10   |
|          |     select_ln275_4_fu_483     |    0    |    0    |    7    |
|          |     select_ln274_4_fu_505     |    0    |    0    |    2    |
|          |     select_ln275_5_fu_513     |    0    |    0    |    2    |
|          |     select_ln275_6_fu_559     |    0    |    0    |    14   |
|          |     select_ln275_1_fu_629     |    0    |    0    |    2    |
|          |           ret_fu_644          |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         cmp250_fu_270         |    0    |    0    |    10   |
|          |       icmp_ln274_fu_302       |    0    |    0    |    14   |
|   icmp   |       icmp_ln275_fu_317       |    0    |    0    |    12   |
|          |       icmp_ln276_fu_373       |    0    |    0    |    10   |
|          |       cmp250_mid1_fu_423      |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_605         |    0    |    0    |    9    |
|    mux   |         tmp_67_fu_615         |    0    |    0    |    9    |
|          |           val_fu_635          |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln274_fu_359       |    0    |    0    |    2    |
|          |       and_ln274_1_fu_379      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln275_fu_409        |    0    |    0    |    2    |
|          |        or_ln274_fu_625        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln274_fu_353       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_266         |    0    |    0    |    0    |
|          |        empty_92_fu_286        |    0    |    0    |    0    |
|          |        empty_93_fu_298        |    0    |    0    |    0    |
|   trunc  |        empty_95_fu_337        |    0    |    0    |    0    |
|          |        empty_96_fu_341        |    0    |    0    |    0    |
|          |        empty_97_fu_457        |    0    |    0    |    0    |
|          |       trunc_ln282_fu_501      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    indvars_iv99_udiv_fu_276   |    0    |    0    |    0    |
|          |       tmp_12_dup_fu_399       |    0    |    0    |    0    |
|partselect| indvars_iv99_udiv_mid1_fu_429 |    0    |    0    |    0    |
|          |         lshr_ln_fu_491        |    0    |    0    |    0    |
|          |         tmp_15_fu_521         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_13_fu_290         |    0    |    0    |    0    |
|          |       tmp_13_mid_fu_345       |    0    |    0    |    0    |
|bitconcatenate|       tmp_13_mid1_fu_447      |    0    |    0    |    0    |
|          |         add_ln9_fu_531        |    0    |    0    |    0    |
|          |         add_ln8_fu_592        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln275_fu_477       |    0    |    0    |    0    |
|   zext   |       zext_ln288_fu_541       |    0    |    0    |    0    |
|          |       zext_ln282_fu_599       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |   158   |   417   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   and_ln274_1_reg_701   |    1   |
|   cmp250_mid1_reg_711   |    1   |
|      cmp250_reg_687     |    1   |
|        i_reg_673        |    7   |
|    icmp_ln274_reg_692   |    1   |
|    icmp_ln275_reg_696   |    1   |
| indvar_flatten50_reg_666|   14   |
| indvar_flatten93_reg_680|   19   |
|        j_reg_659        |    7   |
|        k_reg_652        |    7   |
|     lshr_ln_reg_736     |    5   |
|       mul2_reg_784      |   16   |
|reg_file_2_0_addr_reg_747|   11   |
|reg_file_2_1_addr_reg_752|   11   |
|reg_file_3_0_addr_reg_757|   11   |
|reg_file_3_1_addr_reg_763|   11   |
|reg_file_6_0_addr_reg_726|   11   |
|reg_file_6_1_addr_reg_731|   11   |
|       ret_reg_779       |   16   |
|  select_ln274_3_reg_716 |    1   |
|  select_ln275_2_reg_721 |    1   |
|    tmp_12_dup_reg_706   |    5   |
|      tmp_67_reg_774     |   16   |
|      tmp_s_reg_769      |   16   |
|   trunc_ln282_reg_741   |    1   |
+-------------------------+--------+
|          Total          |   202  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_158 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_164 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_184 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_218    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_218    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   152  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   158  |   417  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   360  |   489  |
+-----------+--------+--------+--------+--------+
