
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.515923                       # Number of seconds simulated
sim_ticks                                515922976500                       # Number of ticks simulated
final_tick                               1015923520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 304468                       # Simulator instruction rate (inst/s)
host_op_rate                                   304468                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52360691                       # Simulator tick rate (ticks/s)
host_mem_usage                                2340868                       # Number of bytes of host memory used
host_seconds                                  9853.25                       # Real time elapsed on the host
sim_insts                                  3000000008                       # Number of instructions simulated
sim_ops                                    3000000008                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       113856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     70730944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           70844800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       113856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        113856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21839040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21839040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1105171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1106950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        341235                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             341235                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       220684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    137095937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137316621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       220684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           220684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42330040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42330040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42330040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       220684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    137095937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            179646661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1106950                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     341235                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   1106950                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   341235                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   70844800                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                21839040                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             70844800                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             21839040                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    139                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               69611                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               69757                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               69630                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               69663                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               69950                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               69794                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               69606                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               69207                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               69151                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               69147                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              68712                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              67821                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              68031                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              68691                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              69169                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              68871                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               21460                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               21522                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               21665                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               21679                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               21347                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               21581                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               21742                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               21558                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               21518                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               21254                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              21028                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              20352                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              20781                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              21244                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              21287                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              21217                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  515921613000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               1106950                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               341235                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  872738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  128973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   84514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   13163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   14796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   14826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   14837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   14837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   14837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    436.688887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.395545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1161.848612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       108556     51.16%     51.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        29614     13.96%     65.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        13133      6.19%     71.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         7832      3.69%     74.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         5929      2.79%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         5327      2.51%     80.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         4154      1.96%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3334      1.57%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         2550      1.20%     85.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2101      0.99%     86.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         2013      0.95%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         2184      1.03%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         2155      1.02%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1798      0.85%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1330      0.63%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1214      0.57%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1035      0.49%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          878      0.41%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         1160      0.55%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         1816      0.86%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1568      0.74%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          919      0.43%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         1813      0.85%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          965      0.45%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          362      0.17%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          316      0.15%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          272      0.13%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          282      0.13%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          161      0.08%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          158      0.07%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          136      0.06%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          179      0.08%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          124      0.06%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177          119      0.06%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241          106      0.05%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          148      0.07%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           83      0.04%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           66      0.03%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          235      0.11%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           84      0.04%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           61      0.03%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           60      0.03%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           61      0.03%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           58      0.03%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           50      0.02%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           51      0.02%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           42      0.02%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           40      0.02%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           50      0.02%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           41      0.02%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           37      0.02%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          381      0.18%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          416      0.20%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           29      0.01%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           27      0.01%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           39      0.02%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           22      0.01%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           31      0.01%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           34      0.02%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           38      0.02%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           34      0.02%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           39      0.02%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           21      0.01%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           34      0.02%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           25      0.01%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225           17      0.01%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           11      0.01%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           17      0.01%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417           24      0.01%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481           16      0.01%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            7      0.00%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609           19      0.01%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           18      0.01%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737           12      0.01%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801           11      0.01%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865           16      0.01%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929           18      0.01%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993           12      0.01%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           20      0.01%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           13      0.01%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185           15      0.01%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           21      0.01%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313           16      0.01%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           15      0.01%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           16      0.01%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           17      0.01%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            7      0.00%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633           12      0.01%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           12      0.01%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761           13      0.01%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            9      0.00%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889           13      0.01%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953           13      0.01%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            7      0.00%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           11      0.01%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            7      0.00%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           18      0.01%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273           20      0.01%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           19      0.01%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           12      0.01%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           12      0.01%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            8      0.00%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           13      0.01%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657           13      0.01%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           15      0.01%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785           10      0.00%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            6      0.00%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913           16      0.01%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            3      0.00%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            7      0.00%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            7      0.00%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            9      0.00%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            6      0.00%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            8      0.00%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            7      0.00%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            9      0.00%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            7      0.00%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            7      0.00%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            4      0.00%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            9      0.00%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           10      0.00%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            5      0.00%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           12      0.01%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937            5      0.00%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            5      0.00%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            7      0.00%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           11      0.01%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         3542      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9280-9281            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212209                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7927095500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             28800389250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 5534055000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               15339238750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      7162.10                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  13858.95                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                26021.05                       # Average memory access latency
system.mem_ctrls.avgRdBW                       137.32                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        42.33                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               137.32                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                42.33                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.06                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.64                       # Average write queue length over time
system.mem_ctrls.readRowHits                   997498                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238332                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     356253.94                       # Average gap between requests
system.membus.throughput                    179646661                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              924029                       # Transaction distribution
system.membus.trans_dist::ReadResp             924029                       # Transaction distribution
system.membus.trans_dist::Writeback            341235                       # Transaction distribution
system.membus.trans_dist::ReadExReq            182921                       # Transaction distribution
system.membus.trans_dist::ReadExResp           182921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2555135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2555135                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     92683840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            92683840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               92683840                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2089032500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5252438750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       336553206                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    250505399                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8422528                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    227138593                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       203669784                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.667626                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        20945203                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        31813                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            411193564                       # DTB read hits
system.switch_cpus.dtb.read_misses             691342                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        411884906                       # DTB read accesses
system.switch_cpus.dtb.write_hits           219863170                       # DTB write hits
system.switch_cpus.dtb.write_misses            132893                       # DTB write misses
system.switch_cpus.dtb.write_acv                    1                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       219996063                       # DTB write accesses
system.switch_cpus.dtb.data_hits            631056734                       # DTB hits
system.switch_cpus.dtb.data_misses             824235                       # DTB misses
system.switch_cpus.dtb.data_acv                     2                       # DTB access violations
system.switch_cpus.dtb.data_accesses        631880969                       # DTB accesses
system.switch_cpus.itb.fetch_hits           300045203                       # ITB hits
system.switch_cpus.itb.fetch_misses             59886                       # ITB misses
system.switch_cpus.itb.fetch_acv                    3                       # ITB acv
system.switch_cpus.itb.fetch_accesses       300105089                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  925                       # Number of system calls
system.switch_cpus.numCycles               1031845953                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    304996661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2327276057                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           336553206                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    224614987                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             448841535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        33262289                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      233615200                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          572                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       432065                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         300045203                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3033985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1012513854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.298513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.122894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        563672319     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         53745788      5.31%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         55722667      5.50%     66.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         31277417      3.09%     69.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         54839475      5.42%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30593106      3.02%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         26791089      2.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         31793224      3.14%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        164078769     16.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1012513854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.326166                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.255449                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        332841195                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     211390796                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         418808333                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      25695575                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       23777954                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60120640                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        849724                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2297193613                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2124619                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       23777954                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        352711610                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        52538405                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     78085204                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         424969279                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      80431401                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2272251297                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         31361                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       27706849                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      35517431                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1664855811                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3024154655                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2597625758                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    426528897                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1508517903                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        156337873                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      5290629                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       833800                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         179133041                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    420217208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    224930182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     12101939                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4567345                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2157092216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1640335                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2097553194                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       378393                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    156271919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    104858283                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1012513854                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.071629                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.795936                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    253494712     25.04%     25.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    190249116     18.79%     43.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    189966872     18.76%     62.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    162426808     16.04%     78.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    107483520     10.62%     89.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     59470373      5.87%     95.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     34121659      3.37%     98.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14332341      1.42%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       968453      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1012513854                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          791269      2.90%      2.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         11576      0.04%      2.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1122361      4.12%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            68      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          374      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11337774     41.61%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13984534     51.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       577903      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1282102372     61.12%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2380787      0.11%     61.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    104656317      4.99%     66.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25884986      1.23%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     20124093      0.96%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     23437737      1.12%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2211205      0.11%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    415324115     19.80%     89.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    220853679     10.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2097553194                       # Type of FU issued
system.switch_cpus.iq.rate                   2.032816                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            27247956                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012990                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4748637411                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2037215209                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1837380398                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    486609177                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    277801454                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    240994315                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1879959188                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       244264059                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29057312                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     34099982                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        53626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12247                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     11230153                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       797047                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       162562                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       23777954                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        36909399                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2248805                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2228755731                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       714733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     420217208                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    224930182                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       821234                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         194429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         99346                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12247                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3993287                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4008596                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8001883                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2088783174                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     411885633                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8770017                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              70023180                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            631882040                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        309986614                       # Number of branches executed
system.switch_cpus.iew.exec_stores          219996407                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.024317                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2080381512                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2078374713                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1282960231                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1718189502                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.014230                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746693                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    159950614                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      1630073                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7572880                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    988735900                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.089840                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.621463                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    353364155     35.74%     35.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    241928688     24.47%     60.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    129218099     13.07%     73.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     42469938      4.30%     77.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     52785225      5.34%     82.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23719470      2.40%     85.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18268481      1.85%     87.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     16679247      1.69%     88.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    110302597     11.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    988735900                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2066299341                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2066299341                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              599817240                       # Number of memory references committed
system.switch_cpus.commit.loads             386117214                       # Number of loads committed
system.switch_cpus.commit.membars              814574                       # Number of memory barriers committed
system.switch_cpus.commit.branches          296498206                       # Number of branches committed
system.switch_cpus.commit.fp_insts          233657461                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1809134879                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     19334804                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     110302597                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3103614983                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4476309439                       # The number of ROB writes
system.switch_cpus.timesIdled                  257604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                19332099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.515923                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.515923                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.938274                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.938274                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2551327332                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1365379007                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         316021496                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        204362110                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        80784648                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1918082                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              3715                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               291                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.113373                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008881                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1140938699                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                   61597792                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         208430.191442                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         75946.900940                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          284377.092382                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  11                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  12                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 103721699.909091                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 5133149.333333                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.948777                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.051223                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1613.937650                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1         3201                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2         3492                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1         2481                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1         22823                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2          28728                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1       331943                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2       360996                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1   225.545455                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   1086581                       # number of replacements
system.l2.tags.tagsinuse                 29624.676152                       # Cycle average of tags in use
system.l2.tags.total_refs                      458723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1117142                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.410622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    16746.175888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   101.505850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 12457.068622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        319.925792                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.511053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.380160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.009763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.904073                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst          205                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       141164                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  141369                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           462368                       # number of Writeback hits
system.l2.Writeback_hits::total                462368                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        62357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62357                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst           205                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        203521                       # number of demand (read+write) hits
system.l2.demand_hits::total                   203726                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          205                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       203521                       # number of overall hits
system.l2.overall_hits::total                  203726                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1779                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       922250                       # number of ReadReq misses
system.l2.ReadReq_misses::total                924029                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       182921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              182921                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1105171                       # number of demand (read+write) misses
system.l2.demand_misses::total                1106950                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1779                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1105171                       # number of overall misses
system.l2.overall_misses::total               1106950                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    120610500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  53828580500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     53949191000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  11925270250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11925270250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    120610500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  65753850750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      65874461250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    120610500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  65753850750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     65874461250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         1984                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1063414                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1065398                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       462368                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            462368                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       245278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            245278                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1984                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1308692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1310676                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1984                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1308692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1310676                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.896673                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.867254                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.867309                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.745770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.745770                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.896673                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.844485                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.844564                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.896673                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.844485                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.844564                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 67796.795953                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58366.582272                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58384.737925                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 65193.554868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65193.554868                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 67796.795953                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59496.540128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59509.879624                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 67796.795953                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59496.540128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59509.879624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               341235                       # number of writebacks
system.l2.writebacks::total                    341235                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       922250                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           924029                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       182921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         182921                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1105171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1106950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1105171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1106950                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    100174500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  43230914500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  43331089000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   9824594750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9824594750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    100174500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  53055509250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53155683750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    100174500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  53055509250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53155683750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.896673                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.867254                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.867309                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.745770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745770                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.896673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.844485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.844564                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.896673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.844485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.844564                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 56309.443508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46875.483329                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46893.646195                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 53709.496176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53709.496176                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 56309.443508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 48006.606444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48019.950088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 56309.443508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 48006.606444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48019.950088                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   219945265                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1065398                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1065398                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           462368                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           245278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          245278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3079752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3083720                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       126976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    113347840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          113474816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             113474816                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1348890000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3409998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2233519500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2031847039                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 7822178.196010                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  7822178.196010                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              1884                       # number of replacements
system.cpu.icache.tags.tagsinuse           993.275999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1296861274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2907                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          446116.709322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   485.292944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   507.983055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.473919                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.496077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969996                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    300042587                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       300042587                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    300042587                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        300042587                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    300042587                       # number of overall hits
system.cpu.icache.overall_hits::total       300042587                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         2608                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2608                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         2608                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         2608                       # number of overall misses
system.cpu.icache.overall_misses::total          2608                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    163483997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163483997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    163483997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163483997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    163483997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163483997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    300045195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    300045195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    300045195                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    300045195                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    300045195                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    300045195                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62685.581672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62685.581672                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62685.581672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62685.581672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62685.581672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62685.581672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1132                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.733333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          624                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          624                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          624                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          624                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          624                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          624                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1984                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1984                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1984                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1984                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1984                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    123025251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123025251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    123025251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123025251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    123025251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123025251                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62008.695060                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62008.695060                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 62008.695060                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62008.695060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 62008.695060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62008.695060                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          967189217                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           67724815                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 12250976.343191                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 758952.000547                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  13009928.343739                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          301                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          301                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 3213253.212625                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 224999.385382                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.934560                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.065440                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      60.030643                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1          602                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2          602                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         2726                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        14130                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        16856                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       290766                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       290766                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     9.056478                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1304753                       # number of replacements
system.cpu.dcache.tags.tagsinuse           967.392896                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           901841323                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1305719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            690.685609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   926.404491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    40.988404                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.904692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.040028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944720                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    375851223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       375851223                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    212008360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      212008360                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       814713                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       814713                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       814574                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       814574                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    587859583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        587859583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    587859583                       # number of overall hits
system.cpu.dcache.overall_hits::total       587859583                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4547713                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4547713                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       877091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       877091                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           47                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5424804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5424804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5424804                       # number of overall misses
system.cpu.dcache.overall_misses::total       5424804                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 229798249000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 229798249000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  45808664817                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45808664817                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1070500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1070500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 275606913817                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 275606913817                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 275606913817                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 275606913817                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    380398936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    380398936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    212885451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    212885451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       814760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       814760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       814574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       814574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    593284387                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    593284387                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    593284387                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    593284387                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011955                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004120                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000058                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000058                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009144                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009144                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009144                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009144                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 50530.508192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50530.508192                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 52227.949913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52227.949913                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 22776.595745                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22776.595745                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 50804.953288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50804.953288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 50804.953288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50804.953288                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3473903                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             57109                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.829344                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       462368                       # number of writebacks
system.cpu.dcache.writebacks::total            462368                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3484260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3484260                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       631872                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       631872                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           27                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4116132                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4116132                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4116132                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4116132                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1063453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1063453                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       245219                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       245219                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           20                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1308672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1308672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1308672                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1308672                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  55218150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55218150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  12322469273                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12322469273                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  67540619273                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67540619273                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  67540619273                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  67540619273                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002206                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002206                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51923.451248                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51923.451248                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 50250.874822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50250.874822                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        14500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 51610.043825                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51610.043825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 51610.043825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51610.043825                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
