{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581970818161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581970818175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 15:20:17 2020 " "Processing started: Mon Feb 17 15:20:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581970818175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970818175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputadorReBasico -c ComputadorReBasico " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputadorReBasico -c ComputadorReBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970818175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581970818905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581970818905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8bits " "Found entity 1: ALU8bits" {  } { { "ALU8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ALU8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computadorrebasico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computadorrebasico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComputadorReBasico " "Found entity 1: ComputadorReBasico" {  } { { "ComputadorReBasico.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ComputadorReBasico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testalu " "Found entity 1: testalu" {  } { { "testalu.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/testalu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bits " "Found entity 1: Register8bits" {  } { { "Register8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Register8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits " "Found entity 1: CPU8bits" {  } { { "CPU8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbus61.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbus61.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxbus61-arch1 " "Found design unit 1: muxbus61-arch1" {  } { { "muxbus61.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/muxbus61.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830661 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxbus61 " "Found entity 1: muxbus61" {  } { { "muxbus61.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/muxbus61.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux81-behavioral " "Found design unit 1: demux81-behavioral" {  } { { "demux81.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/demux81.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830663 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux81 " "Found entity 1: demux81" {  } { { "demux81.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/demux81.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programmemory-SYN " "Found design unit 1: programmemory-SYN" {  } { { "ProgramMemory.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830666 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "ProgramMemory.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemoriasemana4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testmemoriasemana4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestMemoriaSemana4 " "Found entity 1: TestMemoriaSemana4" {  } { { "TestMemoriaSemana4.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/TestMemoriaSemana4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_SM-a " "Found design unit 1: ControlUnit_SM-a" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830670 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_SM " "Found entity 1: ControlUnit_SM" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8bits_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits_v1 " "Found entity 1: CPU8bits_v1" {  } { { "CPU8bits_v1.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970830672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970830672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU8bits_v1 " "Elaborating entity \"CPU8bits_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581970830786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8bits ALU8bits:inst " "Elaborating entity \"ALU8bits\" for hierarchy \"ALU8bits:inst\"" {  } { { "CPU8bits_v1.bdf" "inst" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 304 1032 1160 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970830824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU8bits:inst\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"ALU8bits:inst\|74181:inst1\"" {  } { { "ALU8bits.bdf" "inst1" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ALU8bits.bdf" { { 328 304 560 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU8bits:inst\|74181:inst1 " "Elaborated megafunction instantiation \"ALU8bits:inst\|74181:inst1\"" {  } { { "ALU8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ALU8bits.bdf" { { 328 304 560 448 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_SM ControlUnit_SM:inst11 " "Elaborating entity \"ControlUnit_SM\" for hierarchy \"ControlUnit_SM:inst11\"" {  } { { "CPU8bits_v1.bdf" "inst11" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 544 -264 -32 784 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831263 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ControlUnit_SM.vhd(32) " "VHDL Process Statement warning at ControlUnit_SM.vhd(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581970831302 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(91) " "VHDL Process Statement warning at ControlUnit_SM.vhd(91): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581970831302 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(93) " "VHDL Process Statement warning at ControlUnit_SM.vhd(93): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581970831302 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(95) " "VHDL Process Statement warning at ControlUnit_SM.vhd(95): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581970831302 "|ControlUnit_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbus61 muxbus61:inst7 " "Elaborating entity \"muxbus61\" for hierarchy \"muxbus61:inst7\"" {  } { { "CPU8bits_v1.bdf" "inst7" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 136 696 824 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bits Register8bits:inst4 " "Elaborating entity \"Register8bits\" for hierarchy \"Register8bits:inst4\"" {  } { { "CPU8bits_v1.bdf" "inst4" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 88 360 544 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 Register8bits:inst4\|74374:inst " "Elaborating entity \"74374\" for hierarchy \"Register8bits:inst4\|74374:inst\"" {  } { { "Register8bits.bdf" "inst" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Register8bits.bdf" { { 224 400 520 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register8bits:inst4\|74374:inst " "Elaborated megafunction instantiation \"Register8bits:inst4\|74374:inst\"" {  } { { "Register8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Register8bits.bdf" { { 224 400 520 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux81 demux81:inst9 " "Elaborating entity \"demux81\" for hierarchy \"demux81:inst9\"" {  } { { "CPU8bits_v1.bdf" "inst9" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 728 704 856 808 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst10\"" {  } { { "CPU8bits_v1.bdf" "inst10" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 16 96 208 104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\"" {  } { { "CPU8bits_v1.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 16 96 208 104 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst10 " "Instantiated megafunction \"BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581970831615 ""}  } { { "CPU8bits_v1.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 16 96 208 104 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581970831615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831954 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst10\|lpm_mux:\$00000 BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CPU8bits_v1.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 16 96 208 104 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970831997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/db/mux_0kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581970832327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970832327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc BUSMUX:inst10\|lpm_mux:\$00000\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970832328 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1581970832966 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1581970832966 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst4\|74374:inst\|47 R0\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst4\|74374:inst\|47\" to the node \"R0\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst5\|74374:inst\|47 R1\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst5\|74374:inst\|47\" to the node \"R1\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst6\|74374:inst\|47 R2\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst6\|74374:inst\|47\" to the node \"R2\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst1\|74374:inst\|47 R3\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst1\|74374:inst\|47\" to the node \"R3\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst2\|74374:inst\|47 R4\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst2\|74374:inst\|47\" to the node \"R4\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst3\|74374:inst\|47 R5\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst3\|74374:inst\|47\" to the node \"R5\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst4\|74374:inst\|46 R0\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst4\|74374:inst\|46\" to the node \"R0\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst5\|74374:inst\|46 R1\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst5\|74374:inst\|46\" to the node \"R1\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst6\|74374:inst\|46 R2\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst6\|74374:inst\|46\" to the node \"R2\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst1\|74374:inst\|46 R3\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst1\|74374:inst\|46\" to the node \"R3\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst2\|74374:inst\|46 R4\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst2\|74374:inst\|46\" to the node \"R4\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst3\|74374:inst\|46 R5\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst3\|74374:inst\|46\" to the node \"R5\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst4\|74374:inst\|45 R0\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst4\|74374:inst\|45\" to the node \"R0\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst5\|74374:inst\|45 R1\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst5\|74374:inst\|45\" to the node \"R1\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst6\|74374:inst\|45 R2\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst6\|74374:inst\|45\" to the node \"R2\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst1\|74374:inst\|45 R3\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst1\|74374:inst\|45\" to the node \"R3\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst2\|74374:inst\|45 R4\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst2\|74374:inst\|45\" to the node \"R4\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst3\|74374:inst\|45 R5\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst3\|74374:inst\|45\" to the node \"R5\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst4\|74374:inst\|44 R0\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst4\|74374:inst\|44\" to the node \"R0\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst5\|74374:inst\|44 R1\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst5\|74374:inst\|44\" to the node \"R1\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst6\|74374:inst\|44 R2\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst6\|74374:inst\|44\" to the node \"R2\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst1\|74374:inst\|44 R3\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst1\|74374:inst\|44\" to the node \"R3\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst2\|74374:inst\|44 R4\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst2\|74374:inst\|44\" to the node \"R4\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst3\|74374:inst\|44 R5\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst3\|74374:inst\|44\" to the node \"R5\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst4\|74374:inst\|43 R0\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst4\|74374:inst\|43\" to the node \"R0\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst5\|74374:inst\|43 R1\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst5\|74374:inst\|43\" to the node \"R1\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst6\|74374:inst\|43 R2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst6\|74374:inst\|43\" to the node \"R2\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst1\|74374:inst\|43 R3\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst1\|74374:inst\|43\" to the node \"R3\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst2\|74374:inst\|43 R4\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst2\|74374:inst\|43\" to the node \"R4\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst3\|74374:inst\|43 R5\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst3\|74374:inst\|43\" to the node \"R5\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst4\|74374:inst\|42 R0\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst4\|74374:inst\|42\" to the node \"R0\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst5\|74374:inst\|42 R1\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst5\|74374:inst\|42\" to the node \"R1\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst6\|74374:inst\|42 R2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst6\|74374:inst\|42\" to the node \"R2\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst1\|74374:inst\|42 R3\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst1\|74374:inst\|42\" to the node \"R3\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst2\|74374:inst\|42 R4\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst2\|74374:inst\|42\" to the node \"R4\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst3\|74374:inst\|42 R5\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst3\|74374:inst\|42\" to the node \"R5\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst4\|74374:inst\|41 R0\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst4\|74374:inst\|41\" to the node \"R0\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst5\|74374:inst\|41 R1\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst5\|74374:inst\|41\" to the node \"R1\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst6\|74374:inst\|41 R2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst6\|74374:inst\|41\" to the node \"R2\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst1\|74374:inst\|41 R3\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst1\|74374:inst\|41\" to the node \"R3\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst2\|74374:inst\|41 R4\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst2\|74374:inst\|41\" to the node \"R4\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst3\|74374:inst\|41 R5\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst3\|74374:inst\|41\" to the node \"R5\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst4\|74374:inst\|40 R0\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst4\|74374:inst\|40\" to the node \"R0\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst5\|74374:inst\|40 R1\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst5\|74374:inst\|40\" to the node \"R1\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst6\|74374:inst\|40 R2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst6\|74374:inst\|40\" to the node \"R2\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst1\|74374:inst\|40 R3\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst1\|74374:inst\|40\" to the node \"R3\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst2\|74374:inst\|40 R4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst2\|74374:inst\|40\" to the node \"R4\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Register8bits:inst3\|74374:inst\|40 R5\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Register8bits:inst3\|74374:inst\|40\" to the node \"R5\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581970833619 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1581970833619 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst4\|74374:inst\|47 muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst4\|74374:inst\|47\" to the node \"muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst5\|74374:inst\|47 muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst5\|74374:inst\|47\" to the node \"muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst6\|74374:inst\|47 muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst6\|74374:inst\|47\" to the node \"muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst1\|74374:inst\|47 muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst1\|74374:inst\|47\" to the node \"muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst2\|74374:inst\|47 muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst2\|74374:inst\|47\" to the node \"muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst3\|74374:inst\|47 muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst3\|74374:inst\|47\" to the node \"muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst4\|74374:inst\|46 muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst4\|74374:inst\|46\" to the node \"muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst5\|74374:inst\|46 muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst5\|74374:inst\|46\" to the node \"muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst6\|74374:inst\|46 muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst6\|74374:inst\|46\" to the node \"muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst1\|74374:inst\|46 muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst1\|74374:inst\|46\" to the node \"muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst2\|74374:inst\|46 muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst2\|74374:inst\|46\" to the node \"muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst3\|74374:inst\|46 muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst3\|74374:inst\|46\" to the node \"muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst4\|74374:inst\|45 muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst4\|74374:inst\|45\" to the node \"muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst5\|74374:inst\|45 muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst5\|74374:inst\|45\" to the node \"muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst6\|74374:inst\|45 muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst6\|74374:inst\|45\" to the node \"muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst1\|74374:inst\|45 muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst1\|74374:inst\|45\" to the node \"muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst2\|74374:inst\|45 muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst2\|74374:inst\|45\" to the node \"muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst3\|74374:inst\|45 muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst3\|74374:inst\|45\" to the node \"muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst4\|74374:inst\|44 muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst4\|74374:inst\|44\" to the node \"muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst5\|74374:inst\|44 muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst5\|74374:inst\|44\" to the node \"muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst6\|74374:inst\|44 muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst6\|74374:inst\|44\" to the node \"muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst1\|74374:inst\|44 muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst1\|74374:inst\|44\" to the node \"muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst2\|74374:inst\|44 muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst2\|74374:inst\|44\" to the node \"muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst3\|74374:inst\|44 muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst3\|74374:inst\|44\" to the node \"muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst4\|74374:inst\|43 muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst4\|74374:inst\|43\" to the node \"muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst5\|74374:inst\|43 muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst5\|74374:inst\|43\" to the node \"muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst6\|74374:inst\|43 muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst6\|74374:inst\|43\" to the node \"muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst1\|74374:inst\|43 muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst1\|74374:inst\|43\" to the node \"muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst2\|74374:inst\|43 muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst2\|74374:inst\|43\" to the node \"muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst3\|74374:inst\|43 muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst3\|74374:inst\|43\" to the node \"muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst4\|74374:inst\|42 muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst4\|74374:inst\|42\" to the node \"muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst5\|74374:inst\|42 muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst5\|74374:inst\|42\" to the node \"muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst6\|74374:inst\|42 muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst6\|74374:inst\|42\" to the node \"muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst1\|74374:inst\|42 muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst1\|74374:inst\|42\" to the node \"muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst2\|74374:inst\|42 muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst2\|74374:inst\|42\" to the node \"muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst3\|74374:inst\|42 muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst3\|74374:inst\|42\" to the node \"muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst4\|74374:inst\|41 muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst4\|74374:inst\|41\" to the node \"muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst5\|74374:inst\|41 muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst5\|74374:inst\|41\" to the node \"muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst6\|74374:inst\|41 muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst6\|74374:inst\|41\" to the node \"muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst1\|74374:inst\|41 muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst1\|74374:inst\|41\" to the node \"muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst2\|74374:inst\|41 muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst2\|74374:inst\|41\" to the node \"muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst3\|74374:inst\|41 muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst3\|74374:inst\|41\" to the node \"muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst4\|74374:inst\|40 muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst4\|74374:inst\|40\" to the node \"muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst5\|74374:inst\|40 muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst5\|74374:inst\|40\" to the node \"muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst6\|74374:inst\|40 muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst6\|74374:inst\|40\" to the node \"muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst1\|74374:inst\|40 muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst1\|74374:inst\|40\" to the node \"muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst2\|74374:inst\|40 muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst2\|74374:inst\|40\" to the node \"muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register8bits:inst3\|74374:inst\|40 muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"Register8bits:inst3\|74374:inst\|40\" to the node \"muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581970833623 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1581970833623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581970833798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581970834974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581970834974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "305 " "Implemented 305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581970835041 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581970835041 ""} { "Info" "ICUT_CUT_TM_LCELLS" "197 " "Implemented 197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581970835041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581970835041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581970835071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 15:20:35 2020 " "Processing ended: Mon Feb 17 15:20:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581970835071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581970835071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581970835071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581970835071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581970836974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581970836984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 15:20:36 2020 " "Processing started: Mon Feb 17 15:20:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581970836984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581970836984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ComputadorReBasico -c ComputadorReBasico " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ComputadorReBasico -c ComputadorReBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581970836985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581970837205 ""}
{ "Info" "0" "" "Project  = ComputadorReBasico" {  } {  } 0 0 "Project  = ComputadorReBasico" 0 0 "Fitter" 0 0 1581970837206 ""}
{ "Info" "0" "" "Revision = ComputadorReBasico" {  } {  } 0 0 "Revision = ComputadorReBasico" 0 0 "Fitter" 0 0 1581970837206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1581970837385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581970837386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ComputadorReBasico 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ComputadorReBasico\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581970837398 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1581970837453 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1581970837454 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581970838043 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581970838084 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581970838241 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "108 108 " "No exact pin location assignment(s) for 108 pins of 108 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1581970838494 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1581970847944 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clkCPU~inputCLKENA0 34 global CLKCTRL_G10 " "clkCPU~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1581970848611 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1581970848611 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581970848612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581970848617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581970848618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581970848620 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581970848621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581970848621 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581970848622 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ComputadorReBasico.sdc " "Synopsys Design Constraints File file not found: 'ComputadorReBasico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1581970850088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581970850089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581970850094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581970850095 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1581970850095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581970850151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581970850153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581970850153 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581970850226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581970857096 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1581970857990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581970861981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581970864697 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581970872658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581970872658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581970875088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581970882640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581970882640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1581970888290 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581970888290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581970888296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.31 " "Total time spent on timing analysis during the Fitter is 2.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581970890976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581970891020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581970891904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581970891904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581970893888 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581970899439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/output_files/ComputadorReBasico.fit.smsg " "Generated suppressed messages file D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/output_files/ComputadorReBasico.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581970899846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6876 " "Peak virtual memory: 6876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581970901070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 15:21:41 2020 " "Processing ended: Mon Feb 17 15:21:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581970901070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581970901070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581970901070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581970901070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581970903685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581970903694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 15:21:43 2020 " "Processing started: Mon Feb 17 15:21:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581970903694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581970903694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ComputadorReBasico -c ComputadorReBasico " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ComputadorReBasico -c ComputadorReBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581970903694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1581970904996 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581970913161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581970913606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 15:21:53 2020 " "Processing ended: Mon Feb 17 15:21:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581970913606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581970913606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581970913606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581970913606 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1581970914268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581970915497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581970915506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 15:21:54 2020 " "Processing started: Mon Feb 17 15:21:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581970915506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970915506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ComputadorReBasico -c ComputadorReBasico " "Command: quartus_sta ComputadorReBasico -c ComputadorReBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970915506 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1581970915749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970916720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970916720 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970916775 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970916776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ComputadorReBasico.sdc " "Synopsys Design Constraints File file not found: 'ComputadorReBasico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917563 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkCPU clkCPU " "create_clock -period 1.000 -name clkCPU clkCPU" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581970917565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit_SM:inst11\|ClkReg ControlUnit_SM:inst11\|ClkReg " "create_clock -period 1.000 -name ControlUnit_SM:inst11\|ClkReg ControlUnit_SM:inst11\|ClkReg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581970917565 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917565 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917576 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1581970917577 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1581970917593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1581970917645 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.440 " "Worst-case setup slack is -8.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.440            -366.852 ControlUnit_SM:inst11\|ClkReg  " "   -8.440            -366.852 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724             -43.337 clkCPU  " "   -1.724             -43.337 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 clkCPU  " "    0.388               0.000 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.760               0.000 ControlUnit_SM:inst11\|ClkReg  " "    1.760               0.000 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -56.481 ControlUnit_SM:inst11\|ClkReg  " "   -0.724             -56.481 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -43.398 clkCPU  " "   -0.724             -43.398 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970917782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917782 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1581970917799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970917842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1581970921414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.831 " "Worst-case setup slack is -8.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.831            -378.037 ControlUnit_SM:inst11\|ClkReg  " "   -8.831            -378.037 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518             -39.037 clkCPU  " "   -1.518             -39.037 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clkCPU  " "    0.380               0.000 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 ControlUnit_SM:inst11\|ClkReg  " "    1.573               0.000 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -56.843 ControlUnit_SM:inst11\|ClkReg  " "   -0.724             -56.843 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -43.325 clkCPU  " "   -0.724             -43.325 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970921461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921461 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1581970921490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970921896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970923678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970923907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1581970923910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970923910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.187 " "Worst-case setup slack is -3.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.187            -136.755 ControlUnit_SM:inst11\|ClkReg  " "   -3.187            -136.755 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.603 clkCPU  " "   -0.160              -0.603 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970923938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clkCPU  " "    0.167               0.000 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 ControlUnit_SM:inst11\|ClkReg  " "    0.656               0.000 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970923949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970923952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970923966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.108 " "Worst-case minimum pulse width slack is -0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -1.154 ControlUnit_SM:inst11\|ClkReg  " "   -0.108              -1.154 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -3.452 clkCPU  " "   -0.092              -3.452 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970923968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970923968 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1581970924004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970924214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1581970924216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970924216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.938 " "Worst-case setup slack is -2.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938            -127.279 ControlUnit_SM:inst11\|ClkReg  " "   -2.938            -127.279 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.123 clkCPU  " "   -0.041              -0.123 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970924219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clkCPU  " "    0.153               0.000 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 ControlUnit_SM:inst11\|ClkReg  " "    0.601               0.000 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970924235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970924275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970924295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -3.418 clkCPU  " "   -0.090              -3.418 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.305 ControlUnit_SM:inst11\|ClkReg  " "   -0.063              -0.305 ControlUnit_SM:inst11\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581970924298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970924298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970927323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970927328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5402 " "Peak virtual memory: 5402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581970927750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 15:22:07 2020 " "Processing ended: Mon Feb 17 15:22:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581970927750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581970927750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581970927750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970927750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581970929482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581970929491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 15:22:09 2020 " "Processing started: Mon Feb 17 15:22:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581970929491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1581970929491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ComputadorReBasico -c ComputadorReBasico " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ComputadorReBasico -c ComputadorReBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1581970929491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1581970930998 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1581970931044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ComputadorReBasico.vo D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/simulation/modelsim/ simulation " "Generated file ComputadorReBasico.vo in folder \"D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581970931272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581970931362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 15:22:11 2020 " "Processing ended: Mon Feb 17 15:22:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581970931362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581970931362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581970931362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1581970931362 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1581970932049 ""}
