// Seed: 3023251513
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 'b0;
  wire id_5;
  id_6(
      .id_0(1 & id_2), .id_1(id_1), .id_2(1), .id_3(1), .id_4(id_3)
  );
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri id_2
    , id_15,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri id_7,
    input uwire id_8,
    output supply0 id_9,
    output wire id_10,
    output wor id_11,
    input supply1 id_12,
    input tri1 id_13
);
  logic [7:0] id_16, id_17;
  assign id_6 = 1'b0;
  assign id_17[1] = 1;
  tri0 id_18;
  always @(posedge 1) id_15 = id_3;
  module_0(
      id_18, id_18, id_18, id_18
  );
  assign id_18 = 1;
endmodule
