
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008017                       # Number of seconds simulated
sim_ticks                                  8017465000                       # Number of ticks simulated
final_tick                                 8017465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 299909                       # Simulator instruction rate (inst/s)
host_op_rate                                   349522                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              479162597                       # Simulator tick rate (ticks/s)
host_mem_usage                                4530072                       # Number of bytes of host memory used
host_seconds                                    16.73                       # Real time elapsed on the host
sim_insts                                     5018139                       # Number of instructions simulated
sim_ops                                       5848279                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.clk_domain.clock                2500                       # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0       236800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             236800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0        73856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0         1850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0          577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                577                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0     29535520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29535520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0      9211889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9211889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0     38747410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38747410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.memReq                          2427                       # Total number of memory requests
system.mem_ctrls.memRead                         1850                       # Number of memory reads
system.mem_ctrls.memWrite                         577                       # Number of memory writes
system.mem_ctrls.memRefresh                      6789                       # Number of memory refreshes
system.mem_ctrls.memWaitCycles                  34984                       # Delay stalled at the head of the bank queue
system.mem_ctrls.memInputQ                      18440                       # Delay in the input queue
system.mem_ctrls.memBankQ                       28675                       # Delay behind the head of the bank queue
system.mem_ctrls.totalStalls                    82099                       # Total number of stall cycles
system.mem_ctrls.stallsPerReq               33.827359                       # Expected number of stall cycles per request
system.mem_ctrls.memBankBusy                     6654                       # memory stalls due to busy bank
system.mem_ctrls.memBusBusy                      9844                       # memory stalls due to busy bus
system.mem_ctrls.memReadWriteBusy                 143                       # memory stalls due to read write turnaround
system.mem_ctrls.memDataBusBusy                  1803                       # memory stalls due to read read turnaround
system.mem_ctrls.memArbWait                      7505                       # memory stalls due to arbitration
system.mem_ctrls.memNotOld                       9035                       # memory stalls due to anti starvation
system.mem_ctrls.memBankCount            |          77      3.17%      3.17% |          63      2.60%      5.77% |          69      2.84%      8.61% |          71      2.93%     11.54% |          74      3.05%     14.59% |          73      3.01%     17.59% |          73      3.01%     20.60% |          78      3.21%     23.82% |          76      3.13%     26.95% |          86      3.54%     30.49% |          87      3.58%     34.07% |          90      3.71%     37.78% |          80      3.30%     41.08% |          95      3.91%     44.99% |          82      3.38%     48.37% |          77      3.17%     51.55% |          73      3.01%     54.55% |          74      3.05%     57.60% |          73      3.01%     60.61% |          74      3.05%     63.66% |          72      2.97%     66.63% |          72      2.97%     69.59% |          72      2.97%     72.56% |          69      2.84%     75.40% |          69      2.84%     78.24% |          71      2.93%     81.17% |          74      3.05%     84.22% |          79      3.26%     87.47% |          82      3.38%     90.85% |          78      3.21%     94.07% |          74      3.05%     97.12% |          70      2.88%    100.00% # Number of accesses per bank
system.mem_ctrls.memBankCount::total             2427                       # Number of accesses per bank
system.ruby_clk_domain.clock                      500                       # Clock period in ticks
system.ruby.phys_mem.bytes_read::cpu.inst     23038604                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu.data      4857717                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.ce         73052                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.data        35456                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.data        34816                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total       28111037                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu.inst     23038604                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores0.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores1.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores2.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores3.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total     23039852                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::cpu.data      3503350                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.ce        73052                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores0.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores1.data         8576                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores2.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores3.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      3610322                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::cpu.inst      5759651                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu.data      1048628                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.ce            577                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.data          421                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.data          416                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total         6810601                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu.data       907717                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.ce           577                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores0.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores1.data          226                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores2.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores3.data          224                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total         909176                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::cpu.inst     2873552176                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu.data      605891887                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.ce          9111608                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.data      4374450                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.inst        38915                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.data      4422345                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.inst        38915                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.data      4374450                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.inst        38915                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.data      4342520                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.inst        38915                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total        3506225097                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu.inst   2873552176                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores0.inst        38915                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores1.inst        38915                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores2.inst        38915                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores3.inst        38915                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total   2873707837                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu.data     436964801                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.ce         9111608                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores0.data      1053700                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores1.data      1069665                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores2.data      1053700                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores3.data      1053700                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total        450307173                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.inst    2873552176                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.data    1042856688                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.ce        18223216                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.data      5428150                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.inst        38915                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.data      5492010                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.inst        38915                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.data      5428150                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.inst        38915                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.data      5396219                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.inst        38915                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total       3956532270                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                         16034930                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      1                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    1                       # number of work items this cpu completed
system.cpu.committedInsts                     5018139                       # Number of instructions committed
system.cpu.committedOps                       5848279                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               5000970                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  59932                       # Number of float alu accesses
system.cpu.num_func_calls                      195246                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       760767                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      5000970                       # number of integer instructions
system.cpu.num_fp_insts                         59932                       # number of float instructions
system.cpu.num_int_register_reads             8778280                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3379200                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                67568                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               47263                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             20755946                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2988466                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2038033                       # number of memory refs
system.cpu.num_load_insts                     1058314                       # Number of load instructions
system.cpu.num_store_insts                     979719                       # Number of store instructions
system.cpu.num_idle_cycles               79256.381990                       # Number of idle cycles
system.cpu.num_busy_cycles               15955673.618010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.995057                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.004943                       # Percentage of idle cycles
system.cpu.Branches                           1037567                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   3822436     64.46%     64.46% # Class of executed instruction
system.cpu.op_class::IntMult                    35530      0.60%     65.06% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                 412      0.01%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  83      0.00%     65.07% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                6964      0.12%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  18      0.00%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc              21749      0.37%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               4747      0.08%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc             140      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::MemRead                  1058314     17.85%     83.48% # Class of executed instruction
system.cpu.op_class::MemWrite                  979719     16.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5930112                       # Class of executed instruction
system.gpu.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.gpu.clk_domain.clock                      1429                       # Clock period in ticks
system.gpu.dram_wrapper.clk_domain.clock          541                       # Clock period in ticks
system.gpu.icnt_wrapper.clk_domain.clock         2858                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  4                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  39                       # delay histogram for all message
system.ruby.delayHist::samples                   1268                       # delay histogram for all message
system.ruby.delayHist::mean                  0.914826                       # delay histogram for all message
system.ruby.delayHist::stdev                 3.662433                       # delay histogram for all message
system.ruby.delayHist                    |        1176     92.74%     92.74% |           3      0.24%     92.98% |          50      3.94%     96.92% |           4      0.32%     97.24% |          19      1.50%     98.74% |           2      0.16%     98.90% |          14      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1268                       # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size           16                      
system.ruby.outstanding_req_hist::max_bucket          159                      
system.ruby.outstanding_req_hist::samples      7719778                      
system.ruby.outstanding_req_hist::mean       1.017743                      
system.ruby.outstanding_req_hist::gmean      1.001447                      
system.ruby.outstanding_req_hist::stdev      1.157885                      
system.ruby.outstanding_req_hist         |     7717252     99.97%     99.97% |         986      0.01%     99.98% |         658      0.01%     99.99% |         131      0.00%     99.99% |         100      0.00%     99.99% |         119      0.00%     99.99% |         123      0.00%     99.99% |         349      0.00%    100.00% |          60      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total       7719778                      
system.ruby.latency_hist::bucket_size             256                      
system.ruby.latency_hist::max_bucket             2559                      
system.ruby.latency_hist::samples             7719777                      
system.ruby.latency_hist::mean               1.288621                      
system.ruby.latency_hist::gmean              1.010950                      
system.ruby.latency_hist::stdev             14.950976                      
system.ruby.latency_hist                 |     7717906     99.98%     99.98% |         470      0.01%     99.98% |         466      0.01%     99.99% |         309      0.00%     99.99% |         246      0.00%    100.00% |         267      0.00%    100.00% |          94      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total               7719777                      
system.ruby.hit_latency_hist::bucket_size          256                      
system.ruby.hit_latency_hist::max_bucket         2559                      
system.ruby.hit_latency_hist::samples         7718096                      
system.ruby.hit_latency_hist::mean           1.216553                      
system.ruby.hit_latency_hist::gmean          1.009768                      
system.ruby.hit_latency_hist::stdev         12.852365                      
system.ruby.hit_latency_hist             |     7716607     99.98%     99.98% |         395      0.01%     99.99% |         394      0.01%     99.99% |         234      0.00%     99.99% |         192      0.00%    100.00% |         208      0.00%    100.00% |          53      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total           7718096                      
system.ruby.miss_latency_hist::bucket_size          256                      
system.ruby.miss_latency_hist::max_bucket         2559                      
system.ruby.miss_latency_hist::samples           1681                      
system.ruby.miss_latency_hist::mean        332.182035                      
system.ruby.miss_latency_hist::gmean       217.811101                      
system.ruby.miss_latency_hist::stdev       398.375154                      
system.ruby.miss_latency_hist            |        1299     77.28%     77.28% |          75      4.46%     81.74% |          72      4.28%     86.02% |          75      4.46%     90.48% |          54      3.21%     93.69% |          59      3.51%     97.20% |          41      2.44%     99.64% |           6      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total             1681                      
system.ruby.L1Cache.incomplete_times                5                      
system.ruby.GPUL2Cache.incomplete_times            89                      
system.ruby.Directory.incomplete_times            292                      
system.gpu.shader_mmu.pagewalkers00.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers00.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers00.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers00.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers00.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers00.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers00.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers00.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers00.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers00.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers00.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers00.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers00.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers00.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers00.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers00.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers00.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers00.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers00.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers01.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers01.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers01.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers01.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers01.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers01.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers01.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers01.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers01.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers01.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers01.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers01.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers01.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers01.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers01.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers01.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers01.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers01.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers01.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers02.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers02.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers02.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers02.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers02.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers02.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers02.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers02.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers02.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers02.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers02.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers02.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers02.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers02.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers02.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers02.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers02.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers02.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers02.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers03.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers03.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers03.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers03.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers03.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers03.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers03.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers03.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers03.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers03.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers03.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers03.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers03.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers03.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers03.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers03.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers03.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers03.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers03.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers04.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers04.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers04.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers04.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers04.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers04.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers04.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers04.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers04.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers04.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers04.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers04.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers04.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers04.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers04.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers04.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers04.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers04.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers04.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers05.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers05.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers05.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers05.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers05.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers05.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers05.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers05.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers05.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers05.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers05.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers05.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers05.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers05.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers05.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers05.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers05.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers05.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers05.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers06.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers06.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers06.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers06.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers06.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers06.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers06.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers06.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers06.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers06.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers06.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers06.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers06.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers06.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers06.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers06.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers06.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers06.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers06.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers07.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers07.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers07.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers07.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers07.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers07.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers07.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers07.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers07.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers07.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers07.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers07.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers07.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers07.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers07.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers07.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers07.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers07.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers07.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers08.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers08.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers08.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers08.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers08.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers08.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers08.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers08.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers08.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers08.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers08.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers08.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers08.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers08.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers08.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers08.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers08.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers08.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers08.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers09.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers09.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers09.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers09.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers09.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers09.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers09.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers09.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers09.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers09.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers09.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers09.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers09.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers09.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers09.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers09.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers09.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers09.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers09.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers10.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers10.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers10.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers10.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers10.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers10.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers10.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers10.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers10.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers10.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers10.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers10.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers10.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers10.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers10.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers10.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers10.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers10.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers10.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers11.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers11.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers11.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers11.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers11.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers11.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers11.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers11.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers11.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers11.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers11.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers11.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers11.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers11.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers11.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers11.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers11.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers11.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers11.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers12.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers12.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers12.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers12.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers12.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers12.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers12.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers12.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers12.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers12.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers12.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers12.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers12.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers12.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers12.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers12.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers12.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers12.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers12.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers13.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers13.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers13.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers13.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers13.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers13.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers13.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers13.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers13.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers13.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers13.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers13.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers13.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers13.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers13.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers13.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers13.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers13.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers13.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers14.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers14.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers14.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers14.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers14.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers14.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers14.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers14.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers14.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers14.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers14.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers14.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers14.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers14.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers14.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers14.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers14.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers14.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers14.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers15.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers15.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers15.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers15.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers15.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers15.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers15.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers15.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers15.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers15.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers15.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers15.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers15.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers15.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers15.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers15.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers15.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers15.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers15.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers16.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers16.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers16.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers16.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers16.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers16.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers16.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers16.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers16.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers16.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers16.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers16.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers16.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers16.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers16.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers16.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers16.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers16.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers16.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers17.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers17.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers17.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers17.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers17.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers17.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers17.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers17.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers17.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers17.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers17.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers17.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers17.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers17.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers17.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers17.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers17.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers17.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers17.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers18.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers18.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers18.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers18.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers18.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers18.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers18.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers18.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers18.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers18.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers18.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers18.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers18.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers18.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers18.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers18.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers18.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers18.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers18.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers19.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers19.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers19.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers19.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers19.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers19.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers19.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers19.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers19.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers19.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers19.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers19.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers19.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers19.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers19.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers19.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers19.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers19.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers19.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers20.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers20.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers20.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers20.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers20.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers20.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers20.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers20.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers20.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers20.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers20.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers20.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers20.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers20.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers20.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers20.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers20.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers20.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers20.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers21.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers21.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers21.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers21.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers21.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers21.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers21.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers21.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers21.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers21.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers21.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers21.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers21.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers21.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers21.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers21.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers21.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers21.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers21.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers22.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers22.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers22.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers22.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers22.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers22.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers22.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers22.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers22.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers22.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers22.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers22.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers22.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers22.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers22.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers22.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers22.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers22.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers22.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers23.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers23.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers23.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers23.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers23.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers23.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers23.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers23.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers23.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers23.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers23.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers23.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers23.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers23.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers23.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers23.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers23.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers23.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers23.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers24.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers24.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers24.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers24.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers24.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers24.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers24.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers24.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers24.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers24.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers24.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers24.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers24.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers24.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers24.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers24.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers24.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers24.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers24.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers25.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers25.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers25.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers25.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers25.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers25.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers25.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers25.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers25.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers25.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers25.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers25.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers25.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers25.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers25.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers25.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers25.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers25.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers25.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers26.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers26.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers26.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers26.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers26.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers26.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers26.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers26.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers26.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers26.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers26.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers26.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers26.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers26.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers26.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers26.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers26.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers26.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers26.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers27.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers27.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers27.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers27.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers27.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers27.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers27.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers27.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers27.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers27.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers27.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers27.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers27.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers27.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers27.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers27.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers27.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers27.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers27.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers28.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers28.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers28.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers28.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers28.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers28.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers28.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers28.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers28.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers28.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers28.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers28.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers28.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers28.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers28.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers28.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers28.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers28.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers28.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers29.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers29.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers29.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers29.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers29.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers29.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers29.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers29.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers29.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers29.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers29.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers29.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers29.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers29.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers29.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers29.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers29.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers29.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers29.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers30.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers30.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers30.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers30.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers30.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers30.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers30.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers30.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers30.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers30.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers30.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers30.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers30.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers30.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers30.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers30.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers30.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers30.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers30.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers31.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers31.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers31.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers31.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers31.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers31.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers31.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers31.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers31.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers31.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers31.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers31.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers31.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers31.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers31.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers31.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers31.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers31.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers31.accesses            0                       # DTB accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.stage2_mmu.tlb.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.stage2_mmu.tlb.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.stage2_mmu.tlb.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.stage2_mmu.tlb.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.stage2_mmu.tlb.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.stage2_mmu.tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.stage2_mmu.tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.stage2_mmu.tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.stage2_mmu.tlb.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.stage2_mmu.tlb.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.stage2_mmu.tlb.hits            0                       # DTB hits
system.gpu.shader_mmu.stage2_mmu.tlb.misses            0                       # DTB misses
system.gpu.shader_mmu.stage2_mmu.tlb.accesses            0                       # DTB accesses
system.gpu.shader_mmu.numPagefaults                 0                       # Number of Pagefaults
system.gpu.shader_mmu.numPagewalks                196                       # Number of Pagewalks
system.gpu.shader_mmu.totalRequests               196                       # Total number of requests
system.gpu.shader_mmu.l2hits                        0                       # Hits in the shared L2
system.gpu.shader_mmu.prefetchHits                  0                       # Number of prefetch hits
system.gpu.shader_mmu.numPrefetches                 0                       # Number of prefetchs
system.gpu.shader_mmu.prefetchFaults                0                       # Number of faults caused by prefetches
system.gpu.shader_mmu.pagefaultLatency::samples            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::mean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::gmean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::stdev          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::0            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::1            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::2            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::3            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::4            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::5            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::6            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::7            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::8            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::9            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::10            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::11            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::12            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::13            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::14            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::15            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::16            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::17            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::18            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::19            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::20            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::21            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::22            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::23            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::24            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::25            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::26            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::27            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::28            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::29            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::30            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::31            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::total            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.concurrentWalks::samples          196                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::mean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::gmean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::stdev            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::0          196    100.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::1            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::2            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::3            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::4            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::5            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::6            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::7            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::8            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::9            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::10            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::11            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::12            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::13            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::14            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::15            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::total          196                       # Number of outstanding walks
system.gpu.shader_mmu.pagewalkLatency::samples          196                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::mean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::gmean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::stdev            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::0          196    100.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::1            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::2            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::3            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::4            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::5            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::6            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::7            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::8            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::9            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::10            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::11            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::12            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::13            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::14            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::15            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::16            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::17            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::18            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::19            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::20            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::21            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::22            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::23            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::24            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::25            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::26            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::27            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::28            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::29            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::30            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::31            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::total          196                       # Latency to complete the pagewalk
system.gpu.kernels_started                          2                       # Number of kernels started
system.gpu.kernels_completed                        2                       # Number of kernels completed
system.gpu.ce.device_dtb.hits                       0                       # Number of hits in this TLB
system.gpu.ce.device_dtb.misses                     0                       # Number of misses in this TLB
system.gpu.ce.device_dtb.hitRate                  nan                       # Hit rate for this TLB
system.gpu.ce.host_dtb.hits                       383                       # Number of hits in this TLB
system.gpu.ce.host_dtb.misses                     196                       # Number of misses in this TLB
system.gpu.ce.host_dtb.hitRate               0.661485                       # Hit rate for this TLB
system.gpu.shader_cores0.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores0.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores0.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores0.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores0.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores0.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores0.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores0.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores0.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores0.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores0.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores0.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores0.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores0.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores0.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores0.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores0.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores0.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores0.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores0.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.activeCycles            8185                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores0.notStalledCycles         4676                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores0.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores0.instPerCycle       22.300305                       # Instruction instances per cycle
system.gpu.shader_cores0.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores0.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores0.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores0.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores0.lsq.warpInstBufActive::samples     10484573                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::mean    15.356822                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::stdev    17.237630                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::0      2989468     28.51%     28.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::1       748796      7.14%     35.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::2       394404      3.76%     39.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::3        80024      0.76%     40.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::4       141471      1.35%     41.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::5        81453      0.78%     42.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::6       185770      1.77%     44.08% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::7        67163      0.64%     44.72% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::8       172909      1.65%     46.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::9       127181      1.21%     47.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::10       201489      1.92%     49.50% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::11       250075      2.39%     51.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::12       312951      2.98%     54.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::13       174338      1.66%     56.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::14       240072      2.29%     58.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::15       161477      1.54%     60.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::16       314380      3.00%     63.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::17       178625      1.70%     65.07% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::18       110033      1.05%     66.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::19        57160      0.55%     66.66% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::20       152903      1.46%     68.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::21       105746      1.01%     69.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::22       171480      1.64%     70.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::23       242930      2.32%     73.08% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::24        68592      0.65%     73.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::25        54302      0.52%     74.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::26        95743      0.91%     75.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::27        61447      0.59%     75.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::28        77166      0.74%     76.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::29        38583      0.37%     76.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::30       122894      1.17%     78.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::31        82882      0.79%     78.82% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::32       927421      8.85%     87.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::33         7145      0.07%     87.73% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::34        22864      0.22%     87.95% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::35        41441      0.40%     88.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::36        71450      0.68%     89.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::37         7145      0.07%     89.10% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::38        71450      0.68%     89.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::39         5716      0.05%     89.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::40        22864      0.22%     90.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::41        20006      0.19%     90.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::42        44299      0.42%     90.66% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::43        22864      0.22%     90.88% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::44        32867      0.31%     91.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::45        18577      0.18%     91.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::46        51444      0.49%     91.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::47        14290      0.14%     92.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::48        38583      0.37%     92.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::49        38583      0.37%     92.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::50        61447      0.59%     93.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::51        31438      0.30%     93.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::52        18577      0.18%     93.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::53        20006      0.19%     93.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::54       125752      1.20%     95.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::55        25722      0.25%     95.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::56        57160      0.55%     95.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::57        52873      0.50%     96.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::58        71450      0.68%     97.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::59        18577      0.18%     97.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::60       111462      1.06%     98.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::61         7145      0.07%     98.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::62        68592      0.65%     99.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::63        32867      0.31%     99.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::64        58589      0.56%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::total     10484573                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.cacheAccesses     0.012633                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores0.lsq.writebackBlockedCycles          117                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores0.lsq.mshrHitQueued          255                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores0.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores0.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::mean   197.600694                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::gmean    71.744360                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::stdev   214.818967                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::0-63          128     44.44%     44.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::64-127           11      3.82%     48.26% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::128-191           38     13.19%     61.46% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::192-255           19      6.60%     68.06% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::256-319           13      4.51%     72.57% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::320-383           10      3.47%     76.04% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::384-447           15      5.21%     81.25% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::448-511           14      4.86%     86.11% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::512-575           15      5.21%     91.32% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::576-639           15      5.21%     96.53% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::640-703           10      3.47%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::mean   445.052083                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::gmean   416.361684                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::stdev   149.656334                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::0-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::64-127            1      1.04%      1.04% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::128-191            4      4.17%      5.21% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::192-255            6      6.25%     11.46% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::256-319            6      6.25%     17.71% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::320-383           17     17.71%     35.42% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::384-447           19     19.79%     55.21% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::448-511           10     10.42%     65.62% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::512-575           11     11.46%     77.08% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::576-639           12     12.50%     89.58% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::640-703            6      6.25%     95.83% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::704-767            4      4.17%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::mean    50.933594                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::gmean    10.119538                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::stdev   121.918453                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::0-31          224     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::32-63            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::64-95            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::96-127            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::128-159            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::160-191            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::192-223            1      0.39%     87.89% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::224-255            3      1.17%     89.06% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::256-287            3      1.17%     90.23% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::288-319            0      0.00%     90.23% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::320-351            6      2.34%     92.58% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::352-383            5      1.95%     94.53% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::384-415            5      1.95%     96.48% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::416-447            6      2.34%     98.83% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::448-479            0      0.00%     98.83% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::480-511            3      1.17%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores1.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores1.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores1.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores1.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores1.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores1.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores1.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores1.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores1.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores1.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores1.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores1.global_loads            8336                       # Number of loads from global space
system.gpu.shader_cores1.global_stores           2144                       # Number of stores to global space
system.gpu.shader_cores1.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores1.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores1.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores1.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores1.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores1.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::1        130432                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::2          2080                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::3         19376                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::5         24880                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.activeCycles            8295                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores1.notStalledCycles         4680                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores1.instInstances         182912                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores1.instPerCycle       22.050874                       # Instruction instances per cycle
system.gpu.shader_cores1.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores1.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores1.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores1.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores1.lsq.warpInstBufActive::samples     10931850                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::mean    14.893072                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::stdev    17.580124                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::0      2843710     26.01%     26.01% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::1      1261807     11.54%     37.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::2       420126      3.84%     41.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::3       167193      1.53%     42.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::4       122894      1.12%     44.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::5        95743      0.88%     44.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::6       210063      1.92%     46.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::7       121465      1.11%     47.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::8       152903      1.40%     49.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::9       112891      1.03%     50.39% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::10       232927      2.13%     52.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::11       205776      1.88%     54.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::12       298661      2.73%     57.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::13       200060      1.83%     58.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::14       174338      1.59%     60.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::15       257220      2.35%     62.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::16       248646      2.27%     65.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::17       392975      3.59%     68.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::18        90027      0.82%     69.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::19        41441      0.38%     69.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::20        92885      0.85%     70.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::21        75737      0.69%     71.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::22       137184      1.25%     72.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::23        94314      0.86%     73.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::24        70021      0.64%     74.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::25        58589      0.54%     74.82% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::26        95743      0.88%     75.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::27        57160      0.52%     76.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::28       162906      1.49%     77.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::29        34296      0.31%     78.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::30       121465      1.11%     79.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::31        77166      0.71%     79.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::32       774518      7.08%     86.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::33        30009      0.27%     87.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::34        24293      0.22%     87.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::35        45728      0.42%     87.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::36        90027      0.82%     88.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::37        11432      0.10%     88.77% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::38        20006      0.18%     88.95% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::39        30009      0.27%     89.23% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::40        24293      0.22%     89.45% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::41        30009      0.27%     89.73% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::42        24293      0.22%     89.95% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::43        21435      0.20%     90.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::44        48586      0.44%     90.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::45        11432      0.10%     90.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::46        90027      0.82%     91.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::47        25722      0.24%     91.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::48       132897      1.22%     92.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::49        27151      0.25%     93.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::50        54302      0.50%     93.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::51        18577      0.17%     93.88% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::52        34296      0.31%     94.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::53        12861      0.12%     94.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::54        47157      0.43%     94.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::55        15719      0.14%     94.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::56        50015      0.46%     95.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::57        22864      0.21%     95.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::58        77166      0.71%     96.26% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::59         7145      0.07%     96.33% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::60        57160      0.52%     96.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::61        40012      0.37%     97.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::62        75737      0.69%     97.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::63        54302      0.50%     98.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::64       174338      1.59%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::total     10931850                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.cacheAccesses     0.012771                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores1.lsq.writebackBlockedCycles          102                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores1.lsq.mshrHitQueued          246                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores1.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores1.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::samples          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::mean     1.654731                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::gmean     1.501909                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::stdev     0.744878                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::1          199     50.90%     50.90% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::2          128     32.74%     83.63% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::3           64     16.37%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::total          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpLatencyRead::samples          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::mean   189.300341                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::gmean    68.595517                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::stdev   208.648666                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::0-63          131     44.71%     44.71% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::64-127            2      0.68%     45.39% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::128-191           50     17.06%     62.46% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::192-255           30     10.24%     72.70% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::256-319            4      1.37%     74.06% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::320-383            8      2.73%     76.79% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::384-447           14      4.78%     81.57% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::448-511           21      7.17%     88.74% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::512-575           10      3.41%     92.15% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::576-639           18      6.14%     98.29% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::640-703            5      1.71%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::total          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyWrite::samples           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::mean   456.806122                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::gmean   422.762806                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::stdev   161.036569                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::0-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::64-127            2      2.04%      2.04% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::128-191            4      4.08%      6.12% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::192-255            6      6.12%     12.24% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::256-319            8      8.16%     20.41% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::320-383            9      9.18%     29.59% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::384-447           20     20.41%     50.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::448-511           15     15.31%     65.31% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::512-575            9      9.18%     74.49% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::576-639            9      9.18%     83.67% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::640-703           10     10.20%     93.88% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::704-767            6      6.12%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::total           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::mean    53.515625                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::gmean    10.244226                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::stdev   128.185649                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::0-31          224     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::32-63            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::64-95            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::96-127            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::128-159            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::160-191            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::192-223            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::224-255            2      0.78%     88.28% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::256-287            2      0.78%     89.06% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::288-319            4      1.56%     90.62% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::320-351            1      0.39%     91.02% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::352-383            4      1.56%     92.58% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::384-415            7      2.73%     95.31% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::416-447            5      1.95%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::448-479            5      1.95%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::480-511            2      0.78%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores2.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores2.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores2.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores2.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores2.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores2.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores2.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores2.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores2.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores2.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores2.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores2.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores2.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores2.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores2.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores2.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores2.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores2.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores2.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.activeCycles            8176                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores2.notStalledCycles         4699                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores2.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores2.instPerCycle       22.324853                       # Instruction instances per cycle
system.gpu.shader_cores2.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores2.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores2.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores2.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores2.lsq.warpInstBufActive::samples     10554594                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::mean    14.036014                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::stdev    17.193207                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::0      3235256     30.65%     30.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::1       735935      6.97%     37.63% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::2       400120      3.79%     41.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::3       187199      1.77%     43.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::4       187199      1.77%     44.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::5       187199      1.77%     46.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::6       142900      1.35%     48.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::7       167193      1.58%     49.68% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::8       290087      2.75%     52.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::9       137184      1.30%     53.72% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::10       327241      3.10%     56.82% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::11       134326      1.27%     58.10% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::12       197202      1.87%     59.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::13       251504      2.38%     62.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::14       242930      2.30%     64.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::15       128610      1.22%     65.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::16       172909      1.64%     67.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::17       107175      1.02%     68.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::18       307235      2.91%     71.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::19        57160      0.54%     71.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::20       107175      1.02%     72.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::21        71450      0.68%     73.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::22        58589      0.56%     74.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::23        92885      0.88%     75.10% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::24        81453      0.77%     75.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::25        35725      0.34%     76.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::26        48586      0.46%     76.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::27        50015      0.47%     77.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::28       145758      1.38%     78.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::29        47157      0.45%     78.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::30        64305      0.61%     79.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::31       161477      1.53%     81.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::32       790237      7.49%     88.60% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::33        15719      0.15%     88.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::34        31438      0.30%     89.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::35         7145      0.07%     89.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::36        77166      0.73%     89.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::37        15719      0.15%     89.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::38        44299      0.42%     90.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::39        12861      0.12%     90.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::40        62876      0.60%     91.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::41         8574      0.08%     91.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::42        60018      0.57%     91.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::43        12861      0.12%     91.90% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::44        75737      0.72%     92.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::45         8574      0.08%     92.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::46        22864      0.22%     92.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::47         8574      0.08%     93.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::48        28580      0.27%     93.27% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::49        14290      0.14%     93.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::50        74308      0.70%     94.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::51         8574      0.08%     94.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::52        24293      0.23%     94.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::53        20006      0.19%     94.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::54        41441      0.39%     95.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::55        24293      0.23%     95.23% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::56        35725      0.34%     95.57% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::57        14290      0.14%     95.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::58        27151      0.26%     95.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::59        21435      0.20%     96.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::60        54302      0.51%     96.68% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::61        22864      0.22%     96.90% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::62        94314      0.89%     97.79% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::63        24293      0.23%     98.02% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::64       208634      1.98%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::total     10554594                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.cacheAccesses     0.011165                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores2.lsq.writebackBlockedCycles          102                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores2.lsq.mshrHitQueued          254                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores2.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores2.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::mean   175.937500                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::gmean    68.297561                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::stdev   183.959290                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::0-63          128     44.44%     44.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::64-127            5      1.74%     46.18% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::128-191           44     15.28%     61.46% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::192-255           29     10.07%     71.53% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::256-319           14      4.86%     76.39% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::320-383           13      4.51%     80.90% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::384-447           17      5.90%     86.81% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::448-511           15      5.21%     92.01% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::512-575           18      6.25%     98.26% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::576-639            5      1.74%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::640-703            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::mean   413.552083                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::gmean   388.423432                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::stdev   131.465414                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::0-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::64-127            2      2.08%      2.08% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::128-191            4      4.17%      6.25% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::192-255            4      4.17%     10.42% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::256-319           13     13.54%     23.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::320-383           18     18.75%     42.71% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::384-447           18     18.75%     61.46% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::448-511           14     14.58%     76.04% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::512-575           10     10.42%     86.46% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::576-639            9      9.38%     95.83% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::640-703            4      4.17%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::mean    51.949219                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::gmean    10.248675                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::stdev   124.206380                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::0-63          224     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::64-127            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::128-191            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::192-255            1      0.39%     87.89% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::256-319            9      3.52%     91.41% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::320-383            8      3.12%     94.53% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::384-447            8      3.12%     97.66% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::448-511            5      1.95%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::512-575            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::576-639            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::640-703            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores3.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores3.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores3.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores3.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores3.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores3.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores3.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores3.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores3.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores3.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores3.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores3.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores3.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores3.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores3.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores3.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores3.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores3.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores3.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.activeCycles            8095                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores3.notStalledCycles         4674                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores3.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores3.instPerCycle       22.548240                       # Instruction instances per cycle
system.gpu.shader_cores3.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores3.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores3.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores3.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores3.lsq.warpInstBufActive::samples     10400262                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::mean    14.809151                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::stdev    17.413572                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::0      3220966     30.97%     30.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::1       751654      7.23%     38.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::2       415839      4.00%     42.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::3       127181      1.22%     43.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::4       175767      1.69%     45.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::5        77166      0.74%     45.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::6       152903      1.47%     47.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::7        88598      0.85%     48.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::8       228640      2.20%     50.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::9       158619      1.53%     51.90% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::10       194344      1.87%     53.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::11       154332      1.48%     55.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::12       158619      1.53%     56.77% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::13       142900      1.37%     58.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::14       205776      1.98%     60.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::15       151474      1.46%     61.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::16       274368      2.64%     64.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::17       140042      1.35%     65.57% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::18       152903      1.47%     67.04% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::19       127181      1.22%     68.26% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::20        88598      0.85%     69.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::21        67163      0.65%     69.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::22        94314      0.91%     70.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::23        47157      0.45%     71.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::24       144329      1.39%     72.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::25       135755      1.31%     73.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::26       168622      1.62%     75.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::27        72879      0.70%     76.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::28        81453      0.78%     76.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::29        54302      0.52%     77.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::30        87169      0.84%     78.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::31       104317      1.00%     79.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::32       791666      7.61%     86.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::33        10003      0.10%     86.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::34        80024      0.77%     87.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::35         8574      0.08%     87.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::36       131468      1.26%     89.10% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::37        24293      0.23%     89.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::38        90027      0.87%     90.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::39        41441      0.40%     90.60% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::40        60018      0.58%     91.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::41        31438      0.30%     91.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::42        14290      0.14%     91.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::43        21435      0.21%     91.82% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::44        24293      0.23%     92.06% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::45         5716      0.05%     92.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::46        60018      0.58%     92.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::47        14290      0.14%     92.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::48        77166      0.74%     93.57% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::49         8574      0.08%     93.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::50        18577      0.18%     93.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::51        20006      0.19%     94.02% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::52        30009      0.29%     94.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::53        25722      0.25%     94.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::54        70021      0.67%     95.23% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::55        27151      0.26%     95.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::56        28580      0.27%     95.77% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::57        17148      0.16%     95.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::58        20006      0.19%     96.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::59        25722      0.25%     96.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::60        62876      0.60%     96.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::61        32867      0.32%     97.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::62        98601      0.95%     98.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::63        27151      0.26%     98.50% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::64       155761      1.50%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::total     10400262                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.cacheAccesses     0.012457                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores3.lsq.writebackBlockedCycles          102                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores3.lsq.mshrHitQueued          246                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores3.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores3.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::mean     1.666667                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::gmean     1.513086                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::stdev     0.746328                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::1          192     50.00%     50.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::2          128     33.33%     83.33% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::3           64     16.67%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::mean   183.930556                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::gmean    69.485428                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::stdev   195.886750                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::0-63          128     44.44%     44.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::64-127            1      0.35%     44.79% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::128-191           58     20.14%     64.93% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::192-255           12      4.17%     69.10% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::256-319           16      5.56%     74.65% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::320-383            8      2.78%     77.43% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::384-447           17      5.90%     83.33% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::448-511           21      7.29%     90.62% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::512-575           17      5.90%     96.53% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::576-639           10      3.47%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::640-703            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::mean   427.739583                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::gmean   400.109710                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::stdev   139.058507                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::0-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::64-127            2      2.08%      2.08% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::128-191            4      4.17%      6.25% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::192-255            4      4.17%     10.42% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::256-319           10     10.42%     20.83% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::320-383           17     17.71%     38.54% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::384-447           18     18.75%     57.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::448-511           16     16.67%     73.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::512-575            8      8.33%     82.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::576-639            9      9.38%     91.67% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::640-703            8      8.33%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::mean    53.695312                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::gmean    10.272053                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::stdev   127.858412                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::0-31          224     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::32-63            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::64-95            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::96-127            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::128-159            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::160-191            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::192-223            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::224-255            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::256-287            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::288-319            7      2.73%     90.23% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::320-351            3      1.17%     91.41% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::352-383            4      1.56%     92.97% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::384-415           10      3.91%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::416-447            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::448-479            5      1.95%     98.83% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::480-511            3      1.17%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.ruby.ce_cntrl.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.ce_cntrl.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.ce_cntrl.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.probeFilter.num_data_array_reads         2892                       # number of data array reads
system.ruby.dir_cntrl0.probeFilter.num_data_array_writes         4606                       # number of data array writes
system.ruby.dir_cntrl0.fully_busy_cycles          463                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1946367                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         9978                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1956345                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      5745857                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses        13794                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      5759651                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits        22477                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses         1295                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        23772                       # Number of cache demand accesses
system.ruby.l1_cntrl0.fully_busy_cycles           137                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl_sp00.cache.demand_hits          347                       # Number of cache demand hits
system.ruby.l1_cntrl_sp00.cache.demand_misses          310                       # Number of cache demand misses
system.ruby.l1_cntrl_sp00.cache.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cache.num_data_array_reads          347                       # number of data array reads
system.ruby.l1_cntrl_sp00.cache.num_data_array_writes           94                       # number of data array writes
system.ruby.l1_cntrl_sp00.cache.num_tag_array_reads          657                       # number of tag array reads
system.ruby.l1_cntrl_sp00.cache.num_tag_array_writes          166                       # number of tag array writes
system.ruby.l1_cntrl_sp01.cache.demand_hits          334                       # Number of cache demand hits
system.ruby.l1_cntrl_sp01.cache.demand_misses          326                       # Number of cache demand misses
system.ruby.l1_cntrl_sp01.cache.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp01.cache.num_data_array_reads          334                       # number of data array reads
system.ruby.l1_cntrl_sp01.cache.num_data_array_writes          100                       # number of data array writes
system.ruby.l1_cntrl_sp01.cache.num_tag_array_reads          660                       # number of tag array reads
system.ruby.l1_cntrl_sp01.cache.num_tag_array_writes          182                       # number of tag array writes
system.ruby.l1_cntrl_sp02.cache.demand_hits          347                       # Number of cache demand hits
system.ruby.l1_cntrl_sp02.cache.demand_misses          310                       # Number of cache demand misses
system.ruby.l1_cntrl_sp02.cache.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp02.cache.num_data_array_reads          347                       # number of data array reads
system.ruby.l1_cntrl_sp02.cache.num_data_array_writes           94                       # number of data array writes
system.ruby.l1_cntrl_sp02.cache.num_tag_array_reads          657                       # number of tag array reads
system.ruby.l1_cntrl_sp02.cache.num_tag_array_writes          166                       # number of tag array writes
system.ruby.l1_cntrl_sp03.cache.demand_hits          331                       # Number of cache demand hits
system.ruby.l1_cntrl_sp03.cache.demand_misses          322                       # Number of cache demand misses
system.ruby.l1_cntrl_sp03.cache.demand_accesses          653                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp03.cache.num_data_array_reads          331                       # number of data array reads
system.ruby.l1_cntrl_sp03.cache.num_data_array_writes           98                       # number of data array writes
system.ruby.l1_cntrl_sp03.cache.num_tag_array_reads          653                       # number of tag array reads
system.ruby.l1_cntrl_sp03.cache.num_tag_array_writes          178                       # number of tag array writes
system.ruby.l1_pw_cntrl.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.fully_busy_cycles          125                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.L2cache.demand_hits          825                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          443                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses         1268                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.num_data_array_reads          385                       # number of data array reads
system.ruby.l2_cntrl0.L2cache.num_data_array_writes         1179                       # number of data array writes
system.ruby.l2_cntrl0.L2cache.num_tag_array_reads         3614                       # number of tag array reads
system.ruby.l2_cntrl0.L2cache.num_tag_array_writes         1023                       # number of tag array writes
system.ruby.l2_cntrl0.fully_busy_cycles           260                       # cycles for which number of transistions == max transitions
system.ruby.network.ext_links0.int_node.percent_links_utilized     0.028787                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Data::1          577                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::0         1154                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::1          577                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::1        78472                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::0         9232                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::1         4616                      
system.ruby.network.ext_links1.int_node.percent_links_utilized     0.027772                      
system.ruby.network.ext_links1.int_node.msg_count.Request_Control::2         1295                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Data::4         1623                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Control::4         3848                      
system.ruby.network.ext_links1.int_node.msg_count.Broadcast_Control::3         1597                      
system.ruby.network.ext_links1.int_node.msg_count.Unblock_Control::5         1295                      
system.ruby.network.ext_links1.int_node.msg_bytes.Request_Control::2        10360                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Data::4       220728                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Control::4        30784                      
system.ruby.network.ext_links1.int_node.msg_bytes.Broadcast_Control::3        12776                      
system.ruby.network.ext_links1.int_node.msg_bytes.Unblock_Control::5        10360                      
system.ruby.network.ext_links2.int_node.percent_links_utilized     0.007434                      
system.ruby.network.ext_links2.int_node.msg_count.Control::7          386                      
system.ruby.network.ext_links2.int_node.msg_count.Data::7          882                      
system.ruby.network.ext_links2.int_node.msg_count.Response_Data::6          386                      
system.ruby.network.ext_links2.int_node.msg_count.Response_Control::4         2892                      
system.ruby.network.ext_links2.int_node.msg_count.Writeback_Control::6          882                      
system.ruby.network.ext_links2.int_node.msg_count.Broadcast_Control::3         2892                      
system.ruby.network.ext_links2.int_node.msg_bytes.Control::7         3088                      
system.ruby.network.ext_links2.int_node.msg_bytes.Data::7       119952                      
system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::6        52496                      
system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::4        23136                      
system.ruby.network.ext_links2.int_node.msg_bytes.Writeback_Control::6         7056                      
system.ruby.network.ext_links2.int_node.msg_bytes.Broadcast_Control::3        23136                      
system.ruby.network.ext_links6.int_node.percent_links_utilized     0.024474                      
system.ruby.network.ext_links6.int_node.msg_count.Control::7          386                      
system.ruby.network.ext_links6.int_node.msg_count.Data::7          882                      
system.ruby.network.ext_links6.int_node.msg_count.Request_Control::2          443                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Data::4          739                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Data::6          386                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Control::4         5479                      
system.ruby.network.ext_links6.int_node.msg_count.Writeback_Control::6          882                      
system.ruby.network.ext_links6.int_node.msg_count.Broadcast_Control::3         5341                      
system.ruby.network.ext_links6.int_node.msg_count.Unblock_Control::5          443                      
system.ruby.network.ext_links6.int_node.msg_bytes.Control::7         3088                      
system.ruby.network.ext_links6.int_node.msg_bytes.Data::7       119952                      
system.ruby.network.ext_links6.int_node.msg_bytes.Request_Control::2         3544                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Data::4       100504                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Data::6        52496                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Control::4        43832                      
system.ruby.network.ext_links6.int_node.msg_bytes.Writeback_Control::6         7056                      
system.ruby.network.ext_links6.int_node.msg_bytes.Broadcast_Control::3        42728                      
system.ruby.network.ext_links6.int_node.msg_bytes.Unblock_Control::5         3544                      
system.ruby.network.int_links0.node_a.percent_links_utilized     0.034334                      
system.ruby.network.int_links0.node_a.msg_count.Request_Control::2         1738                      
system.ruby.network.int_links0.node_a.msg_count.Response_Data::1          577                      
system.ruby.network.int_links0.node_a.msg_count.Response_Data::4         2345                      
system.ruby.network.int_links0.node_a.msg_count.Response_Control::4         5868                      
system.ruby.network.int_links0.node_a.msg_count.Writeback_Control::0         1154                      
system.ruby.network.int_links0.node_a.msg_count.Writeback_Control::1          577                      
system.ruby.network.int_links0.node_a.msg_count.Broadcast_Control::3         4489                      
system.ruby.network.int_links0.node_a.msg_count.Unblock_Control::5         1738                      
system.ruby.network.int_links0.node_a.msg_bytes.Request_Control::2        13904                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Data::1        78472                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Data::4       318920                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Control::4        46944                      
system.ruby.network.int_links0.node_a.msg_bytes.Writeback_Control::0         9232                      
system.ruby.network.int_links0.node_a.msg_bytes.Writeback_Control::1         4616                      
system.ruby.network.int_links0.node_a.msg_bytes.Broadcast_Control::3        35912                      
system.ruby.network.int_links0.node_a.msg_bytes.Unblock_Control::5        13904                      
system.ruby.network.msg_count.Control             772                      
system.ruby.network.msg_count.Data               1764                      
system.ruby.network.msg_count.Request_Control         3476                      
system.ruby.network.msg_count.Response_Data         6633                      
system.ruby.network.msg_count.Response_Control        18087                      
system.ruby.network.msg_count.Writeback_Control         5226                      
system.ruby.network.msg_count.Broadcast_Control        14319                      
system.ruby.network.msg_count.Unblock_Control         3476                      
system.ruby.network.msg_byte.Control             6176                      
system.ruby.network.msg_byte.Data              239904                      
system.ruby.network.msg_byte.Request_Control        27808                      
system.ruby.network.msg_byte.Response_Data       902088                      
system.ruby.network.msg_byte.Response_Control       144696                      
system.ruby.network.msg_byte.Writeback_Control        41808                      
system.ruby.network.msg_byte.Broadcast_Control       114552                      
system.ruby.network.msg_byte.Unblock_Control        27808                      
system.ruby.network.int_links0.node_a.throttle0.link_utilization     0.027833                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Request_Control::2         1738                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Response_Data::4          610                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Response_Control::4         2852                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Writeback_Control::0         1154                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Unblock_Control::5         1738                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Request_Control::2        13904                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Response_Data::4        82960                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Response_Control::4        22816                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Writeback_Control::0         9232                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Unblock_Control::5        13904                      
system.ruby.network.int_links0.node_a.throttle1.link_utilization     0.051817                      
system.ruby.network.int_links0.node_a.throttle1.msg_count.Response_Data::1          577                      
system.ruby.network.int_links0.node_a.throttle1.msg_count.Writeback_Control::1          577                      
system.ruby.network.int_links0.node_a.throttle1.msg_bytes.Response_Data::1        78472                      
system.ruby.network.int_links0.node_a.throttle1.msg_bytes.Writeback_Control::1         4616                      
system.ruby.network.int_links0.node_a.throttle2.link_utilization     0.040759                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Response_Data::4         1292                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Response_Control::4         2582                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Broadcast_Control::3         1597                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Response_Data::4       175712                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Response_Control::4        20656                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Broadcast_Control::3        12776                      
system.ruby.network.int_links0.node_a.throttle3.link_utilization     0.016927                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Response_Data::4          443                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Response_Control::4          434                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Broadcast_Control::3         2892                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Response_Data::4        60248                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Response_Control::4         3472                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Broadcast_Control::3        23136                      
system.ruby.network.ext_links0.int_node.throttle0.link_utilization     0.051817                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::1          577                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Writeback_Control::1          577                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::1        78472                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Writeback_Control::1         4616                      
system.ruby.network.ext_links0.int_node.throttle1.link_utilization     0.005757                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Writeback_Control::0         1154                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Writeback_Control::0         9232                      
system.ruby.network.ext_links1.int_node.throttle0.link_utilization     0.040759                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Data::4         1292                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Control::4         2582                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Broadcast_Control::3         1597                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Data::4       175712                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Control::4        20656                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Broadcast_Control::3        12776                      
system.ruby.network.ext_links1.int_node.throttle1.link_utilization     0.014785                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Request_Control::2         1295                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Data::4          331                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Control::4         1266                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Unblock_Control::5         1295                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Request_Control::2        10360                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Data::4        45016                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Control::4        10128                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Unblock_Control::5        10360                      
system.ruby.network.ext_links2.int_node.throttle0.link_utilization     0.004509                      
system.ruby.network.ext_links2.int_node.throttle0.msg_count.Broadcast_Control::3         2892                      
system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Broadcast_Control::3        23136                      
system.ruby.network.ext_links2.int_node.throttle1.link_utilization     0.002828                      
system.ruby.network.ext_links2.int_node.throttle1.msg_count.Response_Data::6           94                      
system.ruby.network.ext_links2.int_node.throttle1.msg_count.Writeback_Control::6          216                      
system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Response_Data::6        12784                      
system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Writeback_Control::6         1728                      
system.ruby.network.ext_links2.int_node.throttle2.link_utilization     0.003003                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Response_Data::6          100                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Writeback_Control::6          226                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Response_Data::6        13600                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Writeback_Control::6         1808                      
system.ruby.network.ext_links2.int_node.throttle3.link_utilization     0.002828                      
system.ruby.network.ext_links2.int_node.throttle3.msg_count.Response_Data::6           94                      
system.ruby.network.ext_links2.int_node.throttle3.msg_count.Writeback_Control::6          216                      
system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Response_Data::6        12784                      
system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Writeback_Control::6         1728                      
system.ruby.network.ext_links2.int_node.throttle4.link_utilization     0.002947                      
system.ruby.network.ext_links2.int_node.throttle4.msg_count.Response_Data::6           98                      
system.ruby.network.ext_links2.int_node.throttle4.msg_count.Writeback_Control::6          224                      
system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Response_Data::6        13328                      
system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Writeback_Control::6         1792                      
system.ruby.network.ext_links2.int_node.throttle5.link_utilization     0.028488                      
system.ruby.network.ext_links2.int_node.throttle5.msg_count.Control::7          386                      
system.ruby.network.ext_links2.int_node.throttle5.msg_count.Data::7          882                      
system.ruby.network.ext_links2.int_node.throttle5.msg_count.Response_Control::4         2892                      
system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Control::7         3088                      
system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Data::7       119952                      
system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Response_Control::4        23136                      
system.ruby.network.ext_links6.int_node.throttle0.link_utilization     0.040906                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Control::7          386                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Data::7          882                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Response_Data::4          443                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Response_Control::4          877                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Broadcast_Control::3         2449                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Control::7         3088                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Data::7       119952                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Response_Data::4        60248                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Response_Control::4         7016                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Broadcast_Control::3        19592                      
system.ruby.network.ext_links6.int_node.throttle1.link_utilization     0.016402                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Request_Control::2          443                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Response_Data::4          296                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Response_Control::4         4602                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Unblock_Control::5          443                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Request_Control::2         3544                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Response_Data::4        40256                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Response_Control::4        36816                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Unblock_Control::5         3544                      
system.ruby.network.ext_links6.int_node.throttle2.link_utilization     0.016115                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Response_Data::6          386                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Writeback_Control::6          882                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Broadcast_Control::3         2892                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Response_Data::6        52496                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Writeback_Control::6         7056                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Broadcast_Control::3        23136                      
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0
system.work_item_type0::mean                121566500                       # Run time stat forwork_item_type0
system.work_item_type0::gmean            121566500.000000                       # Run time stat forwork_item_type0
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0
system.work_item_type0::0-8.38861e+06               0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+06-1.67772e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.67772e+07-2.51658e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.51658e+07-3.35544e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::3.35544e+07-4.1943e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::4.1943e+07-5.03316e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.03316e+07-5.87203e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.87203e+07-6.71089e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::6.71089e+07-7.54975e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::7.54975e+07-8.38861e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+07-9.22747e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::9.22747e+07-1.00663e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.00663e+08-1.09052e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.09052e+08-1.17441e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.17441e+08-1.25829e+08            1    100.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1268                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.914826                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.662433                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1176     92.74%     92.74% |           3      0.24%     92.98% |          50      3.94%     96.92% |           4      0.32%     97.24% |          19      1.50%     98.74% |           2      0.16%     98.90% |          14      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1268                       # delay histogram for vnet_1
system.ruby.LD.latency_hist::bucket_size          256                      
system.ruby.LD.latency_hist::max_bucket          2559                      
system.ruby.LD.latency_hist::samples          1034202                      
system.ruby.LD.latency_hist::mean            1.923643                      
system.ruby.LD.latency_hist::gmean           1.031423                      
system.ruby.LD.latency_hist::stdev          29.078056                      
system.ruby.LD.latency_hist              |     1033392     99.92%     99.92% |         131      0.01%     99.93% |         163      0.02%     99.95% |         166      0.02%     99.97% |         141      0.01%     99.98% |         155      0.01%     99.99% |          48      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total            1034202                      
system.ruby.LD.hit_latency_hist::bucket_size          256                      
system.ruby.LD.hit_latency_hist::max_bucket         2559                      
system.ruby.LD.hit_latency_hist::samples      1033645                      
system.ruby.LD.hit_latency_hist::mean        1.563073                      
system.ruby.LD.hit_latency_hist::gmean       1.028059                      
system.ruby.LD.hit_latency_hist::stdev      21.246758                      
system.ruby.LD.hit_latency_hist          |     1033167     99.95%     99.95% |          94      0.01%     99.96% |          95      0.01%     99.97% |          93      0.01%     99.98% |          90      0.01%     99.99% |          99      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total        1033645                      
system.ruby.LD.miss_latency_hist::bucket_size          256                      
system.ruby.LD.miss_latency_hist::max_bucket         2559                      
system.ruby.LD.miss_latency_hist::samples          557                      
system.ruby.LD.miss_latency_hist::mean     671.044883                      
system.ruby.LD.miss_latency_hist::gmean    443.165056                      
system.ruby.LD.miss_latency_hist::stdev    533.622711                      
system.ruby.LD.miss_latency_hist         |         225     40.39%     40.39% |          37      6.64%     47.04% |          68     12.21%     59.25% |          73     13.11%     72.35% |          51      9.16%     81.51% |          56     10.05%     91.56% |          41      7.36%     98.92% |           6      1.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total           557                      
system.ruby.ST.latency_hist::bucket_size          256                      
system.ruby.ST.latency_hist::max_bucket          2559                      
system.ruby.ST.latency_hist::samples           892480                      
system.ruby.ST.latency_hist::mean            2.110871                      
system.ruby.ST.latency_hist::gmean           1.014358                      
system.ruby.ST.latency_hist::stdev          30.296205                      
system.ruby.ST.latency_hist              |      891469     99.89%     99.89% |         301      0.03%     99.92% |         299      0.03%     99.95% |         141      0.02%     99.97% |         102      0.01%     99.98% |         109      0.01%     99.99% |          46      0.01%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total             892480                      
system.ruby.ST.hit_latency_hist::bucket_size          256                      
system.ruby.ST.hit_latency_hist::max_bucket         2559                      
system.ruby.ST.hit_latency_hist::samples       891757                      
system.ruby.ST.hit_latency_hist::mean        1.995374                      
system.ruby.ST.hit_latency_hist::gmean       1.010291                      
system.ruby.ST.hit_latency_hist::stdev      30.034228                      
system.ruby.ST.hit_latency_hist          |      890746     99.89%     99.89% |         301      0.03%     99.92% |         299      0.03%     99.95% |         141      0.02%     99.97% |         102      0.01%     99.98% |         109      0.01%     99.99% |          46      0.01%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total         891757                      
system.ruby.ST.miss_latency_hist::bucket_size           32                      
system.ruby.ST.miss_latency_hist::max_bucket          319                      
system.ruby.ST.miss_latency_hist::samples          723                      
system.ruby.ST.miss_latency_hist::mean     144.565698                      
system.ruby.ST.miss_latency_hist::gmean    143.934659                      
system.ruby.ST.miss_latency_hist::stdev     10.121809                      
system.ruby.ST.miss_latency_hist         |           0      0.00%      0.00% |           7      0.97%      0.97% |           0      0.00%      0.97% |           0      0.00%      0.97% |         712     98.48%     99.45% |           2      0.28%     99.72% |           2      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total           723                      
system.ruby.IFETCH.latency_hist::bucket_size          256                      
system.ruby.IFETCH.latency_hist::max_bucket         2559                      
system.ruby.IFETCH.latency_hist::samples      5759703                      
system.ruby.IFETCH.latency_hist::mean        1.048809                      
system.ruby.IFETCH.latency_hist::gmean       1.006853                      
system.ruby.IFETCH.latency_hist::stdev       2.304829                      
system.ruby.IFETCH.latency_hist          |     5759653    100.00%    100.00% |          38      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total        5759703                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist::samples      5759304                      
system.ruby.IFETCH.hit_latency_hist::mean     1.035023                      
system.ruby.IFETCH.hit_latency_hist::gmean     1.006495                      
system.ruby.IFETCH.hit_latency_hist::stdev     0.723955                      
system.ruby.IFETCH.hit_latency_hist      |     5745852     99.77%     99.77% |           5      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |       13447      0.23%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total      5759304                      
system.ruby.IFETCH.miss_latency_hist::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist::samples          399                      
system.ruby.IFETCH.miss_latency_hist::mean   200.042607                      
system.ruby.IFETCH.miss_latency_hist::gmean   171.533504                      
system.ruby.IFETCH.miss_latency_hist::stdev   172.022146                      
system.ruby.IFETCH.miss_latency_hist     |         349     87.47%     87.47% |          38      9.52%     96.99% |           4      1.00%     97.99% |           2      0.50%     98.50% |           3      0.75%     99.25% |           3      0.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total          399                      
system.ruby.Load_Linked.latency_hist::bucket_size           16                      
system.ruby.Load_Linked.latency_hist::max_bucket          159                      
system.ruby.Load_Linked.latency_hist::samples        16696                      
system.ruby.Load_Linked.latency_hist::mean     1.018028                      
system.ruby.Load_Linked.latency_hist::gmean     1.000762                      
system.ruby.Load_Linked.latency_hist::stdev     1.569391                      
system.ruby.Load_Linked.latency_hist     |       16693     99.98%     99.98% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%     99.99% |           1      0.01%    100.00%
system.ruby.Load_Linked.latency_hist::total        16696                      
system.ruby.Load_Linked.hit_latency_hist::bucket_size            2                      
system.ruby.Load_Linked.hit_latency_hist::max_bucket           19                      
system.ruby.Load_Linked.hit_latency_hist::samples        16694                      
system.ruby.Load_Linked.hit_latency_hist::mean     1.000899                      
system.ruby.Load_Linked.hit_latency_hist::gmean     1.000166                      
system.ruby.Load_Linked.hit_latency_hist::stdev     0.116094                      
system.ruby.Load_Linked.hit_latency_hist |       16693     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist::total        16694                      
system.ruby.Load_Linked.miss_latency_hist::bucket_size           16                      
system.ruby.Load_Linked.miss_latency_hist::max_bucket          159                      
system.ruby.Load_Linked.miss_latency_hist::samples            2                      
system.ruby.Load_Linked.miss_latency_hist::mean          144                      
system.ruby.Load_Linked.miss_latency_hist::gmean   143.996528                      
system.ruby.Load_Linked.miss_latency_hist::stdev     1.414214                      
system.ruby.Load_Linked.miss_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist::total            2                      
system.ruby.Store_Conditional.latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist::samples        16696                      
system.ruby.Store_Conditional.latency_hist::mean            1                      
system.ruby.Store_Conditional.latency_hist::gmean            1                      
system.ruby.Store_Conditional.latency_hist |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist::total        16696                      
system.ruby.Store_Conditional.hit_latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist::samples        16696                      
system.ruby.Store_Conditional.hit_latency_hist::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist::total        16696                      
system.ruby.L1Cache.hit_mach_latency_hist::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist::samples      7692188                      
system.ruby.L1Cache.hit_mach_latency_hist::mean     1.000001                      
system.ruby.L1Cache.hit_mach_latency_hist::gmean     1.000001                      
system.ruby.L1Cache.hit_mach_latency_hist::stdev     0.000883                      
system.ruby.L1Cache.hit_mach_latency_hist |           0      0.00%      0.00% |     7692182    100.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist::total      7692188                      
system.ruby.L1Cache.miss_mach_latency_hist::bucket_size           64                      
system.ruby.L1Cache.miss_mach_latency_hist::max_bucket          639                      
system.ruby.L1Cache.miss_mach_latency_hist::samples            5                      
system.ruby.L1Cache.miss_mach_latency_hist::mean          370                      
system.ruby.L1Cache.miss_mach_latency_hist::gmean   370.000000                      
system.ruby.L1Cache.miss_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist::total            5                      
system.ruby.L2Cache.hit_mach_latency_hist::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist::samples        22513                      
system.ruby.L2Cache.hit_mach_latency_hist::mean    15.976014                      
system.ruby.L2Cache.hit_mach_latency_hist::gmean    15.929220                      
system.ruby.L2Cache.hit_mach_latency_hist::stdev     0.599360                      
system.ruby.L2Cache.hit_mach_latency_hist |          36      0.16%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |       22477     99.84%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist::total        22513                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::bucket_size          256                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::max_bucket         2559                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::samples         2241                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::mean          198                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::gmean    10.591014                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::stdev   343.974013                      
system.ruby.GPUL1Cache.hit_mach_latency_hist |        1718     76.66%     76.66% |         191      8.52%     85.19% |         189      8.43%     93.62% |          49      2.19%     95.81% |          22      0.98%     96.79% |          37      1.65%     98.44% |          25      1.12%     99.55% |          10      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL1Cache.hit_mach_latency_hist::total         2241                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::bucket_size          256                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::samples          100                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::mean   568.210000                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::gmean   436.257780                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::stdev   355.467434                      
system.ruby.GPUL2Cache.miss_mach_latency_hist |          15     15.00%     15.00% |          48     48.00%     63.00% |          15     15.00%     78.00% |          10     10.00%     88.00% |           6      6.00%     94.00% |           5      5.00%     99.00% |           1      1.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_mach_latency_hist::total          100                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::samples           11                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::mean            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::gmean            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request |           0      0.00%      0.00% |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::total           11                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::samples           11                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::mean            5                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::gmean     5.000000                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::total           11                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::bucket_size            2                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::max_bucket           19                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::samples           11                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::mean           17                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::gmean    17.000000                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::total           11                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::bucket_size           16                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::max_bucket          159                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::samples           11                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::mean    32.545455                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::gmean    29.023212                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::stdev    23.040675                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |          10     90.91%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::total           11                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::bucket_size          256                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::max_bucket         2559                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::samples         1154                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::mean   774.602253                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::gmean   615.028476                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::stdev   444.273630                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist |         188     16.29%     16.29% |         204     17.68%     33.97% |         205     17.76%     51.73% |         185     16.03%     67.76% |         170     14.73%     82.50% |         171     14.82%     97.31% |          28      2.43%     99.74% |           3      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUCopyDMA.hit_mach_latency_hist::total         1154                      
system.ruby.Directory.miss_mach_latency_hist::bucket_size          256                      
system.ruby.Directory.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.Directory.miss_mach_latency_hist::samples         1576                      
system.ruby.Directory.miss_mach_latency_hist::mean   317.085660                      
system.ruby.Directory.miss_mach_latency_hist::gmean   208.069712                      
system.ruby.Directory.miss_mach_latency_hist::stdev   396.951916                      
system.ruby.Directory.miss_mach_latency_hist |        1284     81.47%     81.47% |          22      1.40%     82.87% |          57      3.62%     86.48% |          65      4.12%     90.61% |          48      3.05%     93.65% |          54      3.43%     97.08% |          40      2.54%     99.62% |           6      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist::total         1576                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size            2                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket           19                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples         1284                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::mean     1.432243                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::gmean     1.083174                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::stdev     2.510322                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request |        1247     97.12%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |          37      2.88%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total         1284                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples         1284                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::mean            5                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::gmean     5.000000                      
system.ruby.Directory.miss_latency_hist.initial_to_forward |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        1284    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total         1284                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size            2                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket           19                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples         1284                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::mean           17                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::gmean    17.000000                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        1284    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total         1284                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size           32                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket          319                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples         1284                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean   122.436137                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean   122.402570                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev     3.085652                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        1253     97.59%     97.59% |          29      2.26%     99.84% |           2      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total         1284                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::samples      1022685                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::mean     1.000001                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::gmean     1.000001                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::stdev     0.000989                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |     1022684    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::total      1022685                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size           64                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket          639                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples            4                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean          370                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean   370.000000                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total            4                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::samples         9024                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::mean    15.940160                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::gmean    15.824001                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::stdev     0.945582                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist |          36      0.40%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |        8988     99.60%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::total         9024                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::samples         1359                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |        1359    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::total         1359                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::samples           54                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::mean   651.296296                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::gmean   524.241228                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::stdev   378.812127                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist |           6     11.11%     11.11% |          19     35.19%     46.30% |          13     24.07%     70.37% |           8     14.81%     85.19% |           3      5.56%     90.74% |           4      7.41%     98.15% |           1      1.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::total           54                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::samples          577                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::mean   776.038128                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::gmean   591.279680                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::stdev   453.235163                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist |          99     17.16%     17.16% |          94     16.29%     33.45% |          95     16.46%     49.91% |          93     16.12%     66.03% |          90     15.60%     81.63% |          99     17.16%     98.79% |           7      1.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::total          577                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples          499                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean   675.595190                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean   435.810402                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev   549.412695                      
system.ruby.LD.Directory.miss_type_mach_latency_hist |         219     43.89%     43.89% |          14      2.81%     46.69% |          55     11.02%     57.72% |          65     13.03%     70.74% |          48      9.62%     80.36% |          52     10.42%     90.78% |          40      8.02%     98.80% |           6      1.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total          499                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::samples       890257                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |      890257    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::total       890257                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::samples           41                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          41    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::total           41                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::samples          882                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::mean   501.540816                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::gmean   401.955576                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::stdev   385.648183                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist |         359     40.70%     40.70% |         191     21.66%     62.36% |         189     21.43%     83.79% |          49      5.56%     89.34% |          22      2.49%     91.84% |          37      4.20%     96.03% |          25      2.83%     98.87% |          10      1.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::total          882                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::bucket_size            8                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::max_bucket           79                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::samples            7                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::mean    48.857143                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::gmean    48.855877                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::stdev     0.377964                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::total            7                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::samples          577                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::mean   773.166378                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::gmean   639.731145                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::stdev   435.516412                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist |          89     15.42%     15.42% |         110     19.06%     34.49% |         110     19.06%     53.55% |          92     15.94%     69.50% |          80     13.86%     83.36% |          72     12.48%     95.84% |          21      3.64%     99.48% |           3      0.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::total          577                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples          716                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean   145.501397                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean   145.463157                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev     3.591170                      
system.ruby.ST.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         712     99.44%     99.44% |           2      0.28%     99.72% |           2      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total          716                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::samples      5745857                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::mean     1.000001                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::gmean     1.000001                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::stdev     0.000933                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |     5745852    100.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::total      5745857                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size           64                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket          639                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples            1                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean          370                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean   370.000000                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::stdev          nan                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total            1                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::samples        13447                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       13447    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::total        13447                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::samples           39                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::mean   546.384615                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::gmean   501.104904                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::stdev   262.802469                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist |           2      5.13%      5.13% |          29     74.36%     79.49% |           2      5.13%     84.62% |           2      5.13%     89.74% |           3      7.69%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::total           39                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples          359                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean   161.944290                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean   152.349388                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev   104.705798                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist |         347     96.66%     96.66% |           8      2.23%     98.89% |           2      0.56%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           2      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total          359                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::samples        16693                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |       16693    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::total        16693                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::samples            1                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::stdev          nan                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::total            1                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::bucket_size           16                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::max_bucket          159                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::samples            2                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::mean          144                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::gmean   143.996528                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::stdev     1.414214                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00%
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::total            2                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::samples        16696                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::total        16696                      
system.ruby.GPUCopyDMA_Controller.ReadRequest          577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.WriteRequest          577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.Data            577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.Ack             577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.READY.ReadRequest          577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.READY.WriteRequest          577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.BUSY_RD.Data          577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.BUSY_WR.Ack          577      0.00%      0.00%
system.ruby.Directory_Controller.GETX             871      0.00%      0.00%
system.ruby.Directory_Controller.GETS             867      0.00%      0.00%
system.ruby.Directory_Controller.UnblockS            5      0.00%      0.00%
system.ruby.Directory_Controller.UnblockM         1733      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          577      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE          577      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1850      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack          577      0.00%      0.00%
system.ruby.Directory_Controller.Ack             2852      0.00%      0.00%
system.ruby.Directory_Controller.Shared_Data           15      0.00%      0.00%
system.ruby.Directory_Controller.Data               5      0.00%      0.00%
system.ruby.Directory_Controller.Exclusive_Data          590      0.00%      0.00%
system.ruby.Directory_Controller.All_acks_and_shared_data           15      0.00%      0.00%
system.ruby.Directory_Controller.All_acks_and_data_no_sharers         1139      0.00%      0.00%
system.ruby.Directory_Controller.NX.GETX            4      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETX            5      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETS            9      0.00%      0.00%
system.ruby.Directory_Controller.NO.DMA_READ          444      0.00%      0.00%
system.ruby.Directory_Controller.NO.DMA_WRITE          160      0.00%      0.00%
system.ruby.Directory_Controller.S.GETX             2      0.00%      0.00%
system.ruby.Directory_Controller.S.DMA_READ            1      0.00%      0.00%
system.ruby.Directory_Controller.S.DMA_WRITE            5      0.00%      0.00%
system.ruby.Directory_Controller.E.GETX           860      0.00%      0.00%
system.ruby.Directory_Controller.E.GETS           858      0.00%      0.00%
system.ruby.Directory_Controller.E.DMA_READ          132      0.00%      0.00%
system.ruby.Directory_Controller.E.DMA_WRITE          412      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.UnblockS            5      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.UnblockM         1733      0.00%      0.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data         1718      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Ack         1566      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Data            5      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Exclusive_Data          160      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.All_acks_and_data_no_sharers          577      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_W.Memory_Data          132      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_W.Ack          396      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Ack          890      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Shared_Data           15      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Exclusive_Data          430      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.All_acks_and_shared_data           15      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.All_acks_and_data_no_sharers          430      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B.All_acks_and_data_no_sharers          132      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_W.Memory_Ack          577      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |     1031932    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total      1031932                      
system.ruby.L1Cache_Controller.Ifetch    |     5759651    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      5759651                      
system.ruby.L1Cache_Controller.Store     |      924413    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       924413                      
system.ruby.L1Cache_Controller.L1_to_L2  |       22992    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total        22992                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        9067    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total         9067                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |       13447    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total        13447                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |       22514    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        22514                      
system.ruby.L1Cache_Controller.Other_GETX |         723     33.30%     33.30% |        1448     66.70%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total         2171                      
system.ruby.L1Cache_Controller.Other_GETS |         874     37.70%     37.70% |        1444     62.30%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total         2318                      
system.ruby.L1Cache_Controller.Ack       |        2582    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total         2582                      
system.ruby.L1Cache_Controller.Data      |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            3                      
system.ruby.L1Cache_Controller.Shared_Data |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total            2                      
system.ruby.L1Cache_Controller.Exclusive_Data |        1287    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total         1287                      
system.ruby.L1Cache_Controller.All_acks  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks::total            2                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |        1293    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total         1293                      
system.ruby.L1Cache_Controller.I.Load    |         186    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          186                      
system.ruby.L1Cache_Controller.I.Ifetch  |         347    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          347                      
system.ruby.L1Cache_Controller.I.Store   |         720    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          720                      
system.ruby.L1Cache_Controller.I.L1_to_L2 |          80    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_to_L2::total           80                      
system.ruby.L1Cache_Controller.I.Trigger_L2_to_L1D |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Trigger_L2_to_L1D::total           37                      
system.ruby.L1Cache_Controller.I.Other_GETX |         690     32.27%     32.27% |        1448     67.73%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total         2138                      
system.ruby.L1Cache_Controller.I.Other_GETS |         576     28.51%     28.51% |        1444     71.49%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total         2020                      
system.ruby.L1Cache_Controller.S.Load    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            2                      
system.ruby.L1Cache_Controller.S.Store   |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            2                      
system.ruby.L1Cache_Controller.O.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total           24                      
system.ruby.L1Cache_Controller.O.Store   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Store::total            3                      
system.ruby.L1Cache_Controller.O.L1_to_L2 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.L1_to_L2::total            1                      
system.ruby.L1Cache_Controller.O.Trigger_L2_to_L1D |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Trigger_L2_to_L1D::total            1                      
system.ruby.L1Cache_Controller.O.Other_GETX |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total            5                      
system.ruby.L1Cache_Controller.O.Other_GETS |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Load    |       89358    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        89358                      
system.ruby.L1Cache_Controller.M.Ifetch  |     5745857    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      5745857                      
system.ruby.L1Cache_Controller.M.Store   |          34    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total           34                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       22368    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total        22368                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        8675    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total         8675                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |       13447    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total        13447                      
system.ruby.L1Cache_Controller.M.Other_GETX |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total           12                      
system.ruby.L1Cache_Controller.M.Other_GETS |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total            9                      
system.ruby.L1Cache_Controller.MM.Load   |      933337    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total       933337                      
system.ruby.L1Cache_Controller.MM.Store  |      923612    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total       923612                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |         543    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total          543                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |         354    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total          354                      
system.ruby.L1Cache_Controller.MM.Other_GETX |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETX::total           16                      
system.ruby.L1Cache_Controller.MM.Other_GETS |         288    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total          288                      
system.ruby.L1Cache_Controller.IR.Load   |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IR.Load::total           37                      
system.ruby.L1Cache_Controller.OR.Load   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OR.Load::total            1                      
system.ruby.L1Cache_Controller.MR.Load   |        8675    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total         8675                      
system.ruby.L1Cache_Controller.MR.Ifetch |       13447    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total        13447                      
system.ruby.L1Cache_Controller.MMR.Load  |         312    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total          312                      
system.ruby.L1Cache_Controller.MMR.Store |          42    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total           42                      
system.ruby.L1Cache_Controller.IM.Ack    |        1438    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total         1438                      
system.ruby.L1Cache_Controller.IM.Data   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |         719    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total          719                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Data   |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total            2                      
system.ruby.L1Cache_Controller.OM.Ack    |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total            6                      
system.ruby.L1Cache_Controller.OM.All_acks_no_sharers |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks_no_sharers::total            3                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total            3                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |         568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total          568                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |         719    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total          719                      
system.ruby.L1Cache_Controller.IS.Ack    |        1136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total         1136                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total            2                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |         568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total          568                      
system.ruby.L1Cache_Controller.SS.All_acks |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total            2                      
system.ruby.L1Cache_Controller.IT.Complete_L2_to_L1 |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IT.Complete_L2_to_L1::total           37                      
system.ruby.L1Cache_Controller.OT.Complete_L2_to_L1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OT.Complete_L2_to_L1::total            1                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |       22122    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        22122                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |         354    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total          354                      
system.ruby.GPUL1Cache_Controller.Load   |         428     25.28%     25.28% |         421     24.87%     50.15% |         428     25.28%     75.43% |         416     24.57%    100.00%
system.ruby.GPUL1Cache_Controller.Load::total         1693                      
system.ruby.GPUL1Cache_Controller.Ifetch |          13     25.00%     25.00% |          13     25.00%     50.00% |          13     25.00%     75.00% |          13     25.00%    100.00%
system.ruby.GPUL1Cache_Controller.Ifetch::total           52                      
system.ruby.GPUL1Cache_Controller.Store  |         216     24.49%     24.49% |         226     25.62%     50.11% |         216     24.49%     74.60% |         224     25.40%    100.00%
system.ruby.GPUL1Cache_Controller.Store::total          882                      
system.ruby.GPUL1Cache_Controller.Data   |          94     24.35%     24.35% |         100     25.91%     50.26% |          94     24.35%     74.61% |          98     25.39%    100.00%
system.ruby.GPUL1Cache_Controller.Data::total          386                      
system.ruby.GPUL1Cache_Controller.Write_Ack |         216     24.49%     24.49% |         226     25.62%     50.11% |         216     24.49%     74.60% |         224     25.40%    100.00%
system.ruby.GPUL1Cache_Controller.Write_Ack::total          882                      
system.ruby.GPUL1Cache_Controller.I.Load |          81     24.25%     24.25% |          87     26.05%     50.30% |          81     24.25%     74.55% |          85     25.45%    100.00%
system.ruby.GPUL1Cache_Controller.I.Load::total          334                      
system.ruby.GPUL1Cache_Controller.I.Ifetch |          13     25.00%     25.00% |          13     25.00%     50.00% |          13     25.00%     75.00% |          13     25.00%    100.00%
system.ruby.GPUL1Cache_Controller.I.Ifetch::total           52                      
system.ruby.GPUL1Cache_Controller.I.Store |         144     25.00%     25.00% |         144     25.00%     50.00% |         144     25.00%     75.00% |         144     25.00%    100.00%
system.ruby.GPUL1Cache_Controller.I.Store::total          576                      
system.ruby.GPUL1Cache_Controller.V.Load |         347     25.53%     25.53% |         334     24.58%     50.11% |         347     25.53%     75.64% |         331     24.36%    100.00%
system.ruby.GPUL1Cache_Controller.V.Load::total         1359                      
system.ruby.GPUL1Cache_Controller.V.Store |          72     23.53%     23.53% |          82     26.80%     50.33% |          72     23.53%     73.86% |          80     26.14%    100.00%
system.ruby.GPUL1Cache_Controller.V.Store::total          306                      
system.ruby.GPUL1Cache_Controller.IA.Write_Ack |         216     24.49%     24.49% |         226     25.62%     50.11% |         216     24.49%     74.60% |         224     25.40%    100.00%
system.ruby.GPUL1Cache_Controller.IA.Write_Ack::total          882                      
system.ruby.GPUL1Cache_Controller.IV.Data |          94     24.35%     24.35% |         100     25.91%     50.26% |          94     24.35%     74.61% |          98     25.39%    100.00%
system.ruby.GPUL1Cache_Controller.IV.Data::total          386                      
system.ruby.GPUL2Cache_Controller.Get             471      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Store           901      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Other_GETX         1302      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Other_GETS         1147      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Ack             877      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Shared_Data            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Exclusive_Data          440      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.All_acks            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.All_acks_no_sharers          440      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Get           297      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Store          146      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Other_GETX         1160      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Other_GETS          991      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.S.Other_GETX            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.O.Other_GETX            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Get             3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Store          136      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Other_GETX          136      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Other_GETS           10      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Get            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Store          581      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Other_GETX            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Other_GETS          146      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Store           19      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Ack          268      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Exclusive_Data          146      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Get           85      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Ack          589      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Shared_Data            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Exclusive_Data          294      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.SS.Get            6      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.SS.All_acks            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M_W.Get           78      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M_W.All_acks_no_sharers          294      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.Store           19      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.Ack           20      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.All_acks_no_sharers          146      0.00%      0.00%

---------- End Simulation Statistics   ----------
