#-----------------------------------------------------------
# Vivado v2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412968 on Wed Nov 18 10:19:19 MST 2015
# Start of session at: Tue Jul 18 05:38:43 2017
# Process ID: 5228
# Current directory: C:/NIFPGA/programs/Vivado2015_4/bin
# Command line: vivado.exe
# Log file: C:/NIFPGA/programs/Vivado2015_4/bin/vivado.log
# Journal file: C:/NIFPGA/programs/Vivado2015_4/bin\vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 C:/Users/John/Desktop/project_1 -part xc7k410tffg900-2
set_property target_language VHDL [current_project]
file mkdir C:/Users/John/Desktop/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/John/Desktop/project_1/project_1.srcs/sources_1/new/my_top.vhd w ]
add_files C:/Users/John/Desktop/project_1/project_1.srcs/sources_1/new/my_top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/John/Desktop/project_1/project_1.srcs/sources_1/new/my_top.vhd
file delete -force C:/Users/John/Desktop/project_1/project_1.srcs/sources_1/new/my_top.vhd
close [ open C:/Users/John/Desktop/project_1/project_1.srcs/sources_1/new/halfadder.v w ]
add_files C:/Users/John/Desktop/project_1/project_1.srcs/sources_1/new/halfadder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
file mkdir C:/Users/John/Desktop/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/John/Desktop/project_1/project_1.srcs/sim_1/new/halfadder_tb.v w ]
add_files -fileset sim_1 C:/Users/John/Desktop/project_1/project_1.srcs/sim_1/new/halfadder_tb.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
refresh_design
write_checkpoint C:/Users/John/Desktop/project_1/checkpoint_1.dcp -force
write_edif C:/Users/John/Desktop/project_1.edf
write_verilog C:/Users/John/Desktop/project_1.v
write_edif Z:/work/git/LabVIEW_Fpga/04_Xilinx/02_HalfAdder/project_1.edf
write_verilog Z:/work/git/LabVIEW_Fpga/04_Xilinx/02_HalfAdder/project_1.v
save_project_as halfadder C:/Users/John/Desktop/halfadder -force
archive_project Z:/work/git/LabVIEW_Fpga/04_Xilinx/02_HalfAdder/HalfAdder/halfadder.xpr.zip -temp_dir C:/NIFPGA/programs/Vivado2015_4/bin/.Xil/Vivado-5228-PXIe -force
