# OpenFile test_adder16s.v
vlib work
vlog test_adder16s.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:54 on Oct 15,2020
# vlog -reportprogress 300 test_adder16s.v 
# -- Compiling module adder16s
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 13:31:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim test
# vsim test 
# Start time: 13:32:08 on Oct 15,2020
# Loading work.test
# Loading work.adder16s
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 100ns
run 1000ns
run 2000ns
exit
# End time: 13:44:02 on Oct 15,2020, Elapsed time: 0:11:54
# Errors: 0, Warnings: 0
