Analysis & Synthesis report for Oblig3_A1
Wed Apr  9 13:48:41 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state
 11. State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state
 12. State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state
 13. State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state
 14. State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state
 15. State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state
 16. State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_lrb1:auto_generated
 24. Source assignments for my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_3pb1:auto_generated
 25. Source assignments for my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 28. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 29. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug
 30. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 31. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break
 33. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace
 34. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im
 35. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem
 36. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 37. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck
 38. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 39. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 40. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk
 41. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 42. Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 43. Source assignments for my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated
 44. Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux:cmd_demux
 45. Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 46. Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux
 47. Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_001
 48. Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 49. Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 50. Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_004
 51. Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_005
 52. Source assignments for my_MCU:inst|altera_reset_controller:rst_controller
 53. Source assignments for my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 54. Source assignments for my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 55. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0
 56. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr
 57. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter
 58. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter
 59. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det
 60. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen
 61. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo
 62. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram
 63. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo
 64. Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram
 65. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo
 66. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo
 67. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a
 68. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b
 70. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 72. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 73. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram
 74. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 76. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 77. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 78. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 79. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy
 80. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_ram:ram
 81. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator
 83. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator
 84. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
 85. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator
 86. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator
 87. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
 88. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator
 89. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator
 90. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent
 91. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent
 92. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
 93. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent
 96. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent
 99. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
102. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent
105. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent
108. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router|my_MCU_mm_interconnect_0_router_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_001:router_001|my_MCU_mm_interconnect_0_router_001_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_002|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_003|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_004|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_005|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_006|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_007|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
123. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
124. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
127. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
128. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
129. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
130. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
131. Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
132. Parameter Settings for User Entity Instance: my_MCU:inst|altera_reset_controller:rst_controller
133. Parameter Settings for User Entity Instance: my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
134. Parameter Settings for User Entity Instance: my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
135. altsyncram Parameter Settings by Entity Instance
136. scfifo Parameter Settings by Entity Instance
137. Port Connectivity Checks: "my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
138. Port Connectivity Checks: "my_MCU:inst|altera_reset_controller:rst_controller"
139. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
140. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
141. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
142. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_004|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode"
143. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_002|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode"
144. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_001:router_001|my_MCU_mm_interconnect_0_router_001_default_decode:the_default_decode"
145. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router|my_MCU_mm_interconnect_0_router_default_decode:the_default_decode"
146. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo"
147. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent"
148. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo"
149. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent"
150. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
151. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
152. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo"
153. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent"
154. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"
155. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent"
156. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
157. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
158. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent"
159. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent"
160. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator"
161. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator"
162. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
163. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator"
164. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"
165. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
166. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator"
167. Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator"
168. Port Connectivity Checks: "my_MCU:inst|my_MCU_ram:ram"
169. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy"
170. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
171. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
172. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_pib:the_my_MCU_nios_cpu_nios2_oci_pib"
173. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo|my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc:the_my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc"
174. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dtrace:the_my_MCU_nios_cpu_nios2_oci_dtrace|my_MCU_nios_cpu_nios2_oci_td_mode:my_MCU_nios_cpu_nios2_oci_trc_ctrl_td_mode"
175. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace"
176. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk"
177. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_xbrk:the_my_MCU_nios_cpu_nios2_oci_xbrk"
178. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug"
179. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci"
180. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_test_bench:the_my_MCU_nios_cpu_test_bench"
181. Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios"
182. Port Connectivity Checks: "my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic"
183. Port Connectivity Checks: "my_MCU:inst|my_MCU_jtag:jtag"
184. Port Connectivity Checks: "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"
185. Port Connectivity Checks: "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det"
186. Port Connectivity Checks: "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm"
187. Port Connectivity Checks: "my_MCU:inst|altera_avalon_i2c:i2c_0"
188. Post-Synthesis Netlist Statistics for Top Partition
189. Elapsed Time Per Partition
190. Analysis & Synthesis Messages
191. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr  9 13:48:41 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Oblig3_A1                                      ;
; Top-level Entity Name              ; Oblig3_TOP                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,657                                          ;
;     Total combinational functions  ; 2,373                                          ;
;     Dedicated logic registers      ; 1,294                                          ;
; Total registers                    ; 1294                                           ;
; Total pins                         ; 37                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,108,992                                      ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Oblig3_TOP         ; Oblig3_A1          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; heart.vhd                                                                                 ; yes             ; User VHDL File                               ; C:/Quartus/ELE113_2025/Oblig3/heart.vhd                                                                                 ;             ;
; my_MCU/synthesis/my_MCU.vhd                                                               ; yes             ; User VHDL File                               ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd                                                               ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_reset_controller.v                                     ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_reset_controller.v                                     ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_reset_synchronizer.v                                   ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_reset_synchronizer.v                                   ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_irq_mapper.sv                                          ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v                                    ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v                  ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv                       ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv                           ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_demux.sv                         ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv                       ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux.sv                           ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux_001.sv                     ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux.sv                         ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv                        ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv                        ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv                        ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv                            ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_merlin_master_agent.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_master_agent.sv                                 ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_merlin_slave_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_slave_translator.sv                             ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_merlin_master_translator.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_master_translator.sv                            ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_ram.hex                                                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_ram.hex                                                ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_ram.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_ram.v                                                  ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_pio_out.v                                              ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_pio_out.v                                              ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_pio_in.v                                               ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_pio_in.v                                               ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_nios.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios.v                                                 ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_nios_cpu.v                                             ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v                                             ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_sysclk.v                          ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_sysclk.v                          ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_tck.v                             ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_tck.v                             ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v                         ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v                         ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_nios_cpu_test_bench.v                                  ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_test_bench.v                                  ; my_MCU      ;
; my_MCU/synthesis/submodules/my_MCU_jtag.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v                                                 ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c.v                                           ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v                                           ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_csr.v                                       ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_csr.v                                       ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_clk_cnt.v                                   ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_clk_cnt.v                                   ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_condt_det.v                                 ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_condt_det.v                                 ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_condt_gen.v                                 ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_condt_gen.v                                 ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v                                      ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v                                      ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_mstfsm.v                                    ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_mstfsm.v                                    ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_rxshifter.v                                 ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_rxshifter.v                                 ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_txshifter.v                                 ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_txshifter.v                                 ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_spksupp.v                                   ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_spksupp.v                                   ; my_MCU      ;
; my_MCU/synthesis/submodules/altera_avalon_i2c_txout.v                                     ; yes             ; User Verilog HDL File                        ; C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_txout.v                                     ; my_MCU      ;
; Oblig3_TOP.bdf                                                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Quartus/ELE113_2025/Oblig3/Oblig3_TOP.bdf                                                                            ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; aglobal231.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_lrb1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_lrb1.tdf                                                                    ;             ;
; db/altsyncram_3pb1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_3pb1.tdf                                                                    ;             ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                                    ;             ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                 ;             ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                  ;             ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                  ;             ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                  ;             ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                  ;             ;
; db/scfifo_jr21.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/scfifo_jr21.tdf                                                                        ;             ;
; db/a_dpfifo_l011.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/a_dpfifo_l011.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_do7.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/cntr_do7.tdf                                                                           ;             ;
; db/altsyncram_nio1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_nio1.tdf                                                                    ;             ;
; db/cntr_1ob.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/cntr_1ob.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; db/altsyncram_6mc1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_6mc1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                     ;             ;
; db/altsyncram_ac71.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_ac71.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                      ;             ;
; db/altsyncram_0uf1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_0uf1.tdf                                                                    ;             ;
; db/decode_rsa.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/decode_rsa.tdf                                                                         ;             ;
; db/mux_oob.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/ELE113_2025/Oblig3/db/mux_oob.tdf                                                                            ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sldb3b9cb9f/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,657          ;
;                                             ;                ;
; Total combinational functions               ; 2373           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1290           ;
;     -- 3 input functions                    ; 571            ;
;     -- <=2 input functions                  ; 512            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2124           ;
;     -- arithmetic mode                      ; 249            ;
;                                             ;                ;
; Total registers                             ; 1294           ;
;     -- Dedicated logic registers            ; 1294           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 37             ;
; Total memory bits                           ; 2108992        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1509           ;
; Total fan-out                               ; 18986          ;
; Average fan-out                             ; 4.59           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |Oblig3_TOP                                                                                                                             ; 2373 (0)            ; 1294 (0)                  ; 2108992     ; 0            ; 0       ; 0         ; 37   ; 0            ; |Oblig3_TOP                                                                                                                                                                                                                                                                                                                                            ; Oblig3_TOP                             ; work         ;
;    |HEART:heart_0|                                                                                                                      ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|HEART:heart_0                                                                                                                                                                                                                                                                                                                              ; HEART                                  ; work         ;
;    |my_MCU:inst|                                                                                                                        ; 2197 (0)            ; 1185 (0)                  ; 2108992     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst                                                                                                                                                                                                                                                                                                                                ; my_MCU                                 ; my_mcu       ;
;       |altera_avalon_i2c:i2c_0|                                                                                                         ; 548 (3)             ; 297 (0)                   ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                                        ; altera_avalon_i2c                      ; my_MCU       ;
;          |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                          ; 135 (135)           ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                    ; altera_avalon_i2c_clk_cnt              ; my_MCU       ;
;          |altera_avalon_i2c_condt_det:u_condt_det|                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                ; altera_avalon_i2c_condt_det            ; my_MCU       ;
;          |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                      ; 32 (32)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                ; altera_avalon_i2c_condt_gen            ; my_MCU       ;
;          |altera_avalon_i2c_csr:u_csr|                                                                                                  ; 92 (92)             ; 89 (89)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                            ; altera_avalon_i2c_csr                  ; my_MCU       ;
;          |altera_avalon_i2c_fifo:u_rxfifo|                                                                                              ; 31 (31)             ; 18 (18)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                        ; altera_avalon_i2c_fifo                 ; my_MCU       ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                  ; altsyncram                             ; work         ;
;                |altsyncram_3pb1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_3pb1:auto_generated                                                                                                                                                                                                                   ; altsyncram_3pb1                        ; work         ;
;          |altera_avalon_i2c_fifo:u_txfifo|                                                                                              ; 28 (28)             ; 18 (18)                   ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                        ; altera_avalon_i2c_fifo                 ; my_MCU       ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                  ; altsyncram                             ; work         ;
;                |altsyncram_lrb1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_lrb1:auto_generated                                                                                                                                                                                                                   ; altsyncram_lrb1                        ; work         ;
;          |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                            ; 51 (51)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                      ; altera_avalon_i2c_mstfsm               ; my_MCU       ;
;          |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                      ; 54 (54)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                ; altera_avalon_i2c_rxshifter            ; my_MCU       ;
;          |altera_avalon_i2c_spksupp:u_spksupp|                                                                                          ; 26 (26)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                    ; altera_avalon_i2c_spksupp              ; my_MCU       ;
;          |altera_avalon_i2c_txout:u_txout|                                                                                              ; 49 (49)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                        ; altera_avalon_i2c_txout                ; my_MCU       ;
;          |altera_avalon_i2c_txshifter:u_txshifter|                                                                                      ; 39 (39)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                ; altera_avalon_i2c_txshifter            ; my_MCU       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                ; my_MCU       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer              ; my_MCU       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer              ; my_MCU       ;
;       |my_MCU_jtag:jtag|                                                                                                                ; 140 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag                                                                                                                                                                                                                                                                                                               ; my_MCU_jtag                            ; my_MCU       ;
;          |alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|                                                                              ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                      ; work         ;
;          |my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r                                                                                                                                                                                                                                                                 ; my_MCU_jtag_scfifo_r                   ; my_MCU       ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                    ; scfifo                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                         ; scfifo_jr21                            ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                    ; a_dpfifo_l011                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                            ; a_fefifo_7cf                           ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                       ; cntr_do7                               ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                            ; altsyncram_nio1                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                              ; cntr_1ob                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                    ; cntr_1ob                               ; work         ;
;          |my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w                                                                                                                                                                                                                                                                 ; my_MCU_jtag_scfifo_w                   ; my_MCU       ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                    ; scfifo                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                         ; scfifo_jr21                            ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                    ; a_dpfifo_l011                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                            ; a_fefifo_7cf                           ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                       ; cntr_do7                               ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                            ; altsyncram_nio1                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                              ; cntr_1ob                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                    ; cntr_1ob                               ; work         ;
;       |my_MCU_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 285 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                     ; my_MCU_mm_interconnect_0               ; my_MCU       ;
;          |altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|                                                                               ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                  ; my_MCU       ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                  ; my_MCU       ;
;          |altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                  ; my_MCU       ;
;          |altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|                                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                  ; my_MCU       ;
;          |altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                  ; my_MCU       ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                  ; my_MCU       ;
;          |altera_merlin_master_agent:nios_data_master_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent             ; my_MCU       ;
;          |altera_merlin_master_agent:nios_instruction_master_agent|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                                                                                                                            ; altera_merlin_master_agent             ; my_MCU       ;
;          |altera_merlin_master_translator:nios_data_master_translator|                                                                  ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator        ; my_MCU       ;
;          |altera_merlin_master_translator:nios_instruction_master_translator|                                                           ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                                                                                                  ; altera_merlin_master_translator        ; my_MCU       ;
;          |altera_merlin_slave_agent:i2c_0_csr_agent|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent              ; my_MCU       ;
;          |altera_merlin_slave_agent:nios_debug_mem_slave_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent              ; my_MCU       ;
;          |altera_merlin_slave_agent:pio_out_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent              ; my_MCU       ;
;          |altera_merlin_slave_translator:i2c_0_csr_translator|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator         ; my_MCU       ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator         ; my_MCU       ;
;          |altera_merlin_slave_translator:nios_debug_mem_slave_translator|                                                               ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator         ; my_MCU       ;
;          |altera_merlin_slave_translator:pio_in_s1_translator|                                                                          ; 3 (3)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator         ; my_MCU       ;
;          |altera_merlin_slave_translator:pio_out_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator         ; my_MCU       ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator         ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                        ; my_MCU_mm_interconnect_0_cmd_demux     ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                ; my_MCU_mm_interconnect_0_cmd_demux_001 ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                ; my_MCU_mm_interconnect_0_cmd_demux_001 ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                ; my_MCU_mm_interconnect_0_cmd_demux_001 ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                             ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                    ; my_MCU_mm_interconnect_0_cmd_mux_002   ; my_MCU       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator               ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                             ; 61 (57)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                    ; my_MCU_mm_interconnect_0_cmd_mux_002   ; my_MCU       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator               ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_router:router|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router                                                                                                                                                                                                                                              ; my_MCU_mm_interconnect_0_router        ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_router_001:router_001|                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                      ; my_MCU_mm_interconnect_0_router_001    ; my_MCU       ;
;          |my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                            ; my_MCU_mm_interconnect_0_rsp_mux       ; my_MCU       ;
;       |my_MCU_nios:nios|                                                                                                                ; 1036 (0)            ; 592 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios                                                                                                                                                                                                                                                                                                               ; my_MCU_nios                            ; my_MCU       ;
;          |my_MCU_nios_cpu:cpu|                                                                                                          ; 1036 (715)          ; 592 (308)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu                                                                                                                                                                                                                                                                                           ; my_MCU_nios_cpu                        ; my_MCU       ;
;             |my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|                                                                   ; 321 (34)            ; 284 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci                                                                                                                                                                                                                                   ; my_MCU_nios_cpu_nios2_oci              ; my_MCU       ;
;                |my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|                                            ; 113 (0)             ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper                                                                                                                                                       ; my_MCU_nios_cpu_debug_slave_wrapper    ; my_MCU       ;
;                   |my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|                                           ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk                                                                             ; my_MCU_nios_cpu_debug_slave_sysclk     ; my_MCU       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                        ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5                        ; altera_std_synchronizer                ; work         ;
;                   |my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|                                                 ; 103 (103)           ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck                                                                                   ; my_MCU_nios_cpu_debug_slave_tck        ; my_MCU       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                              ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3                              ; altera_std_synchronizer                ; work         ;
;                   |sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy|                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy                                                                                                ; sld_virtual_jtag_basic                 ; work         ;
;                |my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|                                                  ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg                                                                                                                                                             ; my_MCU_nios_cpu_nios2_avalon_reg       ; my_MCU       ;
;                |my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|                                                    ; 35 (35)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break                                                                                                                                                               ; my_MCU_nios_cpu_nios2_oci_break        ; my_MCU       ;
;                |my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|                                                    ; 8 (8)               ; 11 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug                                                                                                                                                               ; my_MCU_nios_cpu_nios2_oci_debug        ; my_MCU       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                          ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                           ; altera_std_synchronizer                ; work         ;
;                |my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|                                                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im                                                                                                                                                                     ; my_MCU_nios_cpu_nios2_oci_im           ; my_MCU       ;
;                |my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace|                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace                                                                                                                                                             ; my_MCU_nios_cpu_nios2_oci_itrace       ; my_MCU       ;
;                |my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|                                                          ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem                                                                                                                                                                     ; my_MCU_nios_cpu_nios2_ocimem           ; my_MCU       ;
;                   |my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|                                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram                                                                                                  ; my_MCU_nios_cpu_ociram_sp_ram_module   ; my_MCU       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                        ; altsyncram                             ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                         ; altsyncram_ac71                        ; work         ;
;             |my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a                                                                                                                                                                                                                    ; my_MCU_nios_cpu_register_bank_a_module ; my_MCU       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                          ; altsyncram                             ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                           ; altsyncram_6mc1                        ; work         ;
;             |my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b                                                                                                                                                                                                                    ; my_MCU_nios_cpu_register_bank_b_module ; my_MCU       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                          ; altsyncram                             ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                           ; altsyncram_6mc1                        ; work         ;
;       |my_MCU_pio_in:pio_in|                                                                                                            ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_pio_in:pio_in                                                                                                                                                                                                                                                                                                           ; my_MCU_pio_in                          ; my_MCU       ;
;       |my_MCU_pio_out:pio_out|                                                                                                          ; 20 (20)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_pio_out:pio_out                                                                                                                                                                                                                                                                                                         ; my_MCU_pio_out                         ; my_MCU       ;
;       |my_MCU_ram:ram|                                                                                                                  ; 145 (1)             ; 3 (0)                     ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_ram:ram                                                                                                                                                                                                                                                                                                                 ; my_MCU_ram                             ; my_MCU       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 144 (0)             ; 3 (0)                     ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                       ; altsyncram                             ; work         ;
;             |altsyncram_0uf1:auto_generated|                                                                                            ; 144 (0)             ; 3 (3)                     ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_0uf1                        ; work         ;
;                |decode_rsa:decode3|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|decode_rsa:decode3                                                                                                                                                                                                                                     ; decode_rsa                             ; work         ;
;                |mux_oob:mux2|                                                                                                           ; 136 (136)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|mux_oob:mux2                                                                                                                                                                                                                                           ; mux_oob                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 83 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 77 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_3pb1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256     ; None           ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_lrb1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 10           ; 32           ; 10           ; 320     ; None           ;
; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None           ;
; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None           ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None           ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None           ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None           ;
; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; my_MCU_ram.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Oblig3_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst                                                                                                                                                                                                                                                         ; my_MCU.qsys     ;
; Altera ; altera_avalon_i2c               ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                 ; my_MCU.qsys     ;
; Altera ; altera_irq_mapper               ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_irq_mapper:irq_mapper                                                                                                                                                                                                                            ; my_MCU.qsys     ;
; Altera ; altera_avalon_jtag_uart         ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag                                                                                                                                                                                                                                        ; my_MCU.qsys     ;
; Altera ; altera_mm_interconnect          ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                              ; my_MCU.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                 ; my_MCU.qsys     ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                      ; my_MCU.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                  ; my_MCU.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                  ; my_MCU.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                  ; my_MCU.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                  ; my_MCU.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; error_adapter                   ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                  ; my_MCU.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                 ; my_MCU.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                         ; my_MCU.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                     ; my_MCU.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                 ; my_MCU.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                 ; my_MCU.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                 ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                    ; my_MCU.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                          ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                       ; my_MCU.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                  ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; altera_merlin_master_agent      ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                            ; my_MCU.qsys     ;
; Altera ; altera_merlin_master_translator ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                  ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                                                         ; my_MCU.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                    ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_master_agent      ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                                                     ; my_MCU.qsys     ;
; Altera ; altera_merlin_master_translator ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                           ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent                                                                                                                                                                    ; my_MCU.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator                                                                                                                                                          ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent                                                                                                                                                                   ; my_MCU.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo                                                                                                                                                              ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator                                                                                                                                                         ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                       ; my_MCU.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                  ; my_MCU.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router                                                                                                                                                                       ; my_MCU.qsys     ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_001:router_001                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_002                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_003                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_004                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_005                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_006                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_router            ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_007                                                                                                                                                               ; my_MCU.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                 ; my_MCU.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                         ; my_MCU.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                         ; my_MCU.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                     ; my_MCU.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                             ; my_MCU.qsys     ;
; Altera ; altera_nios2_gen2               ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios                                                                                                                                                                                                                                        ; my_MCU.qsys     ;
; Altera ; altera_nios2_gen2_unit          ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu                                                                                                                                                                                                                    ; my_MCU.qsys     ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_pio_in:pio_in                                                                                                                                                                                                                                    ; my_MCU.qsys     ;
; Altera ; altera_avalon_pio               ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_pio_out:pio_out                                                                                                                                                                                                                                  ; my_MCU.qsys     ;
; Altera ; altera_avalon_onchip_memory2    ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|my_MCU_ram:ram                                                                                                                                                                                                                                          ; my_MCU.qsys     ;
; Altera ; altera_reset_controller         ; 23.1    ; N/A          ; N/A          ; |Oblig3_TOP|my_MCU:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; my_MCU.qsys     ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state                             ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; Name                    ; stop_state.STOP_SETUP ; stop_state.STOP_SCL_LOW ; stop_state.STOP_LOAD ; stop_state.STOP_IDLE ; stop_state.STOP_DONE ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; stop_state.STOP_IDLE    ; 0                     ; 0                       ; 0                    ; 0                    ; 0                    ;
; stop_state.STOP_LOAD    ; 0                     ; 0                       ; 1                    ; 1                    ; 0                    ;
; stop_state.STOP_SCL_LOW ; 0                     ; 1                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_SETUP   ; 1                     ; 0                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_DONE    ; 0                     ; 0                       ; 0                    ; 1                    ; 1                    ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state                                                                                           ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; Name                          ; restart_state.RESTART_DONE ; restart_state.RESTART_HOLD ; restart_state.RESTART_SETUP ; restart_state.RESTART_SCL_LOW ; restart_state.RESTART_LOAD ; restart_state.RESTART_IDLE ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; restart_state.RESTART_IDLE    ; 0                          ; 0                          ; 0                           ; 0                             ; 0                          ; 0                          ;
; restart_state.RESTART_LOAD    ; 0                          ; 0                          ; 0                           ; 0                             ; 1                          ; 1                          ;
; restart_state.RESTART_SCL_LOW ; 0                          ; 0                          ; 0                           ; 1                             ; 0                          ; 1                          ;
; restart_state.RESTART_SETUP   ; 0                          ; 0                          ; 1                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_HOLD    ; 0                          ; 1                          ; 0                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_DONE    ; 1                          ; 0                          ; 0                           ; 0                             ; 0                          ; 1                          ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state        ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; start_state.START_DONE ; start_state.START_HOLD ; start_state.START_LOAD ; start_state.START_IDLE ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; start_state.START_IDLE ; 0                      ; 0                      ; 0                      ; 0                      ;
; start_state.START_LOAD ; 0                      ; 0                      ; 1                      ; 1                      ;
; start_state.START_HOLD ; 0                      ; 1                      ; 0                      ; 1                      ;
; start_state.START_DONE ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state  ;
+------------------------+------------------------+------------------------+--------------------+--------------------+
; Name                   ; bus_state.BUS_COUNTING ; bus_state.BUS_LOAD_CNT ; bus_state.BUS_BUSY ; bus_state.BUS_IDLE ;
+------------------------+------------------------+------------------------+--------------------+--------------------+
; bus_state.BUS_IDLE     ; 0                      ; 0                      ; 0                  ; 0                  ;
; bus_state.BUS_BUSY     ; 0                      ; 0                      ; 1                  ; 1                  ;
; bus_state.BUS_LOAD_CNT ; 0                      ; 1                      ; 0                  ; 1                  ;
; bus_state.BUS_COUNTING ; 1                      ; 0                      ; 0                  ; 1                  ;
+------------------------+------------------------+------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state                                                                                            ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; Name                          ; tx_shiftfsm_state.TX_DONE ; tx_shiftfsm_state.TX_CLK_HOLD ; tx_shiftfsm_state.TX_CLK_HIGH ; tx_shiftfsm_state.TX_CLK_LOW ; tx_shiftfsm_state.TX_CLK_LOAD ; tx_shiftfsm_state.TX_IDLE ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; tx_shiftfsm_state.TX_IDLE     ; 0                         ; 0                             ; 0                             ; 0                            ; 0                             ; 0                         ;
; tx_shiftfsm_state.TX_CLK_LOAD ; 0                         ; 0                             ; 0                             ; 0                            ; 1                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_LOW  ; 0                         ; 0                             ; 0                             ; 1                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HIGH ; 0                         ; 0                             ; 1                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HOLD ; 0                         ; 1                             ; 0                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_DONE     ; 1                         ; 0                             ; 0                             ; 0                            ; 0                             ; 1                         ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state                                                                                     ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; Name                          ; rx_shiftfsm_state.RX_DONE ; rx_shiftfsm_state.RX_HOLD ; rx_shiftfsm_state.RX_CLK_HIGH ; rx_shiftfsm_state.RX_CLK_LOW ; rx_shiftfsm_state.RX_CLK_LOAD ; rx_shiftfsm_state.IDLE ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; rx_shiftfsm_state.IDLE        ; 0                         ; 0                         ; 0                             ; 0                            ; 0                             ; 0                      ;
; rx_shiftfsm_state.RX_CLK_LOAD ; 0                         ; 0                         ; 0                             ; 0                            ; 1                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_LOW  ; 0                         ; 0                         ; 0                             ; 1                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_HIGH ; 0                         ; 0                         ; 1                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_HOLD     ; 0                         ; 1                         ; 0                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_DONE     ; 1                         ; 0                         ; 0                             ; 0                            ; 0                             ; 1                      ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state                                                                                                                                                                                                               ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; Name                           ; mst_fsm_state.PRE_IDLE ; mst_fsm_state.GEN_STOP ; mst_fsm_state.BUS_HOLD ; mst_fsm_state.GEN_RESTART_7BIT ; mst_fsm_state.GEN_7BIT_ADDR ; mst_fsm_state.RX_BYTE ; mst_fsm_state.TX_BYTE ; mst_fsm_state.POP_TX_FIFO ; mst_fsm_state.GEN_START ; mst_fsm_state.PRE_START ; mst_fsm_state.IDLE ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; mst_fsm_state.IDLE             ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 0                  ;
; mst_fsm_state.PRE_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 1                       ; 1                  ;
; mst_fsm_state.GEN_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 1                       ; 0                       ; 1                  ;
; mst_fsm_state.POP_TX_FIFO      ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 1                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.TX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 1                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.RX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 1                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_7BIT_ADDR    ; 0                      ; 0                      ; 0                      ; 0                              ; 1                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_RESTART_7BIT ; 0                      ; 0                      ; 0                      ; 1                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.BUS_HOLD         ; 0                      ; 0                      ; 1                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_STOP         ; 0                      ; 1                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.PRE_IDLE         ; 1                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|trigbrktype                                                                                                                                    ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace|trc_on                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|waitrequest                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[0]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|trc_wrap                                                                                                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|jtag_break                                                                                                                                     ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                         ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[1]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|break_on_reset                                                                                                                                 ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[2]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_rd                                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_go                                                                                                                                     ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[3]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|trigger_state                                                                                                                                  ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[20]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[19]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[16]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[4]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[24]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[18]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[17]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[21]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|resetrequest                                                                                                                                   ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[31]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[30]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[29]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[28]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[27]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[26]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[25]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[5]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[22]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[6]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[23]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[15]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[7]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                       ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[9]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[13]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[14]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[11]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[10]                                                                                                                              ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[8]                                                                                                                               ; yes                                                              ; yes                                        ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[12]                                                                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 235                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[16..31]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_chipselect_pre                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[16..31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[1..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ipending_reg[1..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_custom                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_crst                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_ld_ex                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_st_ex                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk|dbrk_goto1           ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk|dbrk_goto0           ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_xbrk:the_my_MCU_nios_cpu_nios2_oci_xbrk|xbrk_break           ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[16..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][79]                                                                               ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][78]                                                                               ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][77]                                                                               ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][79]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][78]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][77]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][79]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][79]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][78]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][78]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][77]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][77]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                   ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                   ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                   ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[16..31]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[1..31]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][79]                                                                               ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][78]                                                                               ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][77]                                                                               ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][79]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][78]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][77]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][79]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][78]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][77]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                   ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                   ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                   ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                              ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[1]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[2]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[3]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[4]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[5]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[6]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[7]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[8]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[9]   ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[10] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[10]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[11] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[11]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[12] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[12]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[13] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[13]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[14] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[14]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[15] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[15]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[16] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[16]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[17] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[17]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[18] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[18]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[19] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[19]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[20] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[20]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[21] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[21]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[22] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[22]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[23] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[23]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[24] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[24]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[25] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[25]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[26] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[26]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[27] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[27]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[28] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[28]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[29] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[29]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[30] ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[30]  ; Merged with my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[31] ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][62]                                                                               ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][63]                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][56]                                                                               ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][63]                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][62]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][63]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][56]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][63]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][56]                                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][62]                                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][63]                                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                     ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                     ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                     ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                     ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][56]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][63]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][62]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][63]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                  ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_stop_state                                                                                                            ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                       ; Merged with my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent|hold_waitrequest                                                                ; Merged with my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|waitrequest_reset_override                                                           ; Merged with my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                              ; Merged with my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|waitrequest_reset_override                                                ; Merged with my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|waitrequest_reset_override                                                           ; Merged with my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|waitrequest_reset_override                                                          ; Merged with my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                              ; Merged with my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                     ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                     ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                     ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                     ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][62]                                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][63]                                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][78]                                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][79]                                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][62]                                                                               ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][56]                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][63]                                                                               ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][56]                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][62]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][56]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][63]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][56]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                   ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][62]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][56]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][63]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][56]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][62]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][56]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][63]                                                                                ; Merged with my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][56]                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][63]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][63]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][63]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][56]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][56]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][56]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][56]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk|dbrk_break           ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][64]                                                                               ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][64]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][64]                                                                                   ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                     ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][64]                                                                                ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                   ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][96]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][96]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][96]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][96]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][96]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][96]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][96]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][96]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][96]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~4                                                                                                        ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~5                                                                                                        ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~4                                                                                                     ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~5                                                                                                     ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~6                                                                                                     ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~4                                                                                                       ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~5                                                                                                       ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~4                                                                                                         ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~5                                                                                                         ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~4                                                                                                 ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~5                                                                                                 ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                 ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~4                                                                                                 ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~5                                                                                                 ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~6                                                                                                 ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~4                                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~5                                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~6                                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~7                                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state                                                                                                         ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.POP_TX_FIFO                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state                                                                                                             ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE                                                                                                    ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR                                                                                               ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state                                                                                                      ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rx_byte_state                                                                                                             ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE                                                                                                    ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_DONE                                                                                           ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_shift_done_gen                                                                                              ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_CLK_LOW                                                                                        ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_low_cnt_en                                                                                              ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_DONE                                                                                           ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_shift_done_gen                                                                                              ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_LOW                                                                                        ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_low_cnt_en                                                                                              ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|restart_en                                                                                                                ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT                                                                                           ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_HOLD                                                                                          ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_hold_cnt_en                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_DONE                                                                                          ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_done                                                                                                       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_SCL_LOW                                                                                       ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_low_cnt_en                                                                                             ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                   ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP                                                                                                   ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_DONE                                                                                                ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_done                                                                                                          ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_SCL_LOW                                                                                             ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_low_cnt_en                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|start_en                                                                                                                  ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_START                                                                                                  ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pre_idle_state                                                                                                            ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.PRE_IDLE                                                                                                   ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_DONE                                                                                              ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_done                                                                                                         ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_HOLD                                                                                              ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_hold_cnt_en                                                                                                  ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_LOAD                                                                                              ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_start_hold_cnt                                                                                                ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|load_tbuf_cnt                                                                                                       ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT                                                                                             ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|tbuf_cnt_en                                                                                                         ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING                                                                                             ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_IDLE                                                                                              ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                      ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.IDLE                                                                                                       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_IDLE                                                                                                  ; Merged with my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                           ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                       ; Lost fanout                                                                                                                                                                                                ;
; Total Number of Removed Registers = 430                                                                                                                                                         ;                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][63]                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][56],                                                                            ;
;                                                                                                                                                                                             ; due to stuck port data_in ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],             ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],             ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],             ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][63]                                                                            ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][56],                                                                             ;
;                                                                                                                                                                                             ; due to stuck port data_in ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],              ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],              ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],              ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56],                                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                 ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                 ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                 ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                 ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][56],                                                                  ;
;                                                                                                                                                                                             ; due to stuck port data_in ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],   ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],   ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],   ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][56],                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][56]                                                                            ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],              ;
;                                                                                                                                                                                             ; due to stuck port data_in ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],              ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],              ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][79]                                                                            ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][79],                                                                             ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][79]                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][78]                                                                            ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][78],                                                                             ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][78]                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][77]                                                                            ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][77],                                                                             ;
;                                                                                                                                                                                             ;                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][77]                                                                              ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[22]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[22]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[21]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[21]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[20]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[20]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[19]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[19]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[18]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[18]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[17]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[17]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[16]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[16]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                            ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[31]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[31]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[30]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[30]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[29]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[29]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[28]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[28]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[27]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[27]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[26]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[26]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[25]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[25]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[24]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[24]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[23]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[23]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[22]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[22]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[21]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[21]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[20]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[20]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[19]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[19]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[18]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[18]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[17]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[17]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[16]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[16]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[15]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[15]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[14]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[14]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[13]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[13]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[12]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[12]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[11]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[11]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[10]                                                                                                                          ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[10]                                                                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[9]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[9]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[8]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[8]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[7]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[7]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[6]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[6]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[5]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[5]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[4]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[4]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[3]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[3]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[2]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[2]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[1]                                                                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_control_rd_data[1]                                                                                                                         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk|dbrk_break         ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][79]                                                                           ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][79]                                                                             ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][78]                                                                           ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][78]                                                                             ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][77]                                                                           ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][77]                                                                             ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][79]                                                                            ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][79]                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][78]                                                                            ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][78]                                                                              ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][77]                                                                            ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][77]                                                                              ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[31]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[31]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[30]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[30]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[29]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[29]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[28]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[28]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                               ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                 ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                               ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                 ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[27]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[27]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[26]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[26]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[25]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[25]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[24]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[24]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][63]                                                                            ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][56]                                                                              ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[23]                                                                                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[23]                                                                ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                               ; Lost Fanouts              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                 ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                 ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][96]                                                                            ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][96]                                                                              ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][96]                                                                           ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][96]                                                                             ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                 ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                   ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][96]                                                                               ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][96]                                                                                 ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][96]                                                                            ; Stuck at GND              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][96]                                                                              ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                               ; Stuck at VCC              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                               ; Stuck at VCC              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                        ;
;                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                               ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                             ; Lost Fanouts              ; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1294  ;
; Number of registers using Synchronous Clear  ; 137   ;
; Number of registers using Synchronous Load   ; 180   ;
; Number of registers using Asynchronous Clear ; 918   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 513   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[0]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[2]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[3]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[4]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[6]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[9]                                                                                                                                                                                                                                              ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10]                                                                                                                                                                                                                                             ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[11]                                                                                                                                                                                                                                             ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[12]                                                                                                                                                                                                                                             ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13]                                                                                                                                                                                                                                             ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[14]                                                                                                                                                                                                                                             ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[15]                                                                                                                                                                                                                                             ; 2       ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                               ; 26      ;
; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; my_MCU:inst|my_MCU_jtag:jtag|av_waitrequest                                                                                                                                                                                                                                                                                     ; 6       ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; 11      ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                 ; 9       ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                                                                                                                                         ; 5       ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                       ; 2       ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; my_MCU:inst|my_MCU_jtag:jtag|t_dav                                                                                                                                                                                                                                                                                              ; 3       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_out                                                                                                                                                                                                                                      ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_out                                                                                                                                                                                                                                      ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_out                                                                                                                                                                                                                                     ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_out                                                                                                                                                                                                                                        ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out                                                                                                                                                                                                                                      ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_sda_out                                                                                                                                                                                                                                      ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_sda_out                                                                                                                                                                                                                                        ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                                                                                                       ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_sda_out                                                                                                                                                                                                                                     ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[0]                                                                                                                                                                                                                                                     ; 2       ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                   ; 2       ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                               ; 3       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_int_reg                                                                                                                                                                                                                                             ; 19      ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d2                                                                                                                                                                                                                                                    ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d1                                                                                                                                                                                                                                                    ; 3       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[3]                                                                                                                                                                                                                              ; 7       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[3]                                                                                                                                                                                                                              ; 3       ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[0]                                                                                                                                                                                                                                                      ; 3       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[0]                                                                                                                                                                                                                                                     ; 3       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_in_synced                                                                                                                                                                                                                                           ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_int_reg                                                                                                                                                                                                                                             ; 16      ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|scl_int_edge_reg                                                                                                                                                                                                                                    ; 3       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                                                                                                                            ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|empty_d2                                                                                                                                                                                                                                                    ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|empty_d1                                                                                                                                                                                                                                                    ; 3       ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                        ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_in_synced                                                                                                                                                                                                                                           ; 2       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|sda_int_edge_reg                                                                                                                                                                                                                                    ; 3       ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_doublesync_a                                                                                                                                                                                                                                        ; 1       ;
; my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 66                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[3]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|wait_latency_counter[1]                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|write_address[0]                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[18]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[1]                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_src2[1]                                                                                                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_src1[31]                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_src1[8]                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|readdata[3]                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[1]                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[0]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_writedata[26]                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[1]                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[1]                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[29]                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_src2[7]                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_src2[18]                                                                                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[11]                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[5]                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break|break_readreg[1]                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[21] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[8]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[15]                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonAReg[7]                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                                                              ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_nx_state                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter_nxt[3]                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter_nxt[0]                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_logic_result[29]                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt_nxt[15]                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_nx_state                                                                                                                                                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |Oblig3_TOP|my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_lrb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_3pb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                   ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                   ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                   ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                            ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                   ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0 ;
+-----------------+-------+--------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                   ;
+-----------------+-------+--------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                         ;
; FIFO_DEPTH      ; 32    ; Signed Integer                                         ;
; FIFO_DEPTH_LOG2 ; 5     ; Signed Integer                                         ;
+-----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr ;
+-----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                                                     ;
; FIFO_DEPTH      ; 32    ; Signed Integer                                                                     ;
; FIFO_DEPTH_LOG2 ; 5     ; Signed Integer                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                                                 ;
; RX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                                 ;
; RX_CLK_LOW     ; 010   ; Unsigned Binary                                                                                 ;
; RX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                                 ;
; RX_HOLD        ; 100   ; Unsigned Binary                                                                                 ;
; RX_DONE        ; 101   ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; TX_IDLE        ; 000   ; Unsigned Binary                                                                                 ;
; TX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                                 ;
; TX_CLK_LOW     ; 010   ; Unsigned Binary                                                                                 ;
; TX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                                 ;
; TX_CLK_HOLD    ; 100   ; Unsigned Binary                                                                                 ;
; TX_DONE        ; 101   ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; BUS_IDLE       ; 00    ; Unsigned Binary                                                                                 ;
; BUS_BUSY       ; 01    ; Unsigned Binary                                                                                 ;
; BUS_LOAD_CNT   ; 10    ; Unsigned Binary                                                                                 ;
; BUS_COUNTING   ; 11    ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; START_IDLE      ; 00    ; Unsigned Binary                                                                                ;
; START_LOAD      ; 01    ; Unsigned Binary                                                                                ;
; START_HOLD      ; 10    ; Unsigned Binary                                                                                ;
; START_DONE      ; 11    ; Unsigned Binary                                                                                ;
; RESTART_IDLE    ; 000   ; Unsigned Binary                                                                                ;
; RESTART_LOAD    ; 001   ; Unsigned Binary                                                                                ;
; RESTART_SCL_LOW ; 010   ; Unsigned Binary                                                                                ;
; RESTART_SETUP   ; 011   ; Unsigned Binary                                                                                ;
; RESTART_HOLD    ; 100   ; Unsigned Binary                                                                                ;
; RESTART_DONE    ; 101   ; Unsigned Binary                                                                                ;
; STOP_IDLE       ; 000   ; Unsigned Binary                                                                                ;
; STOP_LOAD       ; 001   ; Unsigned Binary                                                                                ;
; STOP_SCL_LOW    ; 010   ; Unsigned Binary                                                                                ;
; STOP_SETUP      ; 011   ; Unsigned Binary                                                                                ;
; STOP_DONE       ; 100   ; Unsigned Binary                                                                                ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo ;
+-----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------+
; DSIZE           ; 10    ; Signed Integer                                                                         ;
; FIFO_DEPTH      ; 32    ; Signed Integer                                                                         ;
; FIFO_DEPTH_LOG2 ; 5     ; Signed Integer                                                                         ;
; LATENCY         ; 2     ; Signed Integer                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lrb1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo ;
+-----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------+
; DSIZE           ; 8     ; Signed Integer                                                                         ;
; FIFO_DEPTH      ; 32    ; Signed Integer                                                                         ;
; FIFO_DEPTH_LOG2 ; 5     ; Signed Integer                                                                         ;
; LATENCY         ; 2     ; Signed Integer                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_3pb1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_ram:ram ;
+----------------+----------------+---------------------------------------+
; Parameter Name ; Value          ; Type                                  ;
+----------------+----------------+---------------------------------------+
; INIT_FILE      ; my_MCU_ram.hex ; String                                ;
+----------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; my_MCU_ram.hex       ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 65536                ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_0uf1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router|my_MCU_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_001:router_001|my_MCU_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_002|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_003|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_004|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_005|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_006|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_007|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                       ;
; Entity Instance            ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                            ;
;     -- lpm_width           ; 8                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
; Entity Instance            ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                            ;
;     -- lpm_width           ; 8                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_004|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_002|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_001:router_001|my_MCU_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router|my_MCU_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_out_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_in_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_ram:ram" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; freeze ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_pib:the_my_MCU_nios_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo|my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc:the_my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dtrace:the_my_MCU_nios_cpu_nios2_oci_dtrace|my_MCU_nios_cpu_nios2_oci_td_mode:my_MCU_nios_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace"    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_xbrk:the_my_MCU_nios_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_test_bench:the_my_MCU_nios_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_nios:nios"                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic"                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|my_MCU_jtag:jtag"                                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" ;
+-------+--------+----------+---------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                             ;
+-------+--------+----------+---------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                              ;
+-------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" ;
+---------------+--------+----------+---------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                             ;
+---------------+--------+----------+---------------------------------------------------------------------+
; scl_edge_hl   ; Output ; Info     ; Explicitly unconnected                                              ;
; sda_edge_hl   ; Output ; Info     ; Explicitly unconnected                                              ;
; sda_edge_lh   ; Output ; Info     ; Explicitly unconnected                                              ;
; start_det     ; Output ; Info     ; Explicitly unconnected                                              ;
; start_det_dly ; Output ; Info     ; Explicitly unconnected                                              ;
; stop_det      ; Output ; Info     ; Explicitly unconnected                                              ;
+---------------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; gen_stop_state ; Output ; Info     ; Explicitly unconnected                                       ;
+----------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_MCU:inst|altera_avalon_i2c:i2c_0"                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; src_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; src_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; src_ready ; Input  ; Info     ; Stuck at GND                                                                        ;
; snk_data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; snk_valid ; Input  ; Info     ; Stuck at GND                                                                        ;
; snk_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 1211                        ;
;     CLR               ; 438                         ;
;     CLR SCLR          ; 17                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 79                          ;
;     ENA               ; 145                         ;
;     ENA CLR           ; 248                         ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 26                          ;
;     SLD               ; 11                          ;
;     plain             ; 133                         ;
; cycloneiii_io_ibuf    ; 2                           ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 2223                        ;
;     arith             ; 241                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 189                         ;
;         3 data inputs ; 51                          ;
;     normal            ; 1982                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 228                         ;
;         3 data inputs ; 483                         ;
;         4 data inputs ; 1219                        ;
; cycloneiii_ram_block  ; 386                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Apr  9 13:48:11 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Oblig3 -c Oblig3_A1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file heart.vhd
    Info (12022): Found design unit 1: HEART-RTL File: C:/Quartus/ELE113_2025/Oblig3/heart.vhd Line: 13
    Info (12023): Found entity 1: HEART File: C:/Quartus/ELE113_2025/Oblig3/heart.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file my_mcu/synthesis/my_mcu.vhd
    Info (12022): Found design unit 1: my_MCU-rtl File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 22
    Info (12023): Found entity 1: my_MCU File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_irq_mapper.sv
    Info (12023): Found entity 1: my_MCU_irq_mapper File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0.v
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0 File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_avalon_st_adapter File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_rsp_mux_001 File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_rsp_mux File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_rsp_demux File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_cmd_mux_002 File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_cmd_mux File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_cmd_demux_001 File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_cmd_demux File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_router_004_default_decode File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: my_MCU_mm_interconnect_0_router_004 File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_router_002_default_decode File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: my_MCU_mm_interconnect_0_router_002 File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_router_001_default_decode File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: my_MCU_mm_interconnect_0_router_001 File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: my_MCU_mm_interconnect_0_router_default_decode File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: my_MCU_mm_interconnect_0_router File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_ram.v
    Info (12023): Found entity 1: my_MCU_ram File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_pio_out.v
    Info (12023): Found entity 1: my_MCU_pio_out File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_pio_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_pio_in.v
    Info (12023): Found entity 1: my_MCU_pio_in File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_pio_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios.v
    Info (12023): Found entity 1: my_MCU_nios File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu.v
    Info (12023): Found entity 1: my_MCU_nios_cpu_register_bank_a_module File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 21
    Info (12023): Found entity 2: my_MCU_nios_cpu_register_bank_b_module File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 87
    Info (12023): Found entity 3: my_MCU_nios_cpu_nios2_oci_debug File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 153
    Info (12023): Found entity 4: my_MCU_nios_cpu_nios2_oci_break File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 308
    Info (12023): Found entity 5: my_MCU_nios_cpu_nios2_oci_xbrk File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 601
    Info (12023): Found entity 6: my_MCU_nios_cpu_nios2_oci_dbrk File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 808
    Info (12023): Found entity 7: my_MCU_nios_cpu_nios2_oci_itrace File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 995
    Info (12023): Found entity 8: my_MCU_nios_cpu_nios2_oci_td_mode File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1136
    Info (12023): Found entity 9: my_MCU_nios_cpu_nios2_oci_dtrace File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1204
    Info (12023): Found entity 10: my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1286
    Info (12023): Found entity 11: my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1358
    Info (12023): Found entity 12: my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1401
    Info (12023): Found entity 13: my_MCU_nios_cpu_nios2_oci_fifo File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1448
    Info (12023): Found entity 14: my_MCU_nios_cpu_nios2_oci_pib File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1934
    Info (12023): Found entity 15: my_MCU_nios_cpu_nios2_oci_im File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1957
    Info (12023): Found entity 16: my_MCU_nios_cpu_nios2_performance_monitors File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2027
    Info (12023): Found entity 17: my_MCU_nios_cpu_nios2_avalon_reg File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2044
    Info (12023): Found entity 18: my_MCU_nios_cpu_ociram_sp_ram_module File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2137
    Info (12023): Found entity 19: my_MCU_nios_cpu_nios2_ocimem File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2202
    Info (12023): Found entity 20: my_MCU_nios_cpu_nios2_oci File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2383
    Info (12023): Found entity 21: my_MCU_nios_cpu File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2855
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: my_MCU_nios_cpu_debug_slave_sysclk File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: my_MCU_nios_cpu_debug_slave_tck File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: my_MCU_nios_cpu_debug_slave_wrapper File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_test_bench.v
    Info (12023): Found entity 1: my_MCU_nios_cpu_test_bench File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file my_mcu/synthesis/submodules/my_mcu_jtag.v
    Info (12023): Found entity 1: my_MCU_jtag_sim_scfifo_w File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 21
    Info (12023): Found entity 2: my_MCU_jtag_scfifo_w File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 78
    Info (12023): Found entity 3: my_MCU_jtag_sim_scfifo_r File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 164
    Info (12023): Found entity 4: my_MCU_jtag_scfifo_r File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 243
    Info (12023): Found entity 5: my_MCU_jtag File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c.v
    Info (12023): Found entity 1: altera_avalon_i2c File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_csr.v
    Info (12023): Found entity 1: altera_avalon_i2c_csr File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
    Info (12023): Found entity 1: altera_avalon_i2c_clk_cnt File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_clk_cnt.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_condt_det.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_det File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_condt_gen.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_gen File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_fifo.v
    Info (12023): Found entity 1: altera_avalon_i2c_fifo File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_mstfsm.v
    Info (12023): Found entity 1: altera_avalon_i2c_mstfsm File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_mstfsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_rxshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_rxshifter File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_rxshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_txshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_txshifter File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_txshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_spksupp.v
    Info (12023): Found entity 1: altera_avalon_i2c_spksupp File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_spksupp.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_i2c_txout.v
    Info (12023): Found entity 1: altera_avalon_i2c_txout File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_txout.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file oblig3_top.bdf
    Info (12023): Found entity 1: Oblig3_TOP
Info (12127): Elaborating entity "Oblig3_TOP" for the top level hierarchy
Info (12128): Elaborating entity "my_MCU" for hierarchy "my_MCU:inst"
Info (12128): Elaborating entity "altera_avalon_i2c" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 323
Info (12128): Elaborating entity "altera_avalon_i2c_csr" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 207
Info (12128): Elaborating entity "altera_avalon_i2c_mstfsm" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 262
Info (12128): Elaborating entity "altera_avalon_i2c_rxshifter" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 291
Info (12128): Elaborating entity "altera_avalon_i2c_txshifter" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 320
Info (12128): Elaborating entity "altera_avalon_i2c_spksupp" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 331
Info (12128): Elaborating entity "altera_avalon_i2c_condt_det" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 359
Info (12128): Elaborating entity "altera_avalon_i2c_condt_gen" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 397
Info (12128): Elaborating entity "altera_avalon_i2c_clk_cnt" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 443
Info (12128): Elaborating entity "altera_avalon_i2c_txout" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 466
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 491
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrb1.tdf
    Info (12023): Found entity 1: altsyncram_lrb1 File: C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_lrb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lrb1" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_lrb1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v Line: 513
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pb1.tdf
    Info (12023): Found entity 1: altsyncram_3pb1 File: C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_3pb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3pb1" for hierarchy "my_MCU:inst|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_3pb1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "my_MCU_jtag" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 350
Info (12128): Elaborating entity "my_MCU_jtag_scfifo_w" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 139
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 139
Info (12133): Instantiated megafunction "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Quartus/ELE113_2025/Oblig3/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Quartus/ELE113_2025/Oblig3/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Quartus/ELE113_2025/Oblig3/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Quartus/ELE113_2025/Oblig3/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Quartus/ELE113_2025/Oblig3/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Quartus/ELE113_2025/Oblig3/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Quartus/ELE113_2025/Oblig3/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Quartus/ELE113_2025/Oblig3/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Quartus/ELE113_2025/Oblig3/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Quartus/ELE113_2025/Oblig3/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "my_MCU_jtag_scfifo_r" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 569
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 569
Info (12133): Instantiated megafunction "my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "my_MCU_nios" for hierarchy "my_MCU:inst|my_MCU_nios:nios" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 364
Info (12128): Elaborating entity "my_MCU_nios_cpu" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios.v Line: 65
Info (12128): Elaborating entity "my_MCU_nios_cpu_test_bench" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_test_bench:the_my_MCU_nios_cpu_test_bench" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 3566
Info (12128): Elaborating entity "my_MCU_nios_cpu_register_bank_a_module" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 4082
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 58
Info (12133): Instantiated megafunction "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "my_MCU_nios_cpu_register_bank_b_module" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 4100
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 4596
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_debug" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2552
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 222
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 222
Info (12133): Instantiated megafunction "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 222
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_break" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2582
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_xbrk" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_xbrk:the_my_MCU_nios_cpu_nios2_oci_xbrk" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2603
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_dbrk" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2629
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_itrace" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2645
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_dtrace" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dtrace:the_my_MCU_nios_cpu_nios2_oci_dtrace" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2660
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_td_mode" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_dtrace:the_my_MCU_nios_cpu_nios2_oci_dtrace|my_MCU_nios_cpu_nios2_oci_td_mode:my_MCU_nios_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1254
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_fifo" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2675
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo|my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt:the_my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1567
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo|my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc:the_my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1576
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo|my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc:the_my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 1585
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_pib" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_pib:the_my_MCU_nios_cpu_nios2_oci_pib" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2680
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_oci_im" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2694
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_avalon_reg" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2713
Info (12128): Elaborating entity "my_MCU_nios_cpu_nios2_ocimem" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2733
Info (12128): Elaborating entity "my_MCU_nios_cpu_ociram_sp_ram_module" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2353
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2177
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2177
Info (12133): Instantiated megafunction "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2177
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "my_MCU_nios_cpu_debug_slave_wrapper" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v Line: 2835
Info (12128): Elaborating entity "my_MCU_nios_cpu_debug_slave_tck" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "my_MCU_nios_cpu_debug_slave_sysclk" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "my_MCU_pio_in" for hierarchy "my_MCU:inst|my_MCU_pio_in:pio_in" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 394
Info (12128): Elaborating entity "my_MCU_pio_out" for hierarchy "my_MCU:inst|my_MCU_pio_out:pio_out" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 403
Info (12128): Elaborating entity "my_MCU_ram" for hierarchy "my_MCU:inst|my_MCU_ram:ram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 415
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_ram.v Line: 69
Info (12133): Instantiated megafunction "my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "my_MCU_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0uf1.tdf
    Info (12023): Found entity 1: altsyncram_0uf1 File: C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_0uf1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_0uf1" for hierarchy "my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Quartus/ELE113_2025/Oblig3/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|decode_rsa:decode3" File: C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_0uf1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob File: C:/Quartus/ELE113_2025/Oblig3/db/mux_oob.tdf Line: 23
Info (12128): Elaborating entity "mux_oob" for hierarchy "my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|mux_oob:mux2" File: C:/Quartus/ELE113_2025/Oblig3/db/altsyncram_0uf1.tdf Line: 45
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 430
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 541
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 601
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 665
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 729
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 793
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 857
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 921
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1066
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1147
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1231
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1272
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1397
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_router" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1913
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_router_default_decode" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router:router|my_MCU_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_router_001" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_001:router_001" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1929
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_router_001_default_decode" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_001:router_001|my_MCU_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_router_002" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_002" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1945
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_router_002_default_decode" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_002:router_002|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_router_004" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_004" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 1977
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_router_004_default_decode" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_router_004:router_004|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_cmd_demux" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 2072
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_cmd_demux_001" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 2095
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_cmd_mux" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 2112
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_cmd_mux_002" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 2152
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_rsp_demux" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 2226
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_rsp_mux" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 2370
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_rsp_mux_001" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 2393
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_avalon_st_adapter" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v Line: 2422
Info (12128): Elaborating entity "my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "my_MCU_irq_mapper" for hierarchy "my_MCU:inst|my_MCU_irq_mapper:irq_mapper" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 482
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "my_MCU:inst|altera_reset_controller:rst_controller" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/my_MCU.vhd Line: 490
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "my_MCU:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Quartus/ELE113_2025/Oblig3/my_MCU/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "HEART" for hierarchy "HEART:heart_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.09.13:48:26 Progress: Loading sldb3b9cb9f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3b9cb9f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Quartus/ELE113_2025/Oblig3/db/ip/sldb3b9cb9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Quartus/ELE113_2025/Oblig3/output_files/Oblig3_A1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3170 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2742 logic cells
    Info (21064): Implemented 386 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5070 megabytes
    Info: Processing ended: Wed Apr  9 13:48:41 2025
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Quartus/ELE113_2025/Oblig3/output_files/Oblig3_A1.map.smsg.


