
*** Running vivado
    with args -log design1_clk_wiz_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_clk_wiz_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_clk_wiz_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 293.797 ; gain = 83.617
INFO: [Synth 8-638] synthesizing module 'design1_clk_wiz_1_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_3/Ex6_3.srcs/sources_1/bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design1_clk_wiz_1_0_clk_wiz' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_3/Ex6_3.srcs/sources_1/bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design1_clk_wiz_1_0_clk_wiz' (4#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_3/Ex6_3.srcs/sources_1/bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design1_clk_wiz_1_0' (5#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_3/Ex6_3.srcs/sources_1/bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 331.102 ; gain = 120.922
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 331.102 ; gain = 120.922
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 553.277 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 553.277 ; gain = 343.098
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 553.277 ; gain = 343.098
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 553.277 ; gain = 343.098
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 553.277 ; gain = 343.098
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 553.277 ; gain = 343.098
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:24 . Memory (MB): peak = 568.848 ; gain = 358.668
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:24 . Memory (MB): peak = 568.848 ; gain = 358.668
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:24 . Memory (MB): peak = 578.473 ; gain = 368.293
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:25 . Memory (MB): peak = 578.473 ; gain = 368.293
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:25 . Memory (MB): peak = 578.473 ; gain = 368.293
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:25 . Memory (MB): peak = 578.473 ; gain = 368.293
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:25 . Memory (MB): peak = 578.473 ; gain = 368.293
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:25 . Memory (MB): peak = 578.473 ; gain = 368.293
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:25 . Memory (MB): peak = 578.473 ; gain = 368.293

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:25 . Memory (MB): peak = 578.473 ; gain = 368.293
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 959.613 ; gain = 353.992
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:14 . Memory (MB): peak = 959.613 ; gain = 744.137
