# ğŸš¦ Traffic Light Controller using Verilog

## ğŸ“Œ Project Overview
This project implements a **Traffic Light Controller** using **Verilog HDL**.  
The controller operates based on a **Finite State Machine (FSM)** to manage traffic signals efficiently.

## ğŸ¯ Features
- FSM-based design
- Configurable timing for RED, YELLOW, and GREEN signals
- Synchronous design
- Separate testbench for verification
- Simulation waveform included

## ğŸ§  Design Approach
- States: RED â†’ GREEN â†’ YELLOW
- State transitions controlled by clock and reset
- Outputs depend on the current state

## ğŸ—‚ï¸ Folder Structure
  src/ - Verilog RTL code
  tb/ - Testbench
  sim/ - Simulation results
  docs/ - State diagram & timing diagram

## ğŸ”§ Tools Used
- Verilog HDL
- Xilinx Vivado / ModelSim (or your tool)
- GTKWave (for waveform analysis)

## â–¶ï¸ How to Simulate
1. Compile RTL and testbench
2. Run simulation
3. View waveform using GTKWave or Vivado

## ğŸ“¸ Outputs
- State diagram
- Simulation waveform

## ğŸš€ Future Enhancements
- Pedestrian crossing support
- Emergency vehicle priority
- Multi-road intersection control

## ğŸ‘¤ Author
**Shyam Prabhu P**
