;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	MOV -4, <-20
	DJN -51, @-20
	CMP @124, 106
	MOV -4, <-20
	JMZ <-724, 102
	MOV @-127, 107
	SUB @121, 103
	SPL -400, -600
	ADD 250, <20
	CMP 26, @910
	SUB @-127, 100
	DAT #210, #20
	ADD 258, <29
	SUB -207, <-120
	SLT 210, 410
	SPL -400, -600
	SUB @-127, 140
	CMP @-127, 100
	SPL <-127, 100
	SPL -207, @-120
	JMP -207, @-120
	SUB @60, @8
	SUB @121, 141
	ADD 210, <-20
	SPL <0, #2
	SPL <0, #2
	ADD -1, <-20
	JMP 0, @1
	SLT 210, 20
	SUB @-127, 100
	CMP @0, 82
	SUB -207, <-120
	SPL -207, @-120
	SUB @121, 102
	SUB @0, @2
	SUB @0, @2
	JMN 0, 0
	SUB @0, @2
	SUB @-127, 100
	SUB @7, @2
	MOV -4, <-20
	MOV -1, <-20
	SUB 261, 100
	SUB 261, 100
	CMP 207, <-120
