Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40000000,0x40000000,14.4.1TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,CR,1,1,Yes,
0x40000000,0x40000004,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,DR,0,1,NO,
0x40000000,0x4000000c,14.4.4TIM1 and TIM8 DMA/interrupt enable register (TIMx_DIER)   ,CR,CR,1,1,Yes,
0x40000000,0x40000010,TIM1 and TIM8 status register (TIMx_SR)   ,SR,CR,1,1,NO,
0x40000000,0x40000014,14.4.5TIM1 and TIM8 event generation register (TIMx_EGR) ,CR,DR,0,1,NO,
0x40000000,0x40000024,14.4.10 TIM1 and TIM8 counter (TIMx_CNT) ,DR,DR,1,0,Yes,
0x40000000,0x40000028,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40000000,0x4000002c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40000000,0x40000038,14.4.15 TIM1 and TIM8 capture/compare register 2 (TIMx_CCR2)  ,DR,DR,0,1,Yes,
0x40004400,0x40004408,Baud rate register (USART_BRR)  ,CR,DR,0,1,NO,
0x40004400,0x4000440c,Control register 1 (USART_CR1) ,CR,DR,1,1,NO,
0x40004400,0x40004410,ContentsControl register 2 (USART_CR2) ,CR,DR,0,1,NO,
0x40004400,0x40004414,27.6.6Control register 3 (USART_CR3) ,CR,DR,0,1,NO,
0x40010800,0x40010800,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010800,0x40010804,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40010800,0x4001080c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,CR,1,1,NO,
0x40010800,0x40010810,9.2.4Port bit set/reset register (GPIOx_BSRR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40010c00,0x40010c00,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,DR,0,1,NO,
0x40010c00,0x40010c04,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40011000,0x40011000,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,DR,0,1,NO,
0x40011000,0x40011004,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40011400,0x40011400,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,DR,0,1,NO,
0x40011400,0x40011404,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40011800,0x40011800,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,DR,0,1,NO,
0x40011800,0x40011804,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40021000,0x40021000,Control register (RCC_CR)  ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021004,Clock configuration register (RCC_CFGR)   ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021008,7.3.2Clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,
0x40021000,0x40021018,7.3.7APB2 peripheral clock enable register (RCC_APB2ENR) ,CR,CR,1,1,Yes,
0x40021000,0x4002101c,APB1 peripheral clock enable register (RCC_APB1ENR) ,CR,CR,1,1,Yes,
0x40022000,0x40022000,FLASH_ACR,CR,DR,0,1,NO,hybrid enables prefetch and shows the status of prefetch mode (read only bit)
