<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb 22 12:46:29 2022" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="finn_design" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_9" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_10" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_11" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_13" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_14_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_6" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_19" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_7" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_8" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_24" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_9" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_26" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_10" PORT="ap_clk"/>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_9" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_10" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_11" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_13" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_14_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_6" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_19" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_7" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_8" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_24" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_9" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_26" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_10" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="s_axis_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="LabelSelect_Batch_0_out_V" NAME="m_axis_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2112387993" FULLNAME="/ConvolutionInputGenerator_0" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_0" VLNV="xilinx.com:hls:ConvolutionInputGenerator_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="8201"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387992" FULLNAME="/ConvolutionInputGenerator_1" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_1" VLNV="xilinx.com:hls:ConvolutionInputGenerator_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="14297"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387991" FULLNAME="/ConvolutionInputGenerator_2" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_2" VLNV="xilinx.com:hls:ConvolutionInputGenerator_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="2681"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_10_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387991" FULLNAME="/ConvolutionInputGenerator_3" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_3" VLNV="xilinx.com:hls:ConvolutionInputGenerator_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_3_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="3749"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_13_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387991" FULLNAME="/ConvolutionInputGenerator_4" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_4" VLNV="xilinx.com:hls:ConvolutionInputGenerator_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_4_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="389"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_6" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_6" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_6" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_19" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_19" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_19" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_6_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387990" FULLNAME="/ConvolutionInputGenerator_5" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_5" VLNV="xilinx.com:hls:ConvolutionInputGenerator_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_5_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="147"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_7" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_7" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_7" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_7_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387989" FULLNAME="/LabelSelect_Batch_0" HWVERSION="1.0" INSTANCE="LabelSelect_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LabelSelect_Batch_0" VLNV="xilinx.com:hls:LabelSelect_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_LabelSelect_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="16"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_10" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_10" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_10" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_10_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="LabelSelect_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112388001" FULLNAME="/StreamingDataWidthConverter_Batch_0" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_0" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="3075"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112388001" FULLNAME="/StreamingDataWidthConverter_Batch_1" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_1" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="3603"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387997" FULLNAME="/StreamingDataWidthConverter_Batch_10" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_10" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_10:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_10_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="13"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_10_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_10_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="79" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_10_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="10"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_10_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112388000" FULLNAME="/StreamingDataWidthConverter_Batch_2" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_2" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="1571"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112388000" FULLNAME="/StreamingDataWidthConverter_Batch_3" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_3" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_3_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="395"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_9_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112388000" FULLNAME="/StreamingDataWidthConverter_Batch_4" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_4" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_4_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="1155"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387999" FULLNAME="/StreamingDataWidthConverter_Batch_5" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_5" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_5_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="803"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387999" FULLNAME="/StreamingDataWidthConverter_Batch_6" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_6" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_6_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="103"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_6_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_6_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_6_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_6_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387999" FULLNAME="/StreamingDataWidthConverter_Batch_7" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_7" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_7_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="579"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_7_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_7_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_7_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_7_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387998" FULLNAME="/StreamingDataWidthConverter_Batch_8" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_8" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_8_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="259"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_24" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_24" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_24" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_8_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387998" FULLNAME="/StreamingDataWidthConverter_Batch_9" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_9" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_9:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_9_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="515"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_26" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_26" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_26" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_9_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387993" FULLNAME="/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_0" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="32406"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_3_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="36"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="48"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_0_sw3f0r2y/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="48"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="36"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_0_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="8" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="8" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387997" FULLNAME="/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_1" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="28230"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1023" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_6_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="128"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="36"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="1024"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_1__4w4w6eo/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="1024"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="36"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_1_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1023" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="128"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387993" FULLNAME="/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_2" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="20742"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_11_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="144"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_2_shdejbvv/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="512"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="144"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_2_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="13" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="13" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387992" FULLNAME="/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_3" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_3_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="28806"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_14_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="288"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_3_qov2otra/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="512"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="288"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_3_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="14" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="14" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387990" FULLNAME="/StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_4" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_4_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="20742"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_19" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_19" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_19" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_7_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_7" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_7_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_7" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_7_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_7" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_19_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="128"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_4_tl8hku_p/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="128"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_4_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387990" FULLNAME="/StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_5" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_5_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="18438"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_5_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_8" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_8" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_8" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="18432"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_5_zfog4nbn/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="18432"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_5_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="16" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="16" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_5_StreamingFCLayer_Batch_5_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387990" FULLNAME="/StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_6" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_6_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="32774"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_24" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_24" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_24" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_9" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_9" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_9" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_24_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_6_l8b45ahl/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_6_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="16" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="16" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387990" FULLNAME="/StreamingFCLayer_Batch_7/StreamingFCLayer_Batch_7" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_7" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_7_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="32775"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_26" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_26" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_26" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_26_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_7/StreamingFCLayer_Batch_7_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_7_k81km4gn/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_7_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="16" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="16" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387990" FULLNAME="/StreamingFCLayer_Batch_8/StreamingFCLayer_Batch_8" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFCLayer_Batch_8" VLNV="xilinx.com:hls:StreamingFCLayer_Batch_8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_8_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="1029"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_10_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_10" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_10_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_10" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="79" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_10_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_10" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="10"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/StreamingFCLayer_Batch_8/StreamingFCLayer_Batch_8_wstrm" HWVERSION="1.0" INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_fareed/code_gen_ipgen_StreamingFCLayer_Batch_8_1twmcwf7/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFCLayer_Batch_8_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_0" HWVERSION="1.0" INSTANCE="StreamingFIFO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_0" VLNV="xilinx.com:hls:StreamingFIFO_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_10" HWVERSION="1.0" INSTANCE="StreamingFIFO_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_10" VLNV="xilinx.com:hls:StreamingFIFO_10:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_10_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_11" HWVERSION="1.0" INSTANCE="StreamingFIFO_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_11" VLNV="xilinx.com:hls:StreamingFIFO_11:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_11_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_11_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_13" HWVERSION="1.0" INSTANCE="StreamingFIFO_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_13" VLNV="xilinx.com:hls:StreamingFIFO_13:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_13_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_13_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/StreamingFIFO_14/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_14_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_3_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_14_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_19" HWVERSION="1.0" INSTANCE="StreamingFIFO_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_19" VLNV="xilinx.com:hls:StreamingFIFO_19:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_19_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_4_StreamingFCLayer_Batch_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_19_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_2" HWVERSION="1.0" INSTANCE="StreamingFIFO_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_2" VLNV="xilinx.com:hls:StreamingFIFO_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_24" HWVERSION="1.0" INSTANCE="StreamingFIFO_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_24" VLNV="xilinx.com:hls:StreamingFIFO_24:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_24_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_8" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_8" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_8_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_8" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_6_StreamingFCLayer_Batch_6" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_8_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_24_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_26" HWVERSION="1.0" INSTANCE="StreamingFIFO_26" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_26" VLNV="xilinx.com:hls:StreamingFIFO_26:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_26_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_9" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_9" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_9_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_9" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_7_StreamingFCLayer_Batch_7" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_9_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_26_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/StreamingFIFO_3/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_3_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_0_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_3_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_5" HWVERSION="1.0" INSTANCE="StreamingFIFO_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_5" VLNV="xilinx.com:hls:StreamingFIFO_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/StreamingFIFO_6/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_6_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_1_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_6_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_9" HWVERSION="1.0" INSTANCE="StreamingFIFO_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_9" VLNV="xilinx.com:hls:StreamingFIFO_9:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_9_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387992" FULLNAME="/StreamingMaxPool_Batch_0" HWVERSION="1.0" INSTANCE="StreamingMaxPool_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingMaxPool_Batch_0" VLNV="xilinx.com:hls:StreamingMaxPool_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingMaxPool_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="1114"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387991" FULLNAME="/StreamingMaxPool_Batch_1" HWVERSION="1.0" INSTANCE="StreamingMaxPool_Batch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingMaxPool_Batch_1" VLNV="xilinx.com:hls:StreamingMaxPool_Batch_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingMaxPool_Batch_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="174"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_5_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_6_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_6" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_6_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_6" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_6_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_6" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112387994" FULLNAME="/Thresholding_Batch_0" HWVERSION="1.0" INSTANCE="Thresholding_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_0" VLNV="xilinx.com:hls:Thresholding_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="3080"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
