Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Sep 14 11:10:40 2010
 make -f system.make exporttosdk started...
mkdir -p SDK/SDK_Export/hw
psf2Edward.exe -inp system.xmp -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 113 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 127 - 1
master(s) : 1 slave(s)

Checking port drivers...

Performing Clock DRCs...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 467 -
   floating connection!

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen.exe -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 12.2 - xdsgen EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing Soft_TEMAC.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing vhdci_conn.jpg.....
Rasterizing phy_reset_component_0.jpg.....
Rasterizing ac97_if_0.jpg.....
Rasterizing d_usb_epp_dstm_0.jpg.....
Rasterizing quad_spi_if_0.jpg.....
Rasterizing xps_uart16550_0.jpg.....
Rasterizing I2C_Bus.jpg.....
Rasterizing PS2_Keyboard_Mouse.jpg.....
Rasterizing dvi_in_native_0.jpg.....
Rasterizing dvi_out_native_0.jpg.....
Rasterizing pll_module_passthrough_0.jpg.....
Rasterizing dvi_reset_passthrough_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
At Local date and time: Tue Sep 14 11:11:18 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
At Local date and time: Tue Sep 14 14:37:18 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 14:37:18 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Saved MSS File.
Saved MSS File.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
At Local date and time: Tue Sep 14 14:46:59 2010
 make -f system.make libs started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6slx45csg324-2   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6slx45csg324-2 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 113 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 127 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 467 -
   floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
ERROR:EDK:490 - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mss line
   10 - Peripheral Instance RS232_Uart_1 assigned to PARAMETER "stdout" is not
   found in the hardware!
ERROR:EDK:1204 - Errors occured while creating Software System.
make: *** [microblaze_0/lib/libxil.a] Error 2
Done!
The project's MSS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
At Local date and time: Tue Sep 14 14:48:01 2010
 make -f system.make libs started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6slx45csg324-2   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6slx45csg324-2 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 113 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 127 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 467 -
   floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling llfifo
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling ps2
Compiling lltemac
Compiling d_usb_epp_dstm
Compiling uartlite
Compiling intc
Compiling uartns550
Compiling cpu
Running execs_generate.
Done!
At Local date and time: Tue Sep 14 14:49:15 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 14:49:15 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
At Local date and time: Tue Sep 14 14:54:25 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 14:54:25 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
At Local date and time: Tue Sep 14 14:55:39 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 14:55:39 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Generated Block Diagram.
At Local date and time: Tue Sep 14 14:59:25 2010
 make -f system.make libs started...
make: Nothing to be done for `libs'.
Done!
At Local date and time: Tue Sep 14 14:59:38 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 14:59:38 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Generated Block Diagram.
At Local date and time: Tue Sep 14 15:34:10 2010
 make -f system.make libs started...
make: Nothing to be done for `libs'.
Done!
Saved MSS File.
At Local date and time: Tue Sep 14 15:34:39 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 15:34:40 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
At Local date and time: Tue Sep 14 15:52:33 2010
 make -f system.make libs started...
make: Nothing to be done for `libs'.
Done!
At Local date and time: Tue Sep 14 15:52:41 2010
 make -f system.make exporttosdk started...
mkdir -p SDK/SDK_Export/hw
psf2Edward.exe -inp system.xmp -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 113 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 127 - 1
master(s) : 1 slave(s)

Checking port drivers...

Performing Clock DRCs...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 467 -
   floating connection!

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen.exe -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 12.2 - xdsgen EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing Soft_TEMAC.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing vhdci_conn.jpg.....
Rasterizing phy_reset_component_0.jpg.....
Rasterizing ac97_if_0.jpg.....
Rasterizing d_usb_epp_dstm_0.jpg.....
Rasterizing quad_spi_if_0.jpg.....
Rasterizing xps_uart16550_0.jpg.....
Rasterizing I2C_Bus.jpg.....
Rasterizing PS2_Keyboard_Mouse.jpg.....
Rasterizing dvi_in_native_0.jpg.....
Rasterizing dvi_out_native_0.jpg.....
Rasterizing pll_module_passthrough_0.jpg.....
Rasterizing dvi_reset_passthrough_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
At Local date and time: Tue Sep 14 15:53:17 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
At Local date and time: Tue Sep 14 16:54:44 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 16:54:45 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
At Local date and time: Tue Sep 14 16:59:18 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 16:59:18 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
At Local date and time: Tue Sep 14 17:02:57 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 17:02:58 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
At Local date and time: Tue Sep 14 17:07:53 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 17:07:53 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Generated Block Diagram.
At Local date and time: Tue Sep 14 18:25:13 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 14 18:25:13 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
At Local date and time: Tue Sep 21 12:42:13 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Tue Sep 21 12:42:19 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Tue Sep 21 12:42:25 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Tue Sep 21 12:42:30 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Download/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Download/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\phy_reset_component_v1
   _00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\phy_reset_component_v1
   _00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\phy_reset_component_v1
   _00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\ac97_if_v1_10_a\data\a
   c97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\ac97_if_v1_10_a\data\a
   c97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\ac97_if_v1_10_a\data\a
   c97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\d_usb_epp_dstm_v1_00_a
   \data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\d_usb_epp_dstm_v1_00_a
   \data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\d_usb_epp_dstm_v1_00_a
   \data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\quad_spi_if_v1_00_a\da
   ta\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\quad_spi_if_v1_00_a\da
   ta\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\pcores\quad_spi_if_v1_00_a\da
   ta\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 113 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 127 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 467 -
   floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for albert.fazakas@bel.utcluj.ro on
   07/06/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 254 - processing
license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 152 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 284 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line
120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line
127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 134 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 159 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 185 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 254 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 284 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line
319 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 332 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 345 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vhdci_conn - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 355 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:phy_reset_component_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 368 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ac97_if_0 - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 378 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:d_usb_epp_dstm_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 391 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 413 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 424 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus - E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs
line 434 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_mouse -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 444 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 459 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 470 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 483 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 504 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 120 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/ilmb_wrapper/ilm
b_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 127 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/dlmb_wrapper/dlm
b_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 198 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc mcb_ddr2_wrapper.ucf -sd ..
mcb_ddr2_wrapper.ngc ../mcb_ddr2_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/mcb_ddr2_wrapper
/mcb_ddr2_wrapper.ngc" ...

Applying constraints in "mcb_ddr2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 254 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/soft_temac_wrapp
er/soft_temac_wrapper.ngc" ...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er_fifo_generator_v6_1_2.edn" "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er\soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er_fifo_generator_v6_1_1.edn" "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er\soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er_fifo_generator_v6_1_3.edn" "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er\soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er_blk_mem_gen_v4_1.edn" "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er\soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er_fifo_generator_v6_1_4.edn" "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\implementation\soft_temac_wrapp
er\soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  16 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 284 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/clock_generator_
0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 345 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/xps_intc_0_wrapp
er/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1296.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile D:/Xilinx/12.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation
 

Using Flow File:
E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/fpga.flw 
Using Option File(s): 
 E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for albert.fazakas@bel.utcluj.ro on
   07/06/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for albert.fazakas@bel.utcluj.ro on
   07/06/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_8' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_9' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_10' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_11' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_12' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_13' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_14' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_15' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_16' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_17' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_18' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_19' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_20' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_21' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_22' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_23' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_24' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_25' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_26' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_27' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_28' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_29' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_30' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_31' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(230)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(232)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(237)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(262)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  90

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   39 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 7 mins 11 secs 
Total CPU  time at the beginning of Placer: 7 mins 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f58ce048) REAL time: 7 mins 20 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:f58ce048) REAL time: 7 mins 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:dd1db118) REAL time: 7 mins 24 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:7d0a8936) REAL time: 10 mins 3 secs 

Phase 5.5  Local Placement Optimization
Phase 5.5  Local Placement Optimization (Checksum:7d0a8936) REAL time: 10 mins 3 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:7d0a8936) REAL time: 10 mins 3 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:7d0a8936) REAL time: 10 mins 3 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:7d0a8936) REAL time: 10 mins 4 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:7d0a8936) REAL time: 10 mins 5 secs 

Phase 10.8  Global Placement
...........................
......................................................................................
...................................................................................................................
...............................................................................
.................
Phase 10.8  Global Placement (Checksum:5e4b745) REAL time: 20 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5e4b745) REAL time: 20 mins 20 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:242c8618) REAL time: 21 mins 29 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:242c8618) REAL time: 21 mins 29 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:b1fb6139) REAL time: 21 mins 32 secs 

Total REAL time to Placer completion: 22 mins 10 secs 
Total CPU  time to Placer completion: 21 mins 58 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   32
Slice Logic Utilization:
  Number of Slice Registers:                10,450 out of  54,576   19
    Number used as Flip Flops:              10,441
    Number used as Latches:                      0
    Number used as Latch-thrus:                  5
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     11,691 out of  27,288   42
    Number used as logic:                   10,846 out of  27,288   39
      Number using O6 output only:           8,254
      Number using O5 output only:             464
      Number using O5 and O6:                2,128
      Number used as ROM:                        0
    Number used as Memory:                     497 out of   6,408    7
      Number used as Dual Port RAM:            286
        Number using O6 output only:            14
        Number using O5 output only:            18
        Number using O5 and O6:                254
      Number used as Single Port RAM:           20
        Number using O6 output only:             2
        Number using O5 output only:             6
        Number using O5 and O6:                 12
      Number used as Shift Register:           191
        Number using O6 output only:            78
        Number using O5 output only:             1
        Number using O5 and O6:                112
    Number used exclusively as route-thrus:    348
      Number with same-slice register load:    306
      Number with same-slice carry load:        37
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,552 out of   6,822   66
  Number of LUT Flip Flop pairs used:       14,027
    Number with an unused Flip Flop:         4,662 out of  14,027   33
    Number with an unused LUT:               2,336 out of  14,027   16
    Number of fully used LUT-FF pairs:       7,029 out of  14,027   50
    Number of unique control sets:             672
    Number of slice register sites lost
      to control set restrictions:           2,508 out of  54,576    4

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       195 out of     218   89
    Number of LOCed IOBs:                      195 out of     195  100
    IOB Flip Flops:                             63
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        43 out of     116   37
  Number of RAMB8BWERs:                          4 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 4 out of      32   12
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       9 out of      16   56
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                  33 out of     376    8
    Number used as ILOGIC2s:                    25
    Number used as ISERDES2s:                    8
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        42 out of     376   11
    Number used as IODELAY2s:                   18
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  88 out of     376   23
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            4 out of       4  100
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  529 MB
Total REAL time to MAP completion:  22 mins 45 secs 
Total CPU time to MAP completion:   22 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.2 - par M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
D:\Xilinx\12.2\ISE_DS\ISE\;D:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.11 2010-07-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                10,450 out of  54,576   19
    Number used as Flip Flops:              10,441
    Number used as Latches:                      0
    Number used as Latch-thrus:                  5
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     11,691 out of  27,288   42
    Number used as logic:                   10,846 out of  27,288   39
      Number using O6 output only:           8,254
      Number using O5 output only:             464
      Number using O5 and O6:                2,128
      Number used as ROM:                        0
    Number used as Memory:                     497 out of   6,408    7
      Number used as Dual Port RAM:            286
        Number using O6 output only:            14
        Number using O5 output only:            18
        Number using O5 and O6:                254
      Number used as Single Port RAM:           20
        Number using O6 output only:             2
        Number using O5 output only:             6
        Number using O5 and O6:                 12
      Number used as Shift Register:           191
        Number using O6 output only:            78
        Number using O5 output only:             1
        Number using O5 and O6:                112
    Number used exclusively as route-thrus:    348
      Number with same-slice register load:    306
      Number with same-slice carry load:        37
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,552 out of   6,822   66
  Number of LUT Flip Flop pairs used:       14,027
    Number with an unused Flip Flop:         4,662 out of  14,027   33
    Number with an unused LUT:               2,336 out of  14,027   16
    Number of fully used LUT-FF pairs:       7,029 out of  14,027   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       195 out of     218   89
    Number of LOCed IOBs:                      195 out of     195  100
    IOB Flip Flops:                             63
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        43 out of     116   37
  Number of RAMB8BWERs:                          4 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 4 out of      32   12
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       9 out of      16   56
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                  33 out of     376    8
    Number used as ILOGIC2s:                    25
    Number used as ISERDES2s:                    8
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        42 out of     376   11
    Number used as IODELAY2s:                   18
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  88 out of     376   23
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            4 out of       4  100
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 57 secs 
Finished initial Timing Analysis.  REAL time: 58 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 77569 unrouted;      REAL time: 1 mins 2 secs 

Phase  2  : 65401 unrouted;      REAL time: 1 mins 12 secs 

Phase  3  : 29905 unrouted;      REAL time: 2 mins 31 secs 

Phase  4  : 29921 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 37 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 41 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 58 secs 
Total REAL time to Router completion: 4 mins 58 secs 
Total CPU time to Router completion: 4 mins 59 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y1| No   | 3047 |  0.679     |  2.388      |
+---------------------+--------------+------+------+------------+-------------+
|             dvi_clk | BUFGMUX_X3Y14| No   |   66 |  0.594     |  2.329      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_in_native_0/dvi_ |              |      |      |            |             |
|in_native_0/dec0/Pix |              |      |      |            |             |
|           el_Clk_2x | BUFGMUX_X3Y13| No   |  156 |  0.373     |  2.082      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.rx_gmii_mii_clk |              |      |      |            |             |
|              _int_0 |  BUFGMUX_X2Y3| No   |  210 |  0.044     |  1.752      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X2Y10| No   |   56 |  0.056     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.tx_gmii_mii_clk |              |      |      |            |             |
|              _int_0 |  BUFGMUX_X3Y6| No   |  154 |  0.703     |  2.411      |
+---------------------+--------------+------+------+------------+-------------+
|      dvi_pll_clk_in |  BUFGMUX_X2Y4| No   |   30 |  0.037     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|          dvi_clk_2x | BUFGMUX_X2Y12| No   |   26 |  0.338     |  2.098      |
+---------------------+--------------+------+------+------------+-------------+
|d_usb_epp_dstm_0_IFC |              |      |      |            |             |
|         LK_pin_IBUF |         Local|      |   37 |  6.145     |  8.784      |
+---------------------+--------------+------+------+------------+-------------+
|ac97_if_0_BITCLK_pin |              |      |      |            |             |
|               _IBUF |         Local|      |   92 |  8.699     | 11.018      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   19 |  5.715     |  9.064      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_in_native_0/dvi_ |              |      |      |            |             |
|in_native_0/dec0/Pix |              |      |      |            |             |
|          el_Clk_10x |         Local|      |   15 |  0.029     |  1.779      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.I_GMII_INTERFAC |              |      |      |            |             |
|E_0/S60.gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.007     |  1.522      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_out_native_0/dvi |              |      |      |            |             |
|_out_native_0/pclkx1 |              |      |      |            |             |
|                   0 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.833 ns H |             |            |            |        |            
  IGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.137ns|     5.963ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/RXGMIIRSTGENEN.I_SYNC_GMII_MII_RX_R |             |            |            |        |            
  ESET_I/RESET_OUT"         MAXDELAY = 6.1  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.314ns|     7.686ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.350ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.341ns|    14.658ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.234ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP       |     0.342ns|     7.658ns|       0|           0
  s HIGH 50| HOLD        |     0.396ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE CO | SETUP       |     0.402ns|     1.998ns|       0|           0
  MP         "fpga_0_Soft_TEMAC_GMII_RX_CLK | HOLD        |     0.045ns|            |       0|           0
  _0_pin"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.540ns|     5.560ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T"         MAXDELAY = 6.1 ns              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.737ns|     5.363ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/G_SYNC_MGMT_RESET.I_SYNC_MGMT_RESET |             |            |            |        |            
  _HOST_I/RESET_OUT"         MAXDELAY = 6.1 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     0.968ns|     7.032ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.506ns|            |       0|           0
  lk_rx" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_GTX_CLK = MAXDELAY FR | SETUP       |     1.687ns|     6.313ns|       0|           0
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "c | HOLD        |     0.484ns|            |       0|           0
  lk_gtx" 8 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP  | SETUP       |     3.386ns|     4.614ns|       0|           0
  "flow_rx_to_tx" TO TIMEGRP         "tx_cl | HOLD        |     0.646ns|            |       0|           0
  ock_gmii" 8 ns DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio4 = MAXDELAY FROM TIMEGRP "host" T | SETUP       |     3.760ns|     7.351ns|       0|           0
  O TIMEGRP "mdio_logic" TS_host_clk        | HOLD        |     0.473ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | MINPERIOD   |     4.155ns|     3.845ns|       0|           0
  _gmii" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk = PERIOD TIMEGRP "gtx_clock" 8 | MINPERIOD   |     4.155ns|     3.845ns|       0|           0
   ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.651ns|     1.449ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift2"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.991ns|     1.109ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift9"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.991ns|     1.109ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift1"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.999ns|     1.101ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift10"         MAXDELAY = 6.1 ns      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.037ns|     1.063ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift4"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.086ns|     1.014ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift8"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.429ns|     0.671ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift3"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio3 = MAXDELAY FROM TIMEGRP "mdio_lo | SETUP       |     5.445ns|     5.666ns|       0|           0
  gic" TO TIMEGRP "host" TS_host_clk        | HOLD        |     0.793ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.556ns|     0.544ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift6"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.574ns|     0.526ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift7"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     5.719ns|     5.392ns|       0|           0
  OM TIMEGRP "clk_gtx" TO TIMEGRP         " | HOLD        |     0.443ns|            |       0|           0
  PLBCLK" 11.111 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.738ns|     0.362ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift5"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_GTX_CLK = MAXDELAY FR | SETUP       |     6.341ns|     1.659ns|       0|           0
  OM TIMEGRP "clk_rx" TO TIMEGRP         "c | HOLD        |     0.622ns|            |       0|           0
  lk_gtx" 8 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_host_clk = PERIOD TIMEGRP "host" 11.11 | MINPERIOD   |     7.266ns|     3.845ns|       0|           0
  1 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | MAXDELAY    |     7.826ns|     3.285ns|       0|           0
  OM TIMEGRP "clk_rx" TO TIMEGRP         "L | HOLD        |     0.575ns|            |       0|           0
  LCLK0" 11.111 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio2 = MAXDELAY FROM TIMEGRP "mdc_ris | SETUP       |   191.951ns|     8.049ns|       0|           0
  ing" TO TIMEGRP "mdc_falling" 200 ns      | HOLD        |     1.373ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_mdio1 = PERIOD TIMEGRP "mdio_logic" 40 | MINPERIOD   |   397.751ns|     2.249ns|       0|           0
  0 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_bufgmux_path" TIG                | SETUP       |         N/A|     3.603ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_addr_config_to_rx_path" TIG      | SETUP       |         N/A|     7.151ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_config_to_all_path" TIG          | SETUP       |         N/A|     9.083ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c |             |            |            |        |            
  lk_tx_gmii" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_tx_gmii" TO TIMEGRP       |             |            |            |        |            
     "LLCLK0" 11.111 ns DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.772ns|            0|            0|            0|       824523|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.658ns|          N/A|            0|            0|       819646|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.686ns|          N/A|            0|            0|         4877|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_host_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_host_clk                    |     11.111ns|      3.845ns|      7.351ns|            0|            0|            0|          192|
| TS_mdio3                      |     11.111ns|      5.666ns|          N/A|            0|            0|          108|            0|
| TS_mdio4                      |     11.111ns|      7.351ns|          N/A|            0|            0|           84|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 27 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 22 secs 
Total CPU time to PAR completion: 5 mins 12 secs 

Peak Memory Usage:  495 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 29
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.2 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
D:\Xilinx\12.2\ISE_DS\ISE\;D:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.2 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.11 2010-07-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 831177 paths, 13 nets, and 60297 connections

Design statistics:
   Minimum period:  14.658ns (Maximum frequency:  68.222MHz)
   Maximum path delay from/to any node:   8.049ns
   Maximum net delay:   5.963ns
   Minimum input required time before clock:   1.998ns


Analysis completed Tue Sep 21 13:36:37 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 20 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/12.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.2 - Bitgen M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
D:\Xilinx\12.2\ISE_DS\ISE\;D:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue Sep 21 13:37:01 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:2163 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/iodelay_s>:<IODELAY2
   _IODELAY2>.  The use IDELAY_TYPE of FIXED or DEFAULT means that pins CLK,
   IOCLK0 and IOCLK1 are ignored.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   quad_spi_if_0_C_pin_PULLUP is set but the tri state is not configured. 
DRC detected 0 errors and 29 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
At Local date and time: Tue Sep 21 14:01:43 2010
 make -f system.make libs started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6slx45csg324-2 -lp D:/Download/Atlys/edk-support-pack_100721/edk-support-pack/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6slx45csg324-2 -lp
D:/Download/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Repository path :
D:\Download\Atlys\edk-support-pack_100721\edk-support-pack\lib\

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 113 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 127 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 467 -
   floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling llfifo
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling ps2
Compiling lltemac
Compiling d_usb_epp_dstm
Compiling uartlite
Compiling intc
Compiling uartns550
Compiling cpu
Running execs_generate.
Done!
At Local date and time: Tue Sep 21 14:03:31 2010
 make -f system.make exporttosdk started...
mkdir -p SDK/SDK_Export/hw
psf2Edward.exe -inp system.xmp -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 113 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 127 - 1
master(s) : 1 slave(s)

Checking port drivers...

Performing Clock DRCs...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\system.mhs line 467 -
   floating connection!

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen.exe -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 12.2 - xdsgen EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing Soft_TEMAC.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing vhdci_conn.jpg.....
Rasterizing phy_reset_component_0.jpg.....
Rasterizing ac97_if_0.jpg.....
Rasterizing d_usb_epp_dstm_0.jpg.....
Rasterizing quad_spi_if_0.jpg.....
Rasterizing xps_uart16550_0.jpg.....
Rasterizing I2C_Bus.jpg.....
Rasterizing PS2_Keyboard_Mouse.jpg.....
Rasterizing dvi_in_native_0.jpg.....
Rasterizing dvi_out_native_0.jpg.....
Rasterizing pll_module_passthrough_0.jpg.....
Rasterizing dvi_reset_passthrough_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
At Local date and time: Tue Sep 21 14:04:09 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_Image_2_Side_Passtrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\__xps\system.gui
Generated Block Diagram.
At Local date and time: Tue Sep 21 19:08:59 2010
 make -f system.make download started...
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5618	    372	   1590	   7580	   1d9c	TestApp_Memory_microblaze_0/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx45csg324-2 system.mhs -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_
   component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_
   component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_
   component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1
   _10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1
   _10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1
   _10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_
   dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_
   dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_
   dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_i
   f_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_i
   f_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_i
   f_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.2 - iMPACT M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.1.0.0. WinDriver v10.10 Jungo (c) 1997 - 2009 Build Date: Sep  2 2009 X86 32bit SYS
12:13:52, version = 1010.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of M:/Xilinx/12.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 0000117FFD9D01.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    0
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    0
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      3 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0001 1100 1010 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!
At Local date and time: Tue Sep 21 19:10:30 2010
 make -f system.make download started...
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5654	    372	   1586	   7612	   1dbc	TestApp_Memory_microblaze_0/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx45csg324-2 system.mhs -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_
   component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_
   component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_
   component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1
   _10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1
   _10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1
   _10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_
   dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_
   dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_
   dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_i
   f_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_i
   f_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_i
   f_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.2 - iMPACT M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.1.0.0. WinDriver v10.10 Jungo (c) 1997 - 2009 Build Date: Sep  2 2009 X86 32bit SYS
12:13:52, version = 1010.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of M:/Xilinx/12.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 0000117FFD9D01.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 2
INFO:iMPACT:1777 - 
   Reading M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    0
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1010 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!
At Local date and time: Tue Sep 21 19:10:51 2010
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
At Local date and time: Tue Sep 21 19:10:51 2010
 xsdk.exe -workspace D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\SDK\SDK_Workspace_35\ -hwspec D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
At Local date and time: Tue Sep 21 19:25:45 2010
 make -f system.make exporttosdk started...
mkdir -p SDK/SDK_Export/hw
psf2Edward.exe -inp system.xmp -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\system.mhs line 113
- 2 master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\system.mhs line 120
- 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\system.mhs line 127
- 1 master(s) : 1 slave(s)

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\system.mhs line
   467 - floating connection!

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen.exe -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 12.2 - xdsgen EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing Soft_TEMAC.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing vhdci_conn.jpg.....
Rasterizing phy_reset_component_0.jpg.....
Rasterizing ac97_if_0.jpg.....
Rasterizing d_usb_epp_dstm_0.jpg.....
Rasterizing quad_spi_if_0.jpg.....
Rasterizing xps_uart16550_0.jpg.....
Rasterizing I2C_Bus.jpg.....
Rasterizing PS2_Keyboard_Mouse.jpg.....
Rasterizing dvi_in_native_0.jpg.....
Rasterizing dvi_out_native_0.jpg.....
Rasterizing pll_module_passthrough_0.jpg.....
Rasterizing dvi_reset_passthrough_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
At Local date and time: Tue Sep 21 19:26:08 2010
 xsdk.exe -workspace D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\SDK\SDK_Workspace_35\ -hwspec D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_third_image\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Sep 22 07:54:29 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Wed Sep 22 07:54:35 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Wed Sep 22 07:54:42 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr
At Local date and time: Wed Sep 22 07:56:43 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Atlys_12_2_RevC_BIST_third_image/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x40000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
ERROR:EDK:3452 - IPNAME:bram_block INSTANCE:lmb_bram -
   E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 152 - Memory of data
   width 32-bit and memory size 256-kBytes does not fit in a fixed size.
   Only the following memory configurations are supported:
   -----------------------------------------------------------------
                   |    Memory (kBytes)   |    Memory (kBytes)      
     Architecture  |      32-bit data     |      64-bit data        
                   |      byte-write      |      byte-write         
   -----------------------------------------------------------------
   Spartan-3       |      8 16 32 64      |      16 32 64 128       
   Spartan-3A      |    2 4 8 16 32 64    |    4 8 16 32 64 128     
   Spartan-3ADSP   |    2 4 8 16 32 64    |    4 8 16 32 64 128     
   Spartan-3E      |      8 16 32 64      |      16 32 64 128       
   Spartan-6       |    2 4 8 16 32 64    |    4 8 16 32 64 128     
   Virtex-4        |  2 4 8 16 32 64 128  |  4 8 16 32 64 128 256   
   Virtex-5        | 4 8 16 32 64 128 256 | 8 16 32 64 128 256 512  
   Virtex-6        | 4 8 16 32 64 128 256 | 8 16 32 64 128 256 512  


IPNAME:plb_v46 INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 113 - 2 master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 127 - 1 master(s) : 1 slave(s)
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
At Local date and time: Wed Sep 22 07:57:42 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Atlys_12_2_RevC_BIST_third_image/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x20000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
ERROR:EDK:3452 - IPNAME:bram_block INSTANCE:lmb_bram -
   E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 152 - Memory of data
   width 32-bit and memory size 128-kBytes does not fit in a fixed size.
   Only the following memory configurations are supported:
   -----------------------------------------------------------------
                   |    Memory (kBytes)   |    Memory (kBytes)      
     Architecture  |      32-bit data     |      64-bit data        
                   |      byte-write      |      byte-write         
   -----------------------------------------------------------------
   Spartan-3       |      8 16 32 64      |      16 32 64 128       
   Spartan-3A      |    2 4 8 16 32 64    |    4 8 16 32 64 128     
   Spartan-3ADSP   |    2 4 8 16 32 64    |    4 8 16 32 64 128     
   Spartan-3E      |      8 16 32 64      |      16 32 64 128       
   Spartan-6       |    2 4 8 16 32 64    |    4 8 16 32 64 128     
   Virtex-4        |  2 4 8 16 32 64 128  |  4 8 16 32 64 128 256   
   Virtex-5        | 4 8 16 32 64 128 256 | 8 16 32 64 128 256 512  
   Virtex-6        | 4 8 16 32 64 128 256 | 8 16 32 64 128 256 512  


IPNAME:plb_v46 INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 113 - 2 master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 127 - 1 master(s) : 1 slave(s)
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
At Local date and time: Wed Sep 22 07:59:02 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Atlys_12_2_RevC_BIST_third_image/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 113 - 2 master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 127 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 467 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for albert.fazakas@bel.utcluj.ro on
   07/06/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 254 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 152 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 284 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 88 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 113 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 120 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 127 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 134 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 143 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 152 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 159 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 172 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 254 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line
284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 319 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line
332 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 345 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vhdci_conn - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 355 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:phy_reset_component_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 368 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ac97_if_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 378 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:d_usb_epp_dstm_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line
391 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 413
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line
424 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 434 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_mouse - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 444 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line
459 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line
470 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 483 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 504 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 120 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_third_image/implementation/ilmb_wrapper/ilmb_wrapper.ng
c" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_third_image/implementation/dlmb_wrapper/dlmb_wrapper.ng
c" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc mcb_ddr2_wrapper.ucf -sd ..
mcb_ddr2_wrapper.ngc ../mcb_ddr2_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_third_image/implementation/mcb_ddr2_wrapper/mcb_ddr2_wr
apper.ngc" ...

Applying constraints in "mcb_ddr2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 254 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_third_image/implementation/soft_temac_wrapper/soft_tema
c_wrapper.ngc" ...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper_fifo_gene
rator_v6_1_2.edn" "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper\soft_tema
c_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper_fifo_gene
rator_v6_1_1.edn" "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper\soft_tema
c_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper_fifo_gene
rator_v6_1_3.edn" "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper\soft_tema
c_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper_blk_mem_g
en_v4_1.edn" "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper\soft_tema
c_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper_fifo_gene
rator_v6_1_4.edn" "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <D:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"E:\Atlys_12_2_RevC_BIST_third_image\implementation\soft_temac_wrapper\soft_tema
c_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  16 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_third_image/implementation/clock_generator_0_wrapper/cl
ock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 345 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"E:/Atlys_12_2_RevC_BIST_third_image/implementation/xps_intc_0_wrapper/xps_intc_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1297.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "E:/Atlys_12_2_RevC_BIST_third_image/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile D:/Xilinx/12.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/Atlys_12_2_RevC_BIST_third_image/implementation 

Using Flow File: E:/Atlys_12_2_RevC_BIST_third_image/implementation/fpga.flw 
Using Option File(s): 
 E:/Atlys_12_2_RevC_BIST_third_image/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"E:/Atlys_12_2_RevC_BIST_third_image/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
E:/Atlys_12_2_RevC_BIST_third_image/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "E:/Atlys_12_2_RevC_BIST_third_image/implementation/system.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for albert.fazakas@bel.utcluj.ro on
   07/06/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for albert.fazakas@bel.utcluj.ro on
   07/06/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_8' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_9' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_10' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_11' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_12' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_13' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_14' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_15' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_16' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_17' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_18' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_19' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_20' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_21' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_22' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_23' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_24' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_25' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_26' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_27' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_28' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_29' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_30' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_31' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(230)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(232)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(237)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(262)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  90

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   40 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 7 mins 33 secs 
Total CPU  time at the beginning of Placer: 7 mins 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f58ce048) REAL time: 7 mins 42 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:f58ce048) REAL time: 7 mins 46 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:dd1db118) REAL time: 7 mins 46 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:7d0a8936) REAL time: 10 mins 29 secs 

Phase 5.5  Local Placement Optimization
Phase 5.5  Local Placement Optimization (Checksum:7d0a8936) REAL time: 10 mins 30 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:7d0a8936) REAL time: 10 mins 30 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:7d0a8936) REAL time: 10 mins 30 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:7d0a8936) REAL time: 10 mins 31 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:7d0a8936) REAL time: 10 mins 31 secs 

Phase 10.8  Global Placement
...........................
......................................................................................
...................................................................................................................
...............................................................................
.................
Phase 10.8  Global Placement (Checksum:5e4b745) REAL time: 20 mins 54 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5e4b745) REAL time: 20 mins 55 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:242c8618) REAL time: 22 mins 5 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:242c8618) REAL time: 22 mins 5 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:b1fb6139) REAL time: 22 mins 8 secs 

Total REAL time to Placer completion: 22 mins 46 secs 
Total CPU  time to Placer completion: 22 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   32
Slice Logic Utilization:
  Number of Slice Registers:                10,450 out of  54,576   19
    Number used as Flip Flops:              10,441
    Number used as Latches:                      0
    Number used as Latch-thrus:                  5
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     11,691 out of  27,288   42
    Number used as logic:                   10,846 out of  27,288   39
      Number using O6 output only:           8,254
      Number using O5 output only:             464
      Number using O5 and O6:                2,128
      Number used as ROM:                        0
    Number used as Memory:                     497 out of   6,408    7
      Number used as Dual Port RAM:            286
        Number using O6 output only:            14
        Number using O5 output only:            18
        Number using O5 and O6:                254
      Number used as Single Port RAM:           20
        Number using O6 output only:             2
        Number using O5 output only:             6
        Number using O5 and O6:                 12
      Number used as Shift Register:           191
        Number using O6 output only:            78
        Number using O5 output only:             1
        Number using O5 and O6:                112
    Number used exclusively as route-thrus:    348
      Number with same-slice register load:    306
      Number with same-slice carry load:        37
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,552 out of   6,822   66
  Number of LUT Flip Flop pairs used:       14,027
    Number with an unused Flip Flop:         4,662 out of  14,027   33
    Number with an unused LUT:               2,336 out of  14,027   16
    Number of fully used LUT-FF pairs:       7,029 out of  14,027   50
    Number of unique control sets:             672
    Number of slice register sites lost
      to control set restrictions:           2,508 out of  54,576    4

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       195 out of     218   89
    Number of LOCed IOBs:                      195 out of     195  100
    IOB Flip Flops:                             63
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        43 out of     116   37
  Number of RAMB8BWERs:                          4 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 4 out of      32   12
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       9 out of      16   56
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                  33 out of     376    8
    Number used as ILOGIC2s:                    25
    Number used as ISERDES2s:                    8
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        42 out of     376   11
    Number used as IODELAY2s:                   18
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  88 out of     376   23
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            4 out of       4  100
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  530 MB
Total REAL time to MAP completion:  23 mins 22 secs 
Total CPU time to MAP completion:   22 mins 54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.2 - par M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/12.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
D:\Xilinx\12.2\ISE_DS\ISE\;D:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.11 2010-07-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                10,450 out of  54,576   19
    Number used as Flip Flops:              10,441
    Number used as Latches:                      0
    Number used as Latch-thrus:                  5
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     11,691 out of  27,288   42
    Number used as logic:                   10,846 out of  27,288   39
      Number using O6 output only:           8,254
      Number using O5 output only:             464
      Number using O5 and O6:                2,128
      Number used as ROM:                        0
    Number used as Memory:                     497 out of   6,408    7
      Number used as Dual Port RAM:            286
        Number using O6 output only:            14
        Number using O5 output only:            18
        Number using O5 and O6:                254
      Number used as Single Port RAM:           20
        Number using O6 output only:             2
        Number using O5 output only:             6
        Number using O5 and O6:                 12
      Number used as Shift Register:           191
        Number using O6 output only:            78
        Number using O5 output only:             1
        Number using O5 and O6:                112
    Number used exclusively as route-thrus:    348
      Number with same-slice register load:    306
      Number with same-slice carry load:        37
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,552 out of   6,822   66
  Number of LUT Flip Flop pairs used:       14,027
    Number with an unused Flip Flop:         4,662 out of  14,027   33
    Number with an unused LUT:               2,336 out of  14,027   16
    Number of fully used LUT-FF pairs:       7,029 out of  14,027   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       195 out of     218   89
    Number of LOCed IOBs:                      195 out of     195  100
    IOB Flip Flops:                             63
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        43 out of     116   37
  Number of RAMB8BWERs:                          4 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 4 out of      32   12
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       9 out of      16   56
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                  33 out of     376    8
    Number used as ILOGIC2s:                    25
    Number used as ISERDES2s:                    8
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        42 out of     376   11
    Number used as IODELAY2s:                   18
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  88 out of     376   23
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            4 out of       4  100
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 58 secs 
Finished initial Timing Analysis.  REAL time: 59 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 77569 unrouted;      REAL time: 1 mins 2 secs 

Phase  2  : 65401 unrouted;      REAL time: 1 mins 12 secs 

Phase  3  : 29905 unrouted;      REAL time: 2 mins 29 secs 

Phase  4  : 29921 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 45 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 45 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 45 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 45 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 45 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 
Total REAL time to Router completion: 5 mins 1 secs 
Total CPU time to Router completion: 4 mins 59 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y1| No   | 3047 |  0.679     |  2.388      |
+---------------------+--------------+------+------+------------+-------------+
|             dvi_clk | BUFGMUX_X3Y14| No   |   66 |  0.594     |  2.329      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_in_native_0/dvi_ |              |      |      |            |             |
|in_native_0/dec0/Pix |              |      |      |            |             |
|           el_Clk_2x | BUFGMUX_X3Y13| No   |  156 |  0.373     |  2.082      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.rx_gmii_mii_clk |              |      |      |            |             |
|              _int_0 |  BUFGMUX_X2Y3| No   |  210 |  0.044     |  1.752      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X2Y10| No   |   56 |  0.056     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.tx_gmii_mii_clk |              |      |      |            |             |
|              _int_0 |  BUFGMUX_X3Y6| No   |  154 |  0.703     |  2.411      |
+---------------------+--------------+------+------+------------+-------------+
|      dvi_pll_clk_in |  BUFGMUX_X2Y4| No   |   30 |  0.037     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|          dvi_clk_2x | BUFGMUX_X2Y12| No   |   26 |  0.338     |  2.098      |
+---------------------+--------------+------+------+------------+-------------+
|d_usb_epp_dstm_0_IFC |              |      |      |            |             |
|         LK_pin_IBUF |         Local|      |   37 |  6.145     |  8.784      |
+---------------------+--------------+------+------+------------+-------------+
|ac97_if_0_BITCLK_pin |              |      |      |            |             |
|               _IBUF |         Local|      |   92 |  8.699     | 11.018      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   19 |  5.715     |  9.064      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_in_native_0/dvi_ |              |      |      |            |             |
|in_native_0/dec0/Pix |              |      |      |            |             |
|          el_Clk_10x |         Local|      |   15 |  0.029     |  1.779      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.I_GMII_INTERFAC |              |      |      |            |             |
|E_0/S60.gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.007     |  1.522      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_out_native_0/dvi |              |      |      |            |             |
|_out_native_0/pclkx1 |              |      |      |            |             |
|                   0 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.833 ns H |             |            |            |        |            
  IGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.137ns|     5.963ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/RXGMIIRSTGENEN.I_SYNC_GMII_MII_RX_R |             |            |            |        |            
  ESET_I/RESET_OUT"         MAXDELAY = 6.1  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.314ns|     7.686ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.350ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.341ns|    14.658ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.234ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP       |     0.342ns|     7.658ns|       0|           0
  s HIGH 50| HOLD        |     0.396ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE CO | SETUP       |     0.402ns|     1.998ns|       0|           0
  MP         "fpga_0_Soft_TEMAC_GMII_RX_CLK | HOLD        |     0.045ns|            |       0|           0
  _0_pin"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.540ns|     5.560ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T"         MAXDELAY = 6.1 ns              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.737ns|     5.363ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/G_SYNC_MGMT_RESET.I_SYNC_MGMT_RESET |             |            |            |        |            
  _HOST_I/RESET_OUT"         MAXDELAY = 6.1 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     0.968ns|     7.032ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.506ns|            |       0|           0
  lk_rx" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_GTX_CLK = MAXDELAY FR | SETUP       |     1.687ns|     6.313ns|       0|           0
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "c | HOLD        |     0.484ns|            |       0|           0
  lk_gtx" 8 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP  | SETUP       |     3.386ns|     4.614ns|       0|           0
  "flow_rx_to_tx" TO TIMEGRP         "tx_cl | HOLD        |     0.646ns|            |       0|           0
  ock_gmii" 8 ns DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio4 = MAXDELAY FROM TIMEGRP "host" T | SETUP       |     3.760ns|     7.351ns|       0|           0
  O TIMEGRP "mdio_logic" TS_host_clk        | HOLD        |     0.473ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | MINPERIOD   |     4.155ns|     3.845ns|       0|           0
  _gmii" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk = PERIOD TIMEGRP "gtx_clock" 8 | MINPERIOD   |     4.155ns|     3.845ns|       0|           0
   ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.651ns|     1.449ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift2"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.991ns|     1.109ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift9"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.991ns|     1.109ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift1"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.999ns|     1.101ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift10"         MAXDELAY = 6.1 ns      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.037ns|     1.063ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift4"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.086ns|     1.014ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift8"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.429ns|     0.671ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift3"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio3 = MAXDELAY FROM TIMEGRP "mdio_lo | SETUP       |     5.445ns|     5.666ns|       0|           0
  gic" TO TIMEGRP "host" TS_host_clk        | HOLD        |     0.793ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.556ns|     0.544ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift6"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.574ns|     0.526ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift7"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     5.719ns|     5.392ns|       0|           0
  OM TIMEGRP "clk_gtx" TO TIMEGRP         " | HOLD        |     0.443ns|            |       0|           0
  PLBCLK" 11.111 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.738ns|     0.362ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift5"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_GTX_CLK = MAXDELAY FR | SETUP       |     6.341ns|     1.659ns|       0|           0
  OM TIMEGRP "clk_rx" TO TIMEGRP         "c | HOLD        |     0.622ns|            |       0|           0
  lk_gtx" 8 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_host_clk = PERIOD TIMEGRP "host" 11.11 | MINPERIOD   |     7.266ns|     3.845ns|       0|           0
  1 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | MAXDELAY    |     7.826ns|     3.285ns|       0|           0
  OM TIMEGRP "clk_rx" TO TIMEGRP         "L | HOLD        |     0.575ns|            |       0|           0
  LCLK0" 11.111 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio2 = MAXDELAY FROM TIMEGRP "mdc_ris | SETUP       |   191.951ns|     8.049ns|       0|           0
  ing" TO TIMEGRP "mdc_falling" 200 ns      | HOLD        |     1.373ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_mdio1 = PERIOD TIMEGRP "mdio_logic" 40 | MINPERIOD   |   397.751ns|     2.249ns|       0|           0
  0 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_bufgmux_path" TIG                | SETUP       |         N/A|     3.603ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_addr_config_to_rx_path" TIG      | SETUP       |         N/A|     7.151ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_config_to_all_path" TIG          | SETUP       |         N/A|     9.083ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c |             |            |            |        |            
  lk_tx_gmii" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_tx_gmii" TO TIMEGRP       |             |            |            |        |            
     "LLCLK0" 11.111 ns DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.772ns|            0|            0|            0|       824523|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.658ns|          N/A|            0|            0|       819646|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.686ns|          N/A|            0|            0|         4877|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_host_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_host_clk                    |     11.111ns|      3.845ns|      7.351ns|            0|            0|            0|          192|
| TS_mdio3                      |     11.111ns|      5.666ns|          N/A|            0|            0|          108|            0|
| TS_mdio4                      |     11.111ns|      7.351ns|          N/A|            0|            0|           84|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 27 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 25 secs 
Total CPU time to PAR completion: 5 mins 11 secs 

Peak Memory Usage:  495 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 29
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.2 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
D:\Xilinx\12.2\ISE_DS\ISE\;D:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.2 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.11 2010-07-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 831177 paths, 13 nets, and 60297 connections

Design statistics:
   Minimum period:  14.658ns (Maximum frequency:  68.222MHz)
   Maximum path delay from/to any node:   8.049ns
   Maximum net delay:   5.963ns
   Minimum input required time before clock:   1.998ns


Analysis completed Wed Sep 22 08:53:55 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 22 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/12.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.2 - Bitgen M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
D:\Xilinx\12.2\ISE_DS\ISE\;D:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Wed Sep 22 08:54:20 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:2163 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/iodelay_s>:<IODELAY2
   _IODELAY2>.  The use IDELAY_TYPE of FIXED or DEFAULT means that pins CLK,
   IOCLK0 and IOCLK1 are ignored.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   quad_spi_if_0_C_pin_PULLUP is set but the tri state is not configured. 
DRC detected 0 errors and 29 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
At Local date and time: Wed Sep 22 09:42:22 2010
 make -f system.make libs started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6slx45csg324-2   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6slx45csg324-2 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 113 - 2 master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 127 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 467 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling llfifo
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling ps2
Compiling lltemac
Compiling d_usb_epp_dstm
Compiling uartlite
Compiling intc
Compiling uartns550
Compiling cpu
Running execs_generate.
Done!
At Local date and time: Wed Sep 22 09:44:16 2010
 make -f system.make exporttosdk started...
mkdir -p SDK/SDK_Export/hw
psf2Edward.exe -inp system.xmp -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 12.2 - psf2Edward EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 113 - 2 master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST_third_image\system.mhs
line 127 - 1 master(s) : 1 slave(s)

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST_third_image\system.mhs line 467 - floating
   connection!

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen.exe -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 12.2 - xdsgen EDK_MS2.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing Soft_TEMAC.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing vhdci_conn.jpg.....
Rasterizing phy_reset_component_0.jpg.....
Rasterizing ac97_if_0.jpg.....
Rasterizing d_usb_epp_dstm_0.jpg.....
Rasterizing quad_spi_if_0.jpg.....
Rasterizing xps_uart16550_0.jpg.....
Rasterizing I2C_Bus.jpg.....
Rasterizing PS2_Keyboard_Mouse.jpg.....
Rasterizing dvi_in_native_0.jpg.....
Rasterizing dvi_out_native_0.jpg.....
Rasterizing pll_module_passthrough_0.jpg.....
Rasterizing dvi_reset_passthrough_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
At Local date and time: Wed Sep 22 09:44:55 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_third_image\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_third_image\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_third_image\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_third_image\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_third_image\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_third_image\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
At Local date and time: Wed Sep 29 10:54:09 2010
 make -f system.make init_bram started...
xilperl D:/Xilinx/12.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.2 - Bitgen M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Usage: bitgen [-d] [-j] [-b] [-w] [-l] [-m] [-t] [-n] [-u] [-a] [-r <bitFile>]
[-intstyle ise|xflow|silent|pa] [-ise <projectrepositoryfile>] {-bd
<BRAM_data_file> [tag <tagname>]} {-g <setting_value>} [-filter
<filter_file[.filter]>] <infile[.ncd]> [<outfile>] [<pcffile[.pcf]>]
 
Where:
  -d            = Don't Run DRC (Design Rules Checker)
  -j            = Don't create bit file
  -b            = Create rawbits file
  -w            = Overwrite existing output file
  -l            = Create logic allocation file
  -m            = Create mask file
  -t            = Tie down unused interconnect
  -n            = Save tied ncd as _<file>.ncd
  -u            = Use critical nets as last resort during tiedown
  -a            = Attempt "full" tiedown, allowing use of user signals
  -f <cmdfile>  = Read command line arguments from file <cmdfile>
  -r <bitfile>  = Create a partial bit file using <bitfile> as reference
  -bd <memfile> = Update BlockRAM contents with data from file <memfile>
  -g <opt:val>  = Set architecture specific option "opt" to value "val"

Use "bitgen -help <architecture>" to display architecture specific options.

BITGEN:  Creates the configuration (BIT) file based on the contents of a
physical implementation file (NCD).  The BIT file defines the behavior of
the programmed FPGA.
ERROR:Portability:90 - Command line error: Argument "system.msk" has an invalid
   extension.  The valid extension is ".ncd".  If your file name has more than
   one "." in it you must explicitly enter the full file name with its
   extension.

mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.b  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5654	    372	   1586	   7612	   1dbc	TestApp_Memory_microblaze_0/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx45csg324-2 system.mhs   -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
At Local date and time: Wed Sep 29 10:56:48 2010
 make -f system.make init_bram started...
xilperl D:/Xilinx/12.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.2 - Bitgen M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
D:\Xilinx\12.2\ISE_DS\ISE\;D:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Wed Sep 29 10:57:10 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:2163 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/iodelay_s>:<IODELAY2
   _IODELAY2>.  The use IDELAY_TYPE of FIXED or DEFAULT means that pins CLK,
   IOCLK0 and IOCLK1 are ignored.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   quad_spi_if_0_C_pin_PULLUP is set but the tri state is not configured. 
DRC detected 0 errors and 29 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Saving Readback bit file system.rbb.
Saving Readback golden data file system.rbd.
Saving mask data in "system.msd".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx45csg324-2 system.mhs   -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<D:/Xilinx/12.2/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\phy_reset_component_v1_00_a\data\p
   hy_reset_component_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_
   0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_
   epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST_third_image\pcores\quad_spi_if_v1_00_a\data\quad_spi_
   if_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_third_image\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_third_image\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
At Local date and time: Wed Nov 17 21:57:53 2010
 make -f system.make exporttosdk started...
Done!
At Local date and time: Wed Nov 17 21:57:53 2010
 xsdk.exe -workspace E:\Atlys_12_2_RevC_BIST_third_image_FINAL\SDK\SDK_Workspace_35\ -hwspec E:\Atlys_12_2_RevC_BIST_third_image_FINAL\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST_third_image_FINAL\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST_third_image_FINAL\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_BIST_Release_Images\Atlys_ManTest3_InitMemTest\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_BIST_Release_Images\Atlys_ManTest3_InitMemTest\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
At Local date and time: Wed Nov 17 22:10:11 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Wed Nov 17 22:10:17 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Wed Nov 17 22:10:22 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_BIST_Release_Images\Atlys_ManTest3_InitMemTest_Clean\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_BIST_Release_Images\Atlys_ManTest3_InitMemTest_Clean\__xps\system.gui
