$date
	Mon Jan  1 20:05:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! vldout $end
$var wire 8 " dout [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ din $end
$var reg 1 % rst_n $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ din $end
$var wire 8 & dout [7:0] $end
$var wire 1 % rst_n $end
$var wire 1 ! vldout $end
$var reg 8 ' data_out [7:0] $end
$var reg 1 ( valid_data $end
$var integer 32 ) count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
x(
bx '
bx &
0%
x$
0#
bx "
x!
$end
#10
0!
0(
b0 "
b0 &
b0 '
1#
#15
0$
#20
0#
#30
1#
#35
1$
#40
0#
#50
1#
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
1%
#110
b1 "
b1 &
b1 '
b1 )
1#
#120
0#
#130
b11 "
b11 &
b11 '
b10 )
1#
#140
0#
#150
b111 "
b111 &
b111 '
b11 )
1#
#155
0$
#160
0#
#170
b1110 "
b1110 &
b1110 '
b100 )
1#
#175
1$
#180
0#
#190
b11101 "
b11101 &
b11101 '
b101 )
1#
#200
0#
#210
b111011 "
b111011 &
b111011 '
b110 )
1#
#215
0$
#220
0#
#230
b1110110 "
b1110110 &
b1110110 '
b111 )
1#
#235
1$
#240
0#
#250
1!
1(
b11101101 "
b11101101 &
b11101101 '
b0 )
1#
#260
0#
#270
b1 "
b1 &
b1 '
0!
0(
b1 )
1#
#275
0$
#280
0#
#290
b10 "
b10 &
b10 '
b10 )
1#
#295
1$
#300
0#
#310
b101 "
b101 &
b101 '
b11 )
1#
#315
0$
#320
0#
#330
b1010 "
b1010 &
b1010 '
b100 )
1#
#335
1$
#340
0#
#350
b10101 "
b10101 &
b10101 '
b101 )
1#
#355
0$
#360
0#
#370
b101010 "
b101010 &
b101010 '
b110 )
1#
#375
1$
#380
0#
#390
b1010101 "
b1010101 &
b1010101 '
b111 )
1#
#400
0#
#410
1!
1(
b10101011 "
b10101011 &
b10101011 '
b0 )
1#
#415
0$
#420
0#
#430
b0 "
b0 &
b0 '
0!
0(
b1 )
1#
#435
1$
#440
0#
#450
b1 "
b1 &
b1 '
b10 )
1#
#455
0$
#460
0#
#470
b10 "
b10 &
b10 '
b11 )
1#
#480
0#
#490
b100 "
b100 &
b100 '
b100 )
1#
#500
0#
#510
b1000 "
b1000 &
b1000 '
b101 )
1#
#515
1$
#520
0#
#530
b10001 "
b10001 &
b10001 '
b110 )
1#
#535
0$
#540
0#
#550
b100010 "
b100010 &
b100010 '
b111 )
1#
#555
1$
#560
0#
#570
1!
1(
b1000101 "
b1000101 &
b1000101 '
b0 )
1#
#580
0#
#590
b1 "
b1 &
b1 '
0!
0(
b1 )
1#
#600
0#
#610
b11 "
b11 &
b11 '
b10 )
1#
#620
0#
#630
b111 "
b111 &
b111 '
b11 )
1#
#635
0$
#640
0#
#650
b1110 "
b1110 &
b1110 '
b100 )
1#
#660
0#
#670
b11100 "
b11100 &
b11100 '
b101 )
1#
#680
0#
#690
b111000 "
b111000 &
b111000 '
b110 )
1#
#700
0#
#710
b1110000 "
b1110000 &
b1110000 '
b111 )
1#
#715
1$
#720
0#
#730
1!
1(
b11100001 "
b11100001 &
b11100001 '
b0 )
1#
#735
0$
#740
0#
#750
b0 "
b0 &
b0 '
0!
0(
b1 )
1#
#755
1$
#760
0#
#770
b1 "
b1 &
b1 '
b10 )
1#
#780
0#
#790
b11 "
b11 &
b11 '
b11 )
1#
#800
0#
#810
b111 "
b111 &
b111 '
b100 )
1#
#820
0#
#830
b1111 "
b1111 &
b1111 '
b101 )
1#
#840
0#
#850
b11111 "
b11111 &
b11111 '
b110 )
1#
#855
0$
#860
0#
#870
b111110 "
b111110 &
b111110 '
b111 )
1#
#880
0#
#890
1!
1(
b1111100 "
b1111100 &
b1111100 '
b0 )
1#
#895
1$
#900
0#
