INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ip/encoder_decoder_sim_clk_wiz_0_0/encoder_decoder_sim_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_decoder_sim_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ip/encoder_decoder_sim_clk_wiz_0_0/encoder_decoder_sim_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_decoder_sim_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ipshared/e0d0/hdl/axi_spi_interface_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_spi_interface_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ipshared/e0d0/src/spi_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ipshared/e0d0/hdl/axi_spi_interface_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_spi_interface_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ip/encoder_decoder_sim_axi_spi_interface_0_0/sim/encoder_decoder_sim_axi_spi_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_decoder_sim_axi_spi_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ipshared/b32e/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ipshared/b32e/src/hamming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hamming
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ipshared/b32e/src/reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ipshared/b32e/src/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ipshared/b32e/src/decoder_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/ip/encoder_decoder_sim_decoder_top_v3_0_0/sim/encoder_decoder_sim_decoder_top_v3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_decoder_sim_decoder_top_v3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.ip_user_files/bd/encoder_decoder_sim/sim/encoder_decoder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_decoder_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.gen/sources_1/bd/encoder_decoder_sim/hdl/encoder_decoder_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_decoder_sim_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_board/encoder_board.srcs/sim_1/new/axi_spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_spi_tb_v3
