# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie2 -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name:            VADD_ACC
alignment:       16
legalized:       true
regBankSelected: true
body:             |
  bb.1.entry:
    liveins: $cm1, $cm2
    ; CHECK-LABEL: name: VADD_ACC
    ; CHECK: liveins: $cm1, $cm2
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:acc1024 = COPY $cm1
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:acc1024 = COPY $cm2
    ; CHECK-NEXT: [[MOV_RLC_imm10_pseudo:%[0-9]+]]:er = MOV_RLC_imm10_pseudo 0
    ; CHECK-NEXT: [[VADD:%[0-9]+]]:acc1024 = VADD [[COPY]], [[COPY1]], [[MOV_RLC_imm10_pseudo]]
    ; CHECK-NEXT: $cm0 = COPY [[VADD]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit $cm0
    %1:accregbank(<16 x s64>) = COPY $cm1
    %2:accregbank(<16 x s64>) = COPY $cm2
    %3:gprregbank(s32) = G_CONSTANT i32 0
    %0:accregbank(<16 x s64>) = G_INTRINSIC intrinsic(@llvm.aie2.add.acc), %1:accregbank(<16 x s64>), %2:accregbank(<16 x s64>), %3:gprregbank(s32)
    $cm0 = COPY %0:accregbank(<16 x s64>)
    PseudoRET implicit $lr, implicit $cm0
...
