
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006f64  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406f64  00406f64  00016f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00406f6c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000308  204009d0  0040793c  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400cd8  00407c44  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cd8  00409c44  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018b3c  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000038d2  00000000  00000000  00039593  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005b3b  00000000  00000000  0003ce65  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008e0  00000000  00000000  000429a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000948  00000000  00000000  00043280  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a315  00000000  00000000  00043bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f0e3  00000000  00000000  0004dedd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090298  00000000  00000000  0005cfc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001fac  00000000  00000000  000ed258  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 2c 40 20 49 12 40 00 45 12 40 00 45 12 40 00     .,@ I.@.E.@.E.@.
  400010:	45 12 40 00 45 12 40 00 45 12 40 00 00 00 00 00     E.@.E.@.E.@.....
	...
  40002c:	45 12 40 00 45 12 40 00 00 00 00 00 45 12 40 00     E.@.E.@.....E.@.
  40003c:	45 12 40 00 45 12 40 00 45 12 40 00 45 12 40 00     E.@.E.@.E.@.E.@.
  40004c:	ed 15 40 00 45 12 40 00 45 12 40 00 45 12 40 00     ..@.E.@.E.@.E.@.
  40005c:	45 12 40 00 45 12 40 00 00 00 00 00 a9 0d 40 00     E.@.E.@.......@.
  40006c:	bd 0d 40 00 d1 0d 40 00 45 12 40 00 45 12 40 00     ..@...@.E.@.E.@.
  40007c:	45 12 40 00 e5 0d 40 00 f9 0d 40 00 45 12 40 00     E.@...@...@.E.@.
  40008c:	45 12 40 00 45 12 40 00 45 12 40 00 45 12 40 00     E.@.E.@.E.@.E.@.
  40009c:	45 12 40 00 45 12 40 00 45 12 40 00 45 12 40 00     E.@.E.@.E.@.E.@.
  4000ac:	45 12 40 00 45 12 40 00 45 12 40 00 45 12 40 00     E.@.E.@.E.@.E.@.
  4000bc:	45 12 40 00 45 12 40 00 45 12 40 00 45 12 40 00     E.@.E.@.E.@.E.@.
  4000cc:	45 12 40 00 00 00 00 00 45 12 40 00 00 00 00 00     E.@.....E.@.....
  4000dc:	45 12 40 00 45 12 40 00 45 12 40 00 45 12 40 00     E.@.E.@.E.@.E.@.
  4000ec:	45 12 40 00 45 12 40 00 45 12 40 00 45 12 40 00     E.@.E.@.E.@.E.@.
  4000fc:	45 12 40 00 45 12 40 00 45 12 40 00 45 12 40 00     E.@.E.@.E.@.E.@.
  40010c:	45 12 40 00 45 12 40 00 00 00 00 00 00 00 00 00     E.@.E.@.........
  40011c:	00 00 00 00 45 12 40 00 45 12 40 00 45 12 40 00     ....E.@.E.@.E.@.
  40012c:	45 12 40 00 45 12 40 00 00 00 00 00 45 12 40 00     E.@.E.@.....E.@.
  40013c:	45 12 40 00                                         E.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00406f6c 	.word	0x00406f6c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406f6c 	.word	0x00406f6c
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00406f6c 	.word	0x00406f6c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009ec 	.word	0x204009ec

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009ec 	.word	0x204009ec

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	204009ec 	.word	0x204009ec

00400200 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400200:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400202:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400206:	4b02      	ldr	r3, [pc, #8]	; (400210 <rtt_disable_interrupt+0x10>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40020c:	6001      	str	r1, [r0, #0]
  40020e:	4770      	bx	lr
  400210:	204009ec 	.word	0x204009ec

00400214 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400214:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400216:	6883      	ldr	r3, [r0, #8]
  400218:	429a      	cmp	r2, r3
  40021a:	d003      	beq.n	400224 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40021c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40021e:	6883      	ldr	r3, [r0, #8]
  400220:	4293      	cmp	r3, r2
  400222:	d1fb      	bne.n	40021c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400224:	4618      	mov	r0, r3
  400226:	4770      	bx	lr

00400228 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400228:	68c0      	ldr	r0, [r0, #12]
}
  40022a:	4770      	bx	lr

0040022c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40022c:	b570      	push	{r4, r5, r6, lr}
  40022e:	4606      	mov	r6, r0
  400230:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400232:	6804      	ldr	r4, [r0, #0]
  400234:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400238:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40023c:	4809      	ldr	r0, [pc, #36]	; (400264 <rtt_write_alarm_time+0x38>)
  40023e:	4b0a      	ldr	r3, [pc, #40]	; (400268 <rtt_write_alarm_time+0x3c>)
  400240:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400242:	b92d      	cbnz	r5, 400250 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400244:	f04f 33ff 	mov.w	r3, #4294967295
  400248:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40024a:	b924      	cbnz	r4, 400256 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40024c:	2000      	movs	r0, #0
  40024e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400250:	3d01      	subs	r5, #1
  400252:	6075      	str	r5, [r6, #4]
  400254:	e7f9      	b.n	40024a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400256:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40025a:	4802      	ldr	r0, [pc, #8]	; (400264 <rtt_write_alarm_time+0x38>)
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <rtt_write_alarm_time+0x40>)
  40025e:	4798      	blx	r3
  400260:	e7f4      	b.n	40024c <rtt_write_alarm_time+0x20>
  400262:	bf00      	nop
  400264:	400e1830 	.word	0x400e1830
  400268:	00400201 	.word	0x00400201
  40026c:	004001ed 	.word	0x004001ed

00400270 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400270:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400272:	4b07      	ldr	r3, [pc, #28]	; (400290 <spi_enable_clock+0x20>)
  400274:	4298      	cmp	r0, r3
  400276:	d003      	beq.n	400280 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400278:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_enable_clock+0x24>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d004      	beq.n	400288 <spi_enable_clock+0x18>
  40027e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400280:	2015      	movs	r0, #21
  400282:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_enable_clock+0x28>)
  400284:	4798      	blx	r3
  400286:	bd08      	pop	{r3, pc}
  400288:	202a      	movs	r0, #42	; 0x2a
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <spi_enable_clock+0x28>)
  40028c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40028e:	e7f6      	b.n	40027e <spi_enable_clock+0xe>
  400290:	40008000 	.word	0x40008000
  400294:	40058000 	.word	0x40058000
  400298:	00400f2d 	.word	0x00400f2d

0040029c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40029c:	6843      	ldr	r3, [r0, #4]
  40029e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002a4:	6843      	ldr	r3, [r0, #4]
  4002a6:	0409      	lsls	r1, r1, #16
  4002a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002ac:	4319      	orrs	r1, r3
  4002ae:	6041      	str	r1, [r0, #4]
  4002b0:	4770      	bx	lr

004002b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002b8:	6905      	ldr	r5, [r0, #16]
  4002ba:	f015 0f02 	tst.w	r5, #2
  4002be:	d103      	bne.n	4002c8 <spi_write+0x16>
		if (!timeout--) {
  4002c0:	3c01      	subs	r4, #1
  4002c2:	d1f9      	bne.n	4002b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4002c4:	2001      	movs	r0, #1
  4002c6:	e00c      	b.n	4002e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4002c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002ca:	f014 0f02 	tst.w	r4, #2
  4002ce:	d006      	beq.n	4002de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002d0:	0412      	lsls	r2, r2, #16
  4002d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4002d8:	b10b      	cbz	r3, 4002de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bc30      	pop	{r4, r5}
  4002e4:	4770      	bx	lr

004002e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002e6:	b932      	cbnz	r2, 4002f6 <spi_set_clock_polarity+0x10>
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0301 	bic.w	r3, r3, #1
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
  4002f4:	4770      	bx	lr
  4002f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fc:	f043 0301 	orr.w	r3, r3, #1
  400300:	6303      	str	r3, [r0, #48]	; 0x30
  400302:	4770      	bx	lr

00400304 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400304:	b932      	cbnz	r2, 400314 <spi_set_clock_phase+0x10>
  400306:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40030a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40030c:	f023 0302 	bic.w	r3, r3, #2
  400310:	6303      	str	r3, [r0, #48]	; 0x30
  400312:	4770      	bx	lr
  400314:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400318:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031a:	f043 0302 	orr.w	r3, r3, #2
  40031e:	6303      	str	r3, [r0, #48]	; 0x30
  400320:	4770      	bx	lr

00400322 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400322:	2a04      	cmp	r2, #4
  400324:	d003      	beq.n	40032e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400326:	b16a      	cbz	r2, 400344 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400328:	2a08      	cmp	r2, #8
  40032a:	d016      	beq.n	40035a <spi_configure_cs_behavior+0x38>
  40032c:	4770      	bx	lr
  40032e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400334:	f023 0308 	bic.w	r3, r3, #8
  400338:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40033a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033c:	f043 0304 	orr.w	r3, r3, #4
  400340:	6303      	str	r3, [r0, #48]	; 0x30
  400342:	4770      	bx	lr
  400344:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400348:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40034a:	f023 0308 	bic.w	r3, r3, #8
  40034e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400352:	f023 0304 	bic.w	r3, r3, #4
  400356:	6303      	str	r3, [r0, #48]	; 0x30
  400358:	4770      	bx	lr
  40035a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40035e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400360:	f043 0308 	orr.w	r3, r3, #8
  400364:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400366:	e7e1      	b.n	40032c <spi_configure_cs_behavior+0xa>

00400368 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400368:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40036c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40036e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400372:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400374:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400376:	431a      	orrs	r2, r3
  400378:	630a      	str	r2, [r1, #48]	; 0x30
  40037a:	4770      	bx	lr

0040037c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40037c:	1e43      	subs	r3, r0, #1
  40037e:	4419      	add	r1, r3
  400380:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400384:	1e43      	subs	r3, r0, #1
  400386:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400388:	bf94      	ite	ls
  40038a:	b200      	sxthls	r0, r0
		return -1;
  40038c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400390:	4770      	bx	lr

00400392 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400392:	b17a      	cbz	r2, 4003b4 <spi_set_baudrate_div+0x22>
{
  400394:	b410      	push	{r4}
  400396:	4614      	mov	r4, r2
  400398:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40039c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40039e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4003a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4003aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4003ac:	2000      	movs	r0, #0
}
  4003ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b2:	4770      	bx	lr
        return -1;
  4003b4:	f04f 30ff 	mov.w	r0, #4294967295
  4003b8:	4770      	bx	lr
	...

004003bc <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4003bc:	4b01      	ldr	r3, [pc, #4]	; (4003c4 <gfx_mono_set_framebuffer+0x8>)
  4003be:	6018      	str	r0, [r3, #0]
  4003c0:	4770      	bx	lr
  4003c2:	bf00      	nop
  4003c4:	204009f0 	.word	0x204009f0

004003c8 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4003c8:	4b02      	ldr	r3, [pc, #8]	; (4003d4 <gfx_mono_framebuffer_put_byte+0xc>)
  4003ca:	681b      	ldr	r3, [r3, #0]
  4003cc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4003d0:	5442      	strb	r2, [r0, r1]
  4003d2:	4770      	bx	lr
  4003d4:	204009f0 	.word	0x204009f0

004003d8 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4003d8:	4b02      	ldr	r3, [pc, #8]	; (4003e4 <gfx_mono_framebuffer_get_byte+0xc>)
  4003da:	681b      	ldr	r3, [r3, #0]
  4003dc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4003e0:	5c40      	ldrb	r0, [r0, r1]
  4003e2:	4770      	bx	lr
  4003e4:	204009f0 	.word	0x204009f0

004003e8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4003e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4003ec:	1884      	adds	r4, r0, r2
  4003ee:	2c80      	cmp	r4, #128	; 0x80
  4003f0:	dd02      	ble.n	4003f8 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4003f2:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4003f6:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003f8:	b322      	cbz	r2, 400444 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003fa:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003fc:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400400:	2601      	movs	r6, #1
  400402:	fa06 f101 	lsl.w	r1, r6, r1
  400406:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400408:	2b01      	cmp	r3, #1
  40040a:	d01d      	beq.n	400448 <gfx_mono_generic_draw_horizontal_line+0x60>
  40040c:	2b00      	cmp	r3, #0
  40040e:	d035      	beq.n	40047c <gfx_mono_generic_draw_horizontal_line+0x94>
  400410:	2b02      	cmp	r3, #2
  400412:	d117      	bne.n	400444 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400414:	3801      	subs	r0, #1
  400416:	b2c7      	uxtb	r7, r0
  400418:	19d4      	adds	r4, r2, r7
  40041a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40041c:	f8df a090 	ldr.w	sl, [pc, #144]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400420:	f04f 0900 	mov.w	r9, #0
  400424:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400428:	4621      	mov	r1, r4
  40042a:	4628      	mov	r0, r5
  40042c:	47d0      	blx	sl
			temp ^= pixelmask;
  40042e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400432:	464b      	mov	r3, r9
  400434:	b2d2      	uxtb	r2, r2
  400436:	4621      	mov	r1, r4
  400438:	4628      	mov	r0, r5
  40043a:	47c0      	blx	r8
  40043c:	3c01      	subs	r4, #1
  40043e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400440:	42bc      	cmp	r4, r7
  400442:	d1f1      	bne.n	400428 <gfx_mono_generic_draw_horizontal_line+0x40>
  400444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400448:	3801      	subs	r0, #1
  40044a:	b2c7      	uxtb	r7, r0
  40044c:	19d4      	adds	r4, r2, r7
  40044e:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400450:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400454:	f04f 0900 	mov.w	r9, #0
  400458:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40045c:	4621      	mov	r1, r4
  40045e:	4628      	mov	r0, r5
  400460:	47d0      	blx	sl
			temp |= pixelmask;
  400462:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400466:	464b      	mov	r3, r9
  400468:	b2d2      	uxtb	r2, r2
  40046a:	4621      	mov	r1, r4
  40046c:	4628      	mov	r0, r5
  40046e:	47c0      	blx	r8
  400470:	3c01      	subs	r4, #1
  400472:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400474:	42bc      	cmp	r4, r7
  400476:	d1f1      	bne.n	40045c <gfx_mono_generic_draw_horizontal_line+0x74>
  400478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40047c:	3801      	subs	r0, #1
  40047e:	b2c7      	uxtb	r7, r0
  400480:	19d4      	adds	r4, r2, r7
  400482:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400484:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400488:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40048a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40048e:	4621      	mov	r1, r4
  400490:	4628      	mov	r0, r5
  400492:	47c0      	blx	r8
			temp &= ~pixelmask;
  400494:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400498:	2300      	movs	r3, #0
  40049a:	b2d2      	uxtb	r2, r2
  40049c:	4621      	mov	r1, r4
  40049e:	4628      	mov	r0, r5
  4004a0:	47c8      	blx	r9
  4004a2:	3c01      	subs	r4, #1
  4004a4:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004a6:	42bc      	cmp	r4, r7
  4004a8:	d1f1      	bne.n	40048e <gfx_mono_generic_draw_horizontal_line+0xa6>
  4004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004ae:	bf00      	nop
  4004b0:	004006e9 	.word	0x004006e9
  4004b4:	004005e5 	.word	0x004005e5

004004b8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4004b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4004bc:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4004c0:	b18b      	cbz	r3, 4004e6 <gfx_mono_generic_draw_filled_rect+0x2e>
  4004c2:	461c      	mov	r4, r3
  4004c4:	4690      	mov	r8, r2
  4004c6:	4606      	mov	r6, r0
  4004c8:	1e4d      	subs	r5, r1, #1
  4004ca:	b2ed      	uxtb	r5, r5
  4004cc:	442c      	add	r4, r5
  4004ce:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4004d0:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4004ec <gfx_mono_generic_draw_filled_rect+0x34>
  4004d4:	463b      	mov	r3, r7
  4004d6:	4642      	mov	r2, r8
  4004d8:	4621      	mov	r1, r4
  4004da:	4630      	mov	r0, r6
  4004dc:	47c8      	blx	r9
  4004de:	3c01      	subs	r4, #1
  4004e0:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4004e2:	42ac      	cmp	r4, r5
  4004e4:	d1f6      	bne.n	4004d4 <gfx_mono_generic_draw_filled_rect+0x1c>
  4004e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4004ea:	bf00      	nop
  4004ec:	004003e9 	.word	0x004003e9

004004f0 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4004f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004f4:	b083      	sub	sp, #12
  4004f6:	4604      	mov	r4, r0
  4004f8:	4688      	mov	r8, r1
  4004fa:	4691      	mov	r9, r2
  4004fc:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004fe:	7a5b      	ldrb	r3, [r3, #9]
  400500:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400504:	2100      	movs	r1, #0
  400506:	9100      	str	r1, [sp, #0]
  400508:	4649      	mov	r1, r9
  40050a:	4640      	mov	r0, r8
  40050c:	4d21      	ldr	r5, [pc, #132]	; (400594 <gfx_mono_draw_char+0xa4>)
  40050e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400510:	f89b 3000 	ldrb.w	r3, [fp]
  400514:	b113      	cbz	r3, 40051c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400516:	b003      	add	sp, #12
  400518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40051c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400520:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400522:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400526:	bf18      	it	ne
  400528:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40052a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40052e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400532:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400534:	fb17 f70a 	smulbb	r7, r7, sl
  400538:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40053c:	f8db 3004 	ldr.w	r3, [fp, #4]
  400540:	fa13 f787 	uxtah	r7, r3, r7
  400544:	e01f      	b.n	400586 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400546:	0064      	lsls	r4, r4, #1
  400548:	b2e4      	uxtb	r4, r4
  40054a:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  40054c:	b2eb      	uxtb	r3, r5
  40054e:	429e      	cmp	r6, r3
  400550:	d910      	bls.n	400574 <gfx_mono_draw_char+0x84>
  400552:	b2eb      	uxtb	r3, r5
  400554:	eb08 0003 	add.w	r0, r8, r3
  400558:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40055a:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40055e:	bf08      	it	eq
  400560:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400564:	f014 0f80 	tst.w	r4, #128	; 0x80
  400568:	d0ed      	beq.n	400546 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40056a:	2201      	movs	r2, #1
  40056c:	4649      	mov	r1, r9
  40056e:	4b0a      	ldr	r3, [pc, #40]	; (400598 <gfx_mono_draw_char+0xa8>)
  400570:	4798      	blx	r3
  400572:	e7e8      	b.n	400546 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400574:	f109 0901 	add.w	r9, r9, #1
  400578:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  40057c:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400580:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400584:	d0c7      	beq.n	400516 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400586:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40058a:	2e00      	cmp	r6, #0
  40058c:	d0f2      	beq.n	400574 <gfx_mono_draw_char+0x84>
  40058e:	2500      	movs	r5, #0
  400590:	462c      	mov	r4, r5
  400592:	e7de      	b.n	400552 <gfx_mono_draw_char+0x62>
  400594:	004004b9 	.word	0x004004b9
  400598:	00400685 	.word	0x00400685

0040059c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40059c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005a0:	4604      	mov	r4, r0
  4005a2:	4690      	mov	r8, r2
  4005a4:	461d      	mov	r5, r3
  4005a6:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4005a8:	4f0d      	ldr	r7, [pc, #52]	; (4005e0 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4005aa:	460e      	mov	r6, r1
  4005ac:	e008      	b.n	4005c0 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4005ae:	7a6a      	ldrb	r2, [r5, #9]
  4005b0:	3201      	adds	r2, #1
  4005b2:	4442      	add	r2, r8
  4005b4:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4005b8:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4005ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4005be:	b16b      	cbz	r3, 4005dc <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4005c0:	7820      	ldrb	r0, [r4, #0]
  4005c2:	280a      	cmp	r0, #10
  4005c4:	d0f3      	beq.n	4005ae <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4005c6:	280d      	cmp	r0, #13
  4005c8:	d0f7      	beq.n	4005ba <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4005ca:	462b      	mov	r3, r5
  4005cc:	4642      	mov	r2, r8
  4005ce:	4649      	mov	r1, r9
  4005d0:	47b8      	blx	r7
			x += font->width;
  4005d2:	7a2b      	ldrb	r3, [r5, #8]
  4005d4:	4499      	add	r9, r3
  4005d6:	fa5f f989 	uxtb.w	r9, r9
  4005da:	e7ee      	b.n	4005ba <gfx_mono_draw_string+0x1e>
}
  4005dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005e0:	004004f1 	.word	0x004004f1

004005e4 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4005e4:	b570      	push	{r4, r5, r6, lr}
  4005e6:	4604      	mov	r4, r0
  4005e8:	460d      	mov	r5, r1
  4005ea:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4005ec:	b91b      	cbnz	r3, 4005f6 <gfx_mono_ssd1306_put_byte+0x12>
  4005ee:	4b0d      	ldr	r3, [pc, #52]	; (400624 <gfx_mono_ssd1306_put_byte+0x40>)
  4005f0:	4798      	blx	r3
  4005f2:	42b0      	cmp	r0, r6
  4005f4:	d015      	beq.n	400622 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4005f6:	4632      	mov	r2, r6
  4005f8:	4629      	mov	r1, r5
  4005fa:	4620      	mov	r0, r4
  4005fc:	4b0a      	ldr	r3, [pc, #40]	; (400628 <gfx_mono_ssd1306_put_byte+0x44>)
  4005fe:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400600:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400604:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400608:	4c08      	ldr	r4, [pc, #32]	; (40062c <gfx_mono_ssd1306_put_byte+0x48>)
  40060a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40060c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400610:	f040 0010 	orr.w	r0, r0, #16
  400614:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400616:	f005 000f 	and.w	r0, r5, #15
  40061a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40061c:	4630      	mov	r0, r6
  40061e:	4b04      	ldr	r3, [pc, #16]	; (400630 <gfx_mono_ssd1306_put_byte+0x4c>)
  400620:	4798      	blx	r3
  400622:	bd70      	pop	{r4, r5, r6, pc}
  400624:	004003d9 	.word	0x004003d9
  400628:	004003c9 	.word	0x004003c9
  40062c:	004006f5 	.word	0x004006f5
  400630:	00400915 	.word	0x00400915

00400634 <gfx_mono_ssd1306_init>:
{
  400634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400638:	480d      	ldr	r0, [pc, #52]	; (400670 <gfx_mono_ssd1306_init+0x3c>)
  40063a:	4b0e      	ldr	r3, [pc, #56]	; (400674 <gfx_mono_ssd1306_init+0x40>)
  40063c:	4798      	blx	r3
	ssd1306_init();
  40063e:	4b0e      	ldr	r3, [pc, #56]	; (400678 <gfx_mono_ssd1306_init+0x44>)
  400640:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400642:	2040      	movs	r0, #64	; 0x40
  400644:	4b0d      	ldr	r3, [pc, #52]	; (40067c <gfx_mono_ssd1306_init+0x48>)
  400646:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400648:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40064a:	f04f 0801 	mov.w	r8, #1
  40064e:	462f      	mov	r7, r5
  400650:	4e0b      	ldr	r6, [pc, #44]	; (400680 <gfx_mono_ssd1306_init+0x4c>)
{
  400652:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400654:	4643      	mov	r3, r8
  400656:	463a      	mov	r2, r7
  400658:	b2e1      	uxtb	r1, r4
  40065a:	4628      	mov	r0, r5
  40065c:	47b0      	blx	r6
  40065e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400660:	2c80      	cmp	r4, #128	; 0x80
  400662:	d1f7      	bne.n	400654 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400664:	3501      	adds	r5, #1
  400666:	b2ed      	uxtb	r5, r5
  400668:	2d04      	cmp	r5, #4
  40066a:	d1f2      	bne.n	400652 <gfx_mono_ssd1306_init+0x1e>
  40066c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400670:	204009f4 	.word	0x204009f4
  400674:	004003bd 	.word	0x004003bd
  400678:	00400735 	.word	0x00400735
  40067c:	004006f5 	.word	0x004006f5
  400680:	004005e5 	.word	0x004005e5

00400684 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400684:	09c3      	lsrs	r3, r0, #7
  400686:	d12a      	bne.n	4006de <gfx_mono_ssd1306_draw_pixel+0x5a>
  400688:	291f      	cmp	r1, #31
  40068a:	d828      	bhi.n	4006de <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  40068c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400690:	4614      	mov	r4, r2
  400692:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400694:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400696:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  40069a:	2201      	movs	r2, #1
  40069c:	fa02 f701 	lsl.w	r7, r2, r1
  4006a0:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4006a4:	4601      	mov	r1, r0
  4006a6:	4630      	mov	r0, r6
  4006a8:	4b0d      	ldr	r3, [pc, #52]	; (4006e0 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4006aa:	4798      	blx	r3
  4006ac:	4602      	mov	r2, r0
	switch (color) {
  4006ae:	2c01      	cmp	r4, #1
  4006b0:	d009      	beq.n	4006c6 <gfx_mono_ssd1306_draw_pixel+0x42>
  4006b2:	b164      	cbz	r4, 4006ce <gfx_mono_ssd1306_draw_pixel+0x4a>
  4006b4:	2c02      	cmp	r4, #2
  4006b6:	d00e      	beq.n	4006d6 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4006b8:	2300      	movs	r3, #0
  4006ba:	4629      	mov	r1, r5
  4006bc:	4630      	mov	r0, r6
  4006be:	4c09      	ldr	r4, [pc, #36]	; (4006e4 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4006c0:	47a0      	blx	r4
  4006c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4006c6:	ea48 0200 	orr.w	r2, r8, r0
  4006ca:	b2d2      	uxtb	r2, r2
		break;
  4006cc:	e7f4      	b.n	4006b8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4006ce:	ea20 0207 	bic.w	r2, r0, r7
  4006d2:	b2d2      	uxtb	r2, r2
		break;
  4006d4:	e7f0      	b.n	4006b8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4006d6:	ea88 0200 	eor.w	r2, r8, r0
  4006da:	b2d2      	uxtb	r2, r2
		break;
  4006dc:	e7ec      	b.n	4006b8 <gfx_mono_ssd1306_draw_pixel+0x34>
  4006de:	4770      	bx	lr
  4006e0:	004003d9 	.word	0x004003d9
  4006e4:	004005e5 	.word	0x004005e5

004006e8 <gfx_mono_ssd1306_get_byte>:
{
  4006e8:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4006ea:	4b01      	ldr	r3, [pc, #4]	; (4006f0 <gfx_mono_ssd1306_get_byte+0x8>)
  4006ec:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4006ee:	bd08      	pop	{r3, pc}
  4006f0:	004003d9 	.word	0x004003d9

004006f4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4006f4:	b538      	push	{r3, r4, r5, lr}
  4006f6:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4006f8:	2208      	movs	r2, #8
  4006fa:	4b09      	ldr	r3, [pc, #36]	; (400720 <ssd1306_write_command+0x2c>)
  4006fc:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006fe:	4c09      	ldr	r4, [pc, #36]	; (400724 <ssd1306_write_command+0x30>)
  400700:	2101      	movs	r1, #1
  400702:	4620      	mov	r0, r4
  400704:	4b08      	ldr	r3, [pc, #32]	; (400728 <ssd1306_write_command+0x34>)
  400706:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400708:	2301      	movs	r3, #1
  40070a:	461a      	mov	r2, r3
  40070c:	4629      	mov	r1, r5
  40070e:	4620      	mov	r0, r4
  400710:	4c06      	ldr	r4, [pc, #24]	; (40072c <ssd1306_write_command+0x38>)
  400712:	47a0      	blx	r4
	delay_us(10);
  400714:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400718:	4b05      	ldr	r3, [pc, #20]	; (400730 <ssd1306_write_command+0x3c>)
  40071a:	4798      	blx	r3
  40071c:	bd38      	pop	{r3, r4, r5, pc}
  40071e:	bf00      	nop
  400720:	400e1000 	.word	0x400e1000
  400724:	40008000 	.word	0x40008000
  400728:	0040029d 	.word	0x0040029d
  40072c:	004002b3 	.word	0x004002b3
  400730:	20400001 	.word	0x20400001

00400734 <ssd1306_init>:
{
  400734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400738:	4d66      	ldr	r5, [pc, #408]	; (4008d4 <ssd1306_init+0x1a0>)
  40073a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40073e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400740:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400744:	4b64      	ldr	r3, [pc, #400]	; (4008d8 <ssd1306_init+0x1a4>)
  400746:	2708      	movs	r7, #8
  400748:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40074a:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40074e:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400750:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400754:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400756:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400758:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40075c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40075e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400762:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400764:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400766:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40076a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40076c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40076e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400772:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400774:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400776:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40077a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40077c:	f022 0208 	bic.w	r2, r2, #8
  400780:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400782:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400784:	f022 0208 	bic.w	r2, r2, #8
  400788:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40078a:	601f      	str	r7, [r3, #0]
  40078c:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40078e:	631f      	str	r7, [r3, #48]	; 0x30
  400790:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400792:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400910 <ssd1306_init+0x1dc>
  400796:	2300      	movs	r3, #0
  400798:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40079c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007a0:	4640      	mov	r0, r8
  4007a2:	4c4e      	ldr	r4, [pc, #312]	; (4008dc <ssd1306_init+0x1a8>)
  4007a4:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4007a6:	2300      	movs	r3, #0
  4007a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007b0:	4640      	mov	r0, r8
  4007b2:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4007b4:	2300      	movs	r3, #0
  4007b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007be:	4640      	mov	r0, r8
  4007c0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4007c2:	2300      	movs	r3, #0
  4007c4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4007c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007cc:	4640      	mov	r0, r8
  4007ce:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4007d0:	2300      	movs	r3, #0
  4007d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007da:	4640      	mov	r0, r8
  4007dc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4007de:	2300      	movs	r3, #0
  4007e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007e8:	4640      	mov	r0, r8
  4007ea:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4007ec:	4c3c      	ldr	r4, [pc, #240]	; (4008e0 <ssd1306_init+0x1ac>)
  4007ee:	f04f 0902 	mov.w	r9, #2
  4007f2:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4007f6:	f04f 0880 	mov.w	r8, #128	; 0x80
  4007fa:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007fe:	6863      	ldr	r3, [r4, #4]
  400800:	f043 0301 	orr.w	r3, r3, #1
  400804:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400806:	463a      	mov	r2, r7
  400808:	2101      	movs	r1, #1
  40080a:	4620      	mov	r0, r4
  40080c:	4b35      	ldr	r3, [pc, #212]	; (4008e4 <ssd1306_init+0x1b0>)
  40080e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400810:	2200      	movs	r2, #0
  400812:	2101      	movs	r1, #1
  400814:	4620      	mov	r0, r4
  400816:	4b34      	ldr	r3, [pc, #208]	; (4008e8 <ssd1306_init+0x1b4>)
  400818:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40081a:	2200      	movs	r2, #0
  40081c:	2101      	movs	r1, #1
  40081e:	4620      	mov	r0, r4
  400820:	4b32      	ldr	r3, [pc, #200]	; (4008ec <ssd1306_init+0x1b8>)
  400822:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400824:	6863      	ldr	r3, [r4, #4]
  400826:	f023 0302 	bic.w	r3, r3, #2
  40082a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  40082c:	2200      	movs	r2, #0
  40082e:	2101      	movs	r1, #1
  400830:	4620      	mov	r0, r4
  400832:	4b2f      	ldr	r3, [pc, #188]	; (4008f0 <ssd1306_init+0x1bc>)
  400834:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400836:	6863      	ldr	r3, [r4, #4]
  400838:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40083c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40083e:	6863      	ldr	r3, [r4, #4]
  400840:	f043 0310 	orr.w	r3, r3, #16
  400844:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400846:	492b      	ldr	r1, [pc, #172]	; (4008f4 <ssd1306_init+0x1c0>)
  400848:	482b      	ldr	r0, [pc, #172]	; (4008f8 <ssd1306_init+0x1c4>)
  40084a:	4b2c      	ldr	r3, [pc, #176]	; (4008fc <ssd1306_init+0x1c8>)
  40084c:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40084e:	b2c2      	uxtb	r2, r0
  400850:	2101      	movs	r1, #1
  400852:	4620      	mov	r0, r4
  400854:	4b2a      	ldr	r3, [pc, #168]	; (400900 <ssd1306_init+0x1cc>)
  400856:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400858:	4620      	mov	r0, r4
  40085a:	4b2a      	ldr	r3, [pc, #168]	; (400904 <ssd1306_init+0x1d0>)
  40085c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40085e:	2301      	movs	r3, #1
  400860:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400862:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400864:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400868:	4c27      	ldr	r4, [pc, #156]	; (400908 <ssd1306_init+0x1d4>)
  40086a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40086c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  40086e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400872:	47a0      	blx	r4
  400874:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400876:	20a8      	movs	r0, #168	; 0xa8
  400878:	4c24      	ldr	r4, [pc, #144]	; (40090c <ssd1306_init+0x1d8>)
  40087a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  40087c:	201f      	movs	r0, #31
  40087e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400880:	20d3      	movs	r0, #211	; 0xd3
  400882:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400884:	2000      	movs	r0, #0
  400886:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400888:	2040      	movs	r0, #64	; 0x40
  40088a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40088c:	20a1      	movs	r0, #161	; 0xa1
  40088e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400890:	20c8      	movs	r0, #200	; 0xc8
  400892:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400894:	20da      	movs	r0, #218	; 0xda
  400896:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400898:	4648      	mov	r0, r9
  40089a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40089c:	2081      	movs	r0, #129	; 0x81
  40089e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4008a0:	208f      	movs	r0, #143	; 0x8f
  4008a2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4008a4:	20a4      	movs	r0, #164	; 0xa4
  4008a6:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4008a8:	20a6      	movs	r0, #166	; 0xa6
  4008aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4008ac:	20d5      	movs	r0, #213	; 0xd5
  4008ae:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4008b0:	4640      	mov	r0, r8
  4008b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4008b4:	208d      	movs	r0, #141	; 0x8d
  4008b6:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4008b8:	2014      	movs	r0, #20
  4008ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4008bc:	20db      	movs	r0, #219	; 0xdb
  4008be:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4008c0:	2040      	movs	r0, #64	; 0x40
  4008c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4008c4:	20d9      	movs	r0, #217	; 0xd9
  4008c6:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4008c8:	20f1      	movs	r0, #241	; 0xf1
  4008ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4008cc:	20af      	movs	r0, #175	; 0xaf
  4008ce:	47a0      	blx	r4
  4008d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008d4:	400e1200 	.word	0x400e1200
  4008d8:	400e1000 	.word	0x400e1000
  4008dc:	00400c19 	.word	0x00400c19
  4008e0:	40008000 	.word	0x40008000
  4008e4:	00400323 	.word	0x00400323
  4008e8:	004002e7 	.word	0x004002e7
  4008ec:	00400305 	.word	0x00400305
  4008f0:	00400369 	.word	0x00400369
  4008f4:	08f0d180 	.word	0x08f0d180
  4008f8:	001e8480 	.word	0x001e8480
  4008fc:	0040037d 	.word	0x0040037d
  400900:	00400393 	.word	0x00400393
  400904:	00400271 	.word	0x00400271
  400908:	20400001 	.word	0x20400001
  40090c:	004006f5 	.word	0x004006f5
  400910:	400e1400 	.word	0x400e1400

00400914 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400914:	b538      	push	{r3, r4, r5, lr}
  400916:	4605      	mov	r5, r0
  400918:	2208      	movs	r2, #8
  40091a:	4b09      	ldr	r3, [pc, #36]	; (400940 <ssd1306_write_data+0x2c>)
  40091c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40091e:	4c09      	ldr	r4, [pc, #36]	; (400944 <ssd1306_write_data+0x30>)
  400920:	2101      	movs	r1, #1
  400922:	4620      	mov	r0, r4
  400924:	4b08      	ldr	r3, [pc, #32]	; (400948 <ssd1306_write_data+0x34>)
  400926:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400928:	2301      	movs	r3, #1
  40092a:	461a      	mov	r2, r3
  40092c:	4629      	mov	r1, r5
  40092e:	4620      	mov	r0, r4
  400930:	4c06      	ldr	r4, [pc, #24]	; (40094c <ssd1306_write_data+0x38>)
  400932:	47a0      	blx	r4
	delay_us(10);
  400934:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400938:	4b05      	ldr	r3, [pc, #20]	; (400950 <ssd1306_write_data+0x3c>)
  40093a:	4798      	blx	r3
  40093c:	bd38      	pop	{r3, r4, r5, pc}
  40093e:	bf00      	nop
  400940:	400e1000 	.word	0x400e1000
  400944:	40008000 	.word	0x40008000
  400948:	0040029d 	.word	0x0040029d
  40094c:	004002b3 	.word	0x004002b3
  400950:	20400001 	.word	0x20400001

00400954 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400954:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400956:	4810      	ldr	r0, [pc, #64]	; (400998 <sysclk_init+0x44>)
  400958:	4b10      	ldr	r3, [pc, #64]	; (40099c <sysclk_init+0x48>)
  40095a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40095c:	213e      	movs	r1, #62	; 0x3e
  40095e:	2000      	movs	r0, #0
  400960:	4b0f      	ldr	r3, [pc, #60]	; (4009a0 <sysclk_init+0x4c>)
  400962:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400964:	4c0f      	ldr	r4, [pc, #60]	; (4009a4 <sysclk_init+0x50>)
  400966:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400968:	2800      	cmp	r0, #0
  40096a:	d0fc      	beq.n	400966 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40096c:	4b0e      	ldr	r3, [pc, #56]	; (4009a8 <sysclk_init+0x54>)
  40096e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400970:	4a0e      	ldr	r2, [pc, #56]	; (4009ac <sysclk_init+0x58>)
  400972:	4b0f      	ldr	r3, [pc, #60]	; (4009b0 <sysclk_init+0x5c>)
  400974:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400976:	4c0f      	ldr	r4, [pc, #60]	; (4009b4 <sysclk_init+0x60>)
  400978:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40097a:	2800      	cmp	r0, #0
  40097c:	d0fc      	beq.n	400978 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40097e:	2002      	movs	r0, #2
  400980:	4b0d      	ldr	r3, [pc, #52]	; (4009b8 <sysclk_init+0x64>)
  400982:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400984:	2000      	movs	r0, #0
  400986:	4b0d      	ldr	r3, [pc, #52]	; (4009bc <sysclk_init+0x68>)
  400988:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40098a:	4b0d      	ldr	r3, [pc, #52]	; (4009c0 <sysclk_init+0x6c>)
  40098c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40098e:	4802      	ldr	r0, [pc, #8]	; (400998 <sysclk_init+0x44>)
  400990:	4b02      	ldr	r3, [pc, #8]	; (40099c <sysclk_init+0x48>)
  400992:	4798      	blx	r3
  400994:	bd10      	pop	{r4, pc}
  400996:	bf00      	nop
  400998:	11e1a300 	.word	0x11e1a300
  40099c:	0040141d 	.word	0x0040141d
  4009a0:	00400ea9 	.word	0x00400ea9
  4009a4:	00400efd 	.word	0x00400efd
  4009a8:	00400f0d 	.word	0x00400f0d
  4009ac:	20183f01 	.word	0x20183f01
  4009b0:	400e0600 	.word	0x400e0600
  4009b4:	00400f1d 	.word	0x00400f1d
  4009b8:	00400e0d 	.word	0x00400e0d
  4009bc:	00400e45 	.word	0x00400e45
  4009c0:	00401311 	.word	0x00401311

004009c4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4009c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009ca:	4b48      	ldr	r3, [pc, #288]	; (400aec <board_init+0x128>)
  4009cc:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4009ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009d2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4009d6:	4b46      	ldr	r3, [pc, #280]	; (400af0 <board_init+0x12c>)
  4009d8:	2200      	movs	r2, #0
  4009da:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4009de:	695a      	ldr	r2, [r3, #20]
  4009e0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4009e4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4009e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009ea:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4009ee:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4009f2:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4009f6:	f007 0007 	and.w	r0, r7, #7
  4009fa:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009fc:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a00:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a04:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a08:	f3bf 8f4f 	dsb	sy
  400a0c:	f04f 34ff 	mov.w	r4, #4294967295
  400a10:	fa04 fc00 	lsl.w	ip, r4, r0
  400a14:	fa06 f000 	lsl.w	r0, r6, r0
  400a18:	fa04 f40e 	lsl.w	r4, r4, lr
  400a1c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a20:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a22:	463a      	mov	r2, r7
  400a24:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a26:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a2a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a2e:	3a01      	subs	r2, #1
  400a30:	4423      	add	r3, r4
  400a32:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a36:	d1f6      	bne.n	400a26 <board_init+0x62>
        } while(sets--);
  400a38:	3e01      	subs	r6, #1
  400a3a:	4460      	add	r0, ip
  400a3c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a40:	d1ef      	bne.n	400a22 <board_init+0x5e>
  400a42:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a46:	4b2a      	ldr	r3, [pc, #168]	; (400af0 <board_init+0x12c>)
  400a48:	695a      	ldr	r2, [r3, #20]
  400a4a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400a4e:	615a      	str	r2, [r3, #20]
  400a50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a54:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a58:	4a26      	ldr	r2, [pc, #152]	; (400af4 <board_init+0x130>)
  400a5a:	4927      	ldr	r1, [pc, #156]	; (400af8 <board_init+0x134>)
  400a5c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a5e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a62:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a68:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a6c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a70:	f022 0201 	bic.w	r2, r2, #1
  400a74:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a78:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a7c:	f022 0201 	bic.w	r2, r2, #1
  400a80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a88:	f3bf 8f6f 	isb	sy
  400a8c:	200a      	movs	r0, #10
  400a8e:	4c1b      	ldr	r4, [pc, #108]	; (400afc <board_init+0x138>)
  400a90:	47a0      	blx	r4
  400a92:	200b      	movs	r0, #11
  400a94:	47a0      	blx	r4
  400a96:	200c      	movs	r0, #12
  400a98:	47a0      	blx	r4
  400a9a:	2010      	movs	r0, #16
  400a9c:	47a0      	blx	r4
  400a9e:	2011      	movs	r0, #17
  400aa0:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400aa2:	4b17      	ldr	r3, [pc, #92]	; (400b00 <board_init+0x13c>)
  400aa4:	f44f 7280 	mov.w	r2, #256	; 0x100
  400aa8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aaa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400aae:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400ab0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400ab8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400abe:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ac0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ac4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400ac6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400ac8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400acc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400ace:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ad2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ad4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400ad6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ada:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400adc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ae0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400ae4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400aea:	bf00      	nop
  400aec:	400e1850 	.word	0x400e1850
  400af0:	e000ed00 	.word	0xe000ed00
  400af4:	400e0c00 	.word	0x400e0c00
  400af8:	5a00080c 	.word	0x5a00080c
  400afc:	00400f2d 	.word	0x00400f2d
  400b00:	400e1200 	.word	0x400e1200

00400b04 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b04:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b08:	0053      	lsls	r3, r2, #1
  400b0a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b0e:	fbb2 f2f3 	udiv	r2, r2, r3
  400b12:	3a01      	subs	r2, #1
  400b14:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400b18:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400b1c:	4770      	bx	lr

00400b1e <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400b1e:	6301      	str	r1, [r0, #48]	; 0x30
  400b20:	4770      	bx	lr

00400b22 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400b22:	6341      	str	r1, [r0, #52]	; 0x34
  400b24:	4770      	bx	lr

00400b26 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400b26:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b28:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b2c:	d03a      	beq.n	400ba4 <pio_set_peripheral+0x7e>
  400b2e:	d813      	bhi.n	400b58 <pio_set_peripheral+0x32>
  400b30:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b34:	d025      	beq.n	400b82 <pio_set_peripheral+0x5c>
  400b36:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b3a:	d10a      	bne.n	400b52 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b3c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b3e:	4313      	orrs	r3, r2
  400b40:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b42:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b44:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b46:	400b      	ands	r3, r1
  400b48:	ea23 0302 	bic.w	r3, r3, r2
  400b4c:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400b4e:	6042      	str	r2, [r0, #4]
  400b50:	4770      	bx	lr
	switch (ul_type) {
  400b52:	2900      	cmp	r1, #0
  400b54:	d1fb      	bne.n	400b4e <pio_set_peripheral+0x28>
  400b56:	4770      	bx	lr
  400b58:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b5c:	d021      	beq.n	400ba2 <pio_set_peripheral+0x7c>
  400b5e:	d809      	bhi.n	400b74 <pio_set_peripheral+0x4e>
  400b60:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b64:	d1f3      	bne.n	400b4e <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b66:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b68:	4313      	orrs	r3, r2
  400b6a:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b6c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b6e:	4313      	orrs	r3, r2
  400b70:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b72:	e7ec      	b.n	400b4e <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b74:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b78:	d013      	beq.n	400ba2 <pio_set_peripheral+0x7c>
  400b7a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b7e:	d010      	beq.n	400ba2 <pio_set_peripheral+0x7c>
  400b80:	e7e5      	b.n	400b4e <pio_set_peripheral+0x28>
{
  400b82:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b84:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b86:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b88:	43d3      	mvns	r3, r2
  400b8a:	4021      	ands	r1, r4
  400b8c:	461c      	mov	r4, r3
  400b8e:	4019      	ands	r1, r3
  400b90:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b92:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b94:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b96:	400b      	ands	r3, r1
  400b98:	4023      	ands	r3, r4
  400b9a:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b9c:	6042      	str	r2, [r0, #4]
}
  400b9e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ba2:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ba4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ba6:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ba8:	400b      	ands	r3, r1
  400baa:	ea23 0302 	bic.w	r3, r3, r2
  400bae:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bb0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bb2:	4313      	orrs	r3, r2
  400bb4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bb6:	e7ca      	b.n	400b4e <pio_set_peripheral+0x28>

00400bb8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400bb8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400bba:	f012 0f01 	tst.w	r2, #1
  400bbe:	d10d      	bne.n	400bdc <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400bc0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400bc2:	f012 0f0a 	tst.w	r2, #10
  400bc6:	d00b      	beq.n	400be0 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400bc8:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400bca:	f012 0f02 	tst.w	r2, #2
  400bce:	d109      	bne.n	400be4 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400bd0:	f012 0f08 	tst.w	r2, #8
  400bd4:	d008      	beq.n	400be8 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400bd6:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400bda:	e005      	b.n	400be8 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400bdc:	6641      	str	r1, [r0, #100]	; 0x64
  400bde:	e7f0      	b.n	400bc2 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400be0:	6241      	str	r1, [r0, #36]	; 0x24
  400be2:	e7f2      	b.n	400bca <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400be4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400be8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400bea:	6001      	str	r1, [r0, #0]
  400bec:	4770      	bx	lr

00400bee <pio_set_output>:
{
  400bee:	b410      	push	{r4}
  400bf0:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400bf2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400bf4:	b94c      	cbnz	r4, 400c0a <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400bf6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400bf8:	b14b      	cbz	r3, 400c0e <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400bfa:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400bfc:	b94a      	cbnz	r2, 400c12 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400bfe:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400c00:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c02:	6001      	str	r1, [r0, #0]
}
  400c04:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c08:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c0a:	6641      	str	r1, [r0, #100]	; 0x64
  400c0c:	e7f4      	b.n	400bf8 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c0e:	6541      	str	r1, [r0, #84]	; 0x54
  400c10:	e7f4      	b.n	400bfc <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400c12:	6301      	str	r1, [r0, #48]	; 0x30
  400c14:	e7f4      	b.n	400c00 <pio_set_output+0x12>
	...

00400c18 <pio_configure>:
{
  400c18:	b570      	push	{r4, r5, r6, lr}
  400c1a:	b082      	sub	sp, #8
  400c1c:	4605      	mov	r5, r0
  400c1e:	4616      	mov	r6, r2
  400c20:	461c      	mov	r4, r3
	switch (ul_type) {
  400c22:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c26:	d014      	beq.n	400c52 <pio_configure+0x3a>
  400c28:	d90a      	bls.n	400c40 <pio_configure+0x28>
  400c2a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c2e:	d024      	beq.n	400c7a <pio_configure+0x62>
  400c30:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c34:	d021      	beq.n	400c7a <pio_configure+0x62>
  400c36:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c3a:	d017      	beq.n	400c6c <pio_configure+0x54>
		return 0;
  400c3c:	2000      	movs	r0, #0
  400c3e:	e01a      	b.n	400c76 <pio_configure+0x5e>
	switch (ul_type) {
  400c40:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c44:	d005      	beq.n	400c52 <pio_configure+0x3a>
  400c46:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c4a:	d002      	beq.n	400c52 <pio_configure+0x3a>
  400c4c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c50:	d1f4      	bne.n	400c3c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400c52:	4632      	mov	r2, r6
  400c54:	4628      	mov	r0, r5
  400c56:	4b11      	ldr	r3, [pc, #68]	; (400c9c <pio_configure+0x84>)
  400c58:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c5a:	f014 0f01 	tst.w	r4, #1
  400c5e:	d102      	bne.n	400c66 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c60:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c62:	2001      	movs	r0, #1
  400c64:	e007      	b.n	400c76 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c66:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c68:	2001      	movs	r0, #1
  400c6a:	e004      	b.n	400c76 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c6c:	461a      	mov	r2, r3
  400c6e:	4631      	mov	r1, r6
  400c70:	4b0b      	ldr	r3, [pc, #44]	; (400ca0 <pio_configure+0x88>)
  400c72:	4798      	blx	r3
	return 1;
  400c74:	2001      	movs	r0, #1
}
  400c76:	b002      	add	sp, #8
  400c78:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c7a:	f004 0301 	and.w	r3, r4, #1
  400c7e:	9300      	str	r3, [sp, #0]
  400c80:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c84:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c88:	bf14      	ite	ne
  400c8a:	2200      	movne	r2, #0
  400c8c:	2201      	moveq	r2, #1
  400c8e:	4631      	mov	r1, r6
  400c90:	4628      	mov	r0, r5
  400c92:	4c04      	ldr	r4, [pc, #16]	; (400ca4 <pio_configure+0x8c>)
  400c94:	47a0      	blx	r4
	return 1;
  400c96:	2001      	movs	r0, #1
		break;
  400c98:	e7ed      	b.n	400c76 <pio_configure+0x5e>
  400c9a:	bf00      	nop
  400c9c:	00400b27 	.word	0x00400b27
  400ca0:	00400bb9 	.word	0x00400bb9
  400ca4:	00400bef 	.word	0x00400bef

00400ca8 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400ca8:	f012 0f10 	tst.w	r2, #16
  400cac:	d012      	beq.n	400cd4 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400cae:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400cb2:	f012 0f20 	tst.w	r2, #32
  400cb6:	d007      	beq.n	400cc8 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400cb8:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400cbc:	f012 0f40 	tst.w	r2, #64	; 0x40
  400cc0:	d005      	beq.n	400cce <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400cc2:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400cc6:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400cc8:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400ccc:	e7f6      	b.n	400cbc <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400cce:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400cd2:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400cd4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400cd8:	4770      	bx	lr

00400cda <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400cda:	6401      	str	r1, [r0, #64]	; 0x40
  400cdc:	4770      	bx	lr

00400cde <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400cde:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400ce0:	4770      	bx	lr

00400ce2 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400ce2:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400ce4:	4770      	bx	lr
	...

00400ce8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cec:	4604      	mov	r4, r0
  400cee:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400cf0:	4b0e      	ldr	r3, [pc, #56]	; (400d2c <pio_handler_process+0x44>)
  400cf2:	4798      	blx	r3
  400cf4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400cf6:	4620      	mov	r0, r4
  400cf8:	4b0d      	ldr	r3, [pc, #52]	; (400d30 <pio_handler_process+0x48>)
  400cfa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400cfc:	4005      	ands	r5, r0
  400cfe:	d013      	beq.n	400d28 <pio_handler_process+0x40>
  400d00:	4c0c      	ldr	r4, [pc, #48]	; (400d34 <pio_handler_process+0x4c>)
  400d02:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d06:	e003      	b.n	400d10 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d08:	42b4      	cmp	r4, r6
  400d0a:	d00d      	beq.n	400d28 <pio_handler_process+0x40>
  400d0c:	3410      	adds	r4, #16
		while (status != 0) {
  400d0e:	b15d      	cbz	r5, 400d28 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d10:	6820      	ldr	r0, [r4, #0]
  400d12:	4540      	cmp	r0, r8
  400d14:	d1f8      	bne.n	400d08 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d16:	6861      	ldr	r1, [r4, #4]
  400d18:	4229      	tst	r1, r5
  400d1a:	d0f5      	beq.n	400d08 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d1c:	68e3      	ldr	r3, [r4, #12]
  400d1e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400d20:	6863      	ldr	r3, [r4, #4]
  400d22:	ea25 0503 	bic.w	r5, r5, r3
  400d26:	e7ef      	b.n	400d08 <pio_handler_process+0x20>
  400d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d2c:	00400cdf 	.word	0x00400cdf
  400d30:	00400ce3 	.word	0x00400ce3
  400d34:	20400bf4 	.word	0x20400bf4

00400d38 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400d3a:	4c18      	ldr	r4, [pc, #96]	; (400d9c <pio_handler_set+0x64>)
  400d3c:	6826      	ldr	r6, [r4, #0]
  400d3e:	2e06      	cmp	r6, #6
  400d40:	d82a      	bhi.n	400d98 <pio_handler_set+0x60>
  400d42:	f04f 0c00 	mov.w	ip, #0
  400d46:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d48:	4f15      	ldr	r7, [pc, #84]	; (400da0 <pio_handler_set+0x68>)
  400d4a:	e004      	b.n	400d56 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400d4c:	3401      	adds	r4, #1
  400d4e:	b2e4      	uxtb	r4, r4
  400d50:	46a4      	mov	ip, r4
  400d52:	42a6      	cmp	r6, r4
  400d54:	d309      	bcc.n	400d6a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400d56:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d58:	0125      	lsls	r5, r4, #4
  400d5a:	597d      	ldr	r5, [r7, r5]
  400d5c:	428d      	cmp	r5, r1
  400d5e:	d1f5      	bne.n	400d4c <pio_handler_set+0x14>
  400d60:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400d64:	686d      	ldr	r5, [r5, #4]
  400d66:	4295      	cmp	r5, r2
  400d68:	d1f0      	bne.n	400d4c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400d6a:	4d0d      	ldr	r5, [pc, #52]	; (400da0 <pio_handler_set+0x68>)
  400d6c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400d70:	eb05 040e 	add.w	r4, r5, lr
  400d74:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400d78:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400d7a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400d7c:	9906      	ldr	r1, [sp, #24]
  400d7e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400d80:	3601      	adds	r6, #1
  400d82:	4566      	cmp	r6, ip
  400d84:	d005      	beq.n	400d92 <pio_handler_set+0x5a>
  400d86:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400d88:	461a      	mov	r2, r3
  400d8a:	4b06      	ldr	r3, [pc, #24]	; (400da4 <pio_handler_set+0x6c>)
  400d8c:	4798      	blx	r3

	return 0;
  400d8e:	2000      	movs	r0, #0
  400d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400d92:	4902      	ldr	r1, [pc, #8]	; (400d9c <pio_handler_set+0x64>)
  400d94:	600e      	str	r6, [r1, #0]
  400d96:	e7f6      	b.n	400d86 <pio_handler_set+0x4e>
		return 1;
  400d98:	2001      	movs	r0, #1
}
  400d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d9c:	20400c64 	.word	0x20400c64
  400da0:	20400bf4 	.word	0x20400bf4
  400da4:	00400ca9 	.word	0x00400ca9

00400da8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400da8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400daa:	210a      	movs	r1, #10
  400dac:	4801      	ldr	r0, [pc, #4]	; (400db4 <PIOA_Handler+0xc>)
  400dae:	4b02      	ldr	r3, [pc, #8]	; (400db8 <PIOA_Handler+0x10>)
  400db0:	4798      	blx	r3
  400db2:	bd08      	pop	{r3, pc}
  400db4:	400e0e00 	.word	0x400e0e00
  400db8:	00400ce9 	.word	0x00400ce9

00400dbc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400dbc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400dbe:	210b      	movs	r1, #11
  400dc0:	4801      	ldr	r0, [pc, #4]	; (400dc8 <PIOB_Handler+0xc>)
  400dc2:	4b02      	ldr	r3, [pc, #8]	; (400dcc <PIOB_Handler+0x10>)
  400dc4:	4798      	blx	r3
  400dc6:	bd08      	pop	{r3, pc}
  400dc8:	400e1000 	.word	0x400e1000
  400dcc:	00400ce9 	.word	0x00400ce9

00400dd0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400dd0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400dd2:	210c      	movs	r1, #12
  400dd4:	4801      	ldr	r0, [pc, #4]	; (400ddc <PIOC_Handler+0xc>)
  400dd6:	4b02      	ldr	r3, [pc, #8]	; (400de0 <PIOC_Handler+0x10>)
  400dd8:	4798      	blx	r3
  400dda:	bd08      	pop	{r3, pc}
  400ddc:	400e1200 	.word	0x400e1200
  400de0:	00400ce9 	.word	0x00400ce9

00400de4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400de4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400de6:	2110      	movs	r1, #16
  400de8:	4801      	ldr	r0, [pc, #4]	; (400df0 <PIOD_Handler+0xc>)
  400dea:	4b02      	ldr	r3, [pc, #8]	; (400df4 <PIOD_Handler+0x10>)
  400dec:	4798      	blx	r3
  400dee:	bd08      	pop	{r3, pc}
  400df0:	400e1400 	.word	0x400e1400
  400df4:	00400ce9 	.word	0x00400ce9

00400df8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400df8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400dfa:	2111      	movs	r1, #17
  400dfc:	4801      	ldr	r0, [pc, #4]	; (400e04 <PIOE_Handler+0xc>)
  400dfe:	4b02      	ldr	r3, [pc, #8]	; (400e08 <PIOE_Handler+0x10>)
  400e00:	4798      	blx	r3
  400e02:	bd08      	pop	{r3, pc}
  400e04:	400e1600 	.word	0x400e1600
  400e08:	00400ce9 	.word	0x00400ce9

00400e0c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e0c:	2803      	cmp	r0, #3
  400e0e:	d011      	beq.n	400e34 <pmc_mck_set_division+0x28>
  400e10:	2804      	cmp	r0, #4
  400e12:	d012      	beq.n	400e3a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e14:	2802      	cmp	r0, #2
  400e16:	bf0c      	ite	eq
  400e18:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e1c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e1e:	4a08      	ldr	r2, [pc, #32]	; (400e40 <pmc_mck_set_division+0x34>)
  400e20:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e26:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e28:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e2a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e2c:	f013 0f08 	tst.w	r3, #8
  400e30:	d0fb      	beq.n	400e2a <pmc_mck_set_division+0x1e>
}
  400e32:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e34:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e38:	e7f1      	b.n	400e1e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e3a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e3e:	e7ee      	b.n	400e1e <pmc_mck_set_division+0x12>
  400e40:	400e0600 	.word	0x400e0600

00400e44 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e44:	4a17      	ldr	r2, [pc, #92]	; (400ea4 <pmc_switch_mck_to_pllack+0x60>)
  400e46:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e4c:	4318      	orrs	r0, r3
  400e4e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e50:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e52:	f013 0f08 	tst.w	r3, #8
  400e56:	d10a      	bne.n	400e6e <pmc_switch_mck_to_pllack+0x2a>
  400e58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e5c:	4911      	ldr	r1, [pc, #68]	; (400ea4 <pmc_switch_mck_to_pllack+0x60>)
  400e5e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e60:	f012 0f08 	tst.w	r2, #8
  400e64:	d103      	bne.n	400e6e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e66:	3b01      	subs	r3, #1
  400e68:	d1f9      	bne.n	400e5e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e6a:	2001      	movs	r0, #1
  400e6c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e6e:	4a0d      	ldr	r2, [pc, #52]	; (400ea4 <pmc_switch_mck_to_pllack+0x60>)
  400e70:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e72:	f023 0303 	bic.w	r3, r3, #3
  400e76:	f043 0302 	orr.w	r3, r3, #2
  400e7a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e7c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e7e:	f013 0f08 	tst.w	r3, #8
  400e82:	d10a      	bne.n	400e9a <pmc_switch_mck_to_pllack+0x56>
  400e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e88:	4906      	ldr	r1, [pc, #24]	; (400ea4 <pmc_switch_mck_to_pllack+0x60>)
  400e8a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e8c:	f012 0f08 	tst.w	r2, #8
  400e90:	d105      	bne.n	400e9e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e92:	3b01      	subs	r3, #1
  400e94:	d1f9      	bne.n	400e8a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400e96:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e98:	4770      	bx	lr
	return 0;
  400e9a:	2000      	movs	r0, #0
  400e9c:	4770      	bx	lr
  400e9e:	2000      	movs	r0, #0
  400ea0:	4770      	bx	lr
  400ea2:	bf00      	nop
  400ea4:	400e0600 	.word	0x400e0600

00400ea8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ea8:	b9a0      	cbnz	r0, 400ed4 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400eaa:	480e      	ldr	r0, [pc, #56]	; (400ee4 <pmc_switch_mainck_to_xtal+0x3c>)
  400eac:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400eae:	0209      	lsls	r1, r1, #8
  400eb0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400eb2:	4a0d      	ldr	r2, [pc, #52]	; (400ee8 <pmc_switch_mainck_to_xtal+0x40>)
  400eb4:	401a      	ands	r2, r3
  400eb6:	4b0d      	ldr	r3, [pc, #52]	; (400eec <pmc_switch_mainck_to_xtal+0x44>)
  400eb8:	4313      	orrs	r3, r2
  400eba:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ebc:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400ebe:	4602      	mov	r2, r0
  400ec0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ec2:	f013 0f01 	tst.w	r3, #1
  400ec6:	d0fb      	beq.n	400ec0 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ec8:	4a06      	ldr	r2, [pc, #24]	; (400ee4 <pmc_switch_mainck_to_xtal+0x3c>)
  400eca:	6a11      	ldr	r1, [r2, #32]
  400ecc:	4b08      	ldr	r3, [pc, #32]	; (400ef0 <pmc_switch_mainck_to_xtal+0x48>)
  400ece:	430b      	orrs	r3, r1
  400ed0:	6213      	str	r3, [r2, #32]
  400ed2:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ed4:	4903      	ldr	r1, [pc, #12]	; (400ee4 <pmc_switch_mainck_to_xtal+0x3c>)
  400ed6:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ed8:	4a06      	ldr	r2, [pc, #24]	; (400ef4 <pmc_switch_mainck_to_xtal+0x4c>)
  400eda:	401a      	ands	r2, r3
  400edc:	4b06      	ldr	r3, [pc, #24]	; (400ef8 <pmc_switch_mainck_to_xtal+0x50>)
  400ede:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ee0:	620b      	str	r3, [r1, #32]
  400ee2:	4770      	bx	lr
  400ee4:	400e0600 	.word	0x400e0600
  400ee8:	ffc8fffc 	.word	0xffc8fffc
  400eec:	00370001 	.word	0x00370001
  400ef0:	01370000 	.word	0x01370000
  400ef4:	fec8fffc 	.word	0xfec8fffc
  400ef8:	01370002 	.word	0x01370002

00400efc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400efc:	4b02      	ldr	r3, [pc, #8]	; (400f08 <pmc_osc_is_ready_mainck+0xc>)
  400efe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f00:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f04:	4770      	bx	lr
  400f06:	bf00      	nop
  400f08:	400e0600 	.word	0x400e0600

00400f0c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f0c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f10:	4b01      	ldr	r3, [pc, #4]	; (400f18 <pmc_disable_pllack+0xc>)
  400f12:	629a      	str	r2, [r3, #40]	; 0x28
  400f14:	4770      	bx	lr
  400f16:	bf00      	nop
  400f18:	400e0600 	.word	0x400e0600

00400f1c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f1c:	4b02      	ldr	r3, [pc, #8]	; (400f28 <pmc_is_locked_pllack+0xc>)
  400f1e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f20:	f000 0002 	and.w	r0, r0, #2
  400f24:	4770      	bx	lr
  400f26:	bf00      	nop
  400f28:	400e0600 	.word	0x400e0600

00400f2c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f2c:	283f      	cmp	r0, #63	; 0x3f
  400f2e:	d81e      	bhi.n	400f6e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f30:	281f      	cmp	r0, #31
  400f32:	d80c      	bhi.n	400f4e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f34:	4b11      	ldr	r3, [pc, #68]	; (400f7c <pmc_enable_periph_clk+0x50>)
  400f36:	699a      	ldr	r2, [r3, #24]
  400f38:	2301      	movs	r3, #1
  400f3a:	4083      	lsls	r3, r0
  400f3c:	4393      	bics	r3, r2
  400f3e:	d018      	beq.n	400f72 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f40:	2301      	movs	r3, #1
  400f42:	fa03 f000 	lsl.w	r0, r3, r0
  400f46:	4b0d      	ldr	r3, [pc, #52]	; (400f7c <pmc_enable_periph_clk+0x50>)
  400f48:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f4a:	2000      	movs	r0, #0
  400f4c:	4770      	bx	lr
		ul_id -= 32;
  400f4e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f50:	4b0a      	ldr	r3, [pc, #40]	; (400f7c <pmc_enable_periph_clk+0x50>)
  400f52:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f56:	2301      	movs	r3, #1
  400f58:	4083      	lsls	r3, r0
  400f5a:	4393      	bics	r3, r2
  400f5c:	d00b      	beq.n	400f76 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f5e:	2301      	movs	r3, #1
  400f60:	fa03 f000 	lsl.w	r0, r3, r0
  400f64:	4b05      	ldr	r3, [pc, #20]	; (400f7c <pmc_enable_periph_clk+0x50>)
  400f66:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f6a:	2000      	movs	r0, #0
  400f6c:	4770      	bx	lr
		return 1;
  400f6e:	2001      	movs	r0, #1
  400f70:	4770      	bx	lr
	return 0;
  400f72:	2000      	movs	r0, #0
  400f74:	4770      	bx	lr
  400f76:	2000      	movs	r0, #0
}
  400f78:	4770      	bx	lr
  400f7a:	bf00      	nop
  400f7c:	400e0600 	.word	0x400e0600

00400f80 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400f80:	4770      	bx	lr
	...

00400f84 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400f84:	4a10      	ldr	r2, [pc, #64]	; (400fc8 <pmc_enable_waitmode+0x44>)
  400f86:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400f88:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400f8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400f90:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400f92:	6a11      	ldr	r1, [r2, #32]
  400f94:	4b0d      	ldr	r3, [pc, #52]	; (400fcc <pmc_enable_waitmode+0x48>)
  400f96:	430b      	orrs	r3, r1
  400f98:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f9a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f9c:	f013 0f08 	tst.w	r3, #8
  400fa0:	d0fb      	beq.n	400f9a <pmc_enable_waitmode+0x16>
  400fa2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400fa6:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400fa8:	3b01      	subs	r3, #1
  400faa:	d1fc      	bne.n	400fa6 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400fac:	4a06      	ldr	r2, [pc, #24]	; (400fc8 <pmc_enable_waitmode+0x44>)
  400fae:	6a13      	ldr	r3, [r2, #32]
  400fb0:	f013 0f08 	tst.w	r3, #8
  400fb4:	d0fb      	beq.n	400fae <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400fb6:	4a04      	ldr	r2, [pc, #16]	; (400fc8 <pmc_enable_waitmode+0x44>)
  400fb8:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400fba:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400fbe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400fc2:	6713      	str	r3, [r2, #112]	; 0x70
  400fc4:	4770      	bx	lr
  400fc6:	bf00      	nop
  400fc8:	400e0600 	.word	0x400e0600
  400fcc:	00370004 	.word	0x00370004

00400fd0 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  400fd4:	1e43      	subs	r3, r0, #1
  400fd6:	2b04      	cmp	r3, #4
  400fd8:	f200 8107 	bhi.w	4011ea <pmc_sleep+0x21a>
  400fdc:	e8df f013 	tbh	[pc, r3, lsl #1]
  400fe0:	00050005 	.word	0x00050005
  400fe4:	00150015 	.word	0x00150015
  400fe8:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400fea:	4a81      	ldr	r2, [pc, #516]	; (4011f0 <pmc_sleep+0x220>)
  400fec:	6913      	ldr	r3, [r2, #16]
  400fee:	f023 0304 	bic.w	r3, r3, #4
  400ff2:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400ff4:	2201      	movs	r2, #1
  400ff6:	4b7f      	ldr	r3, [pc, #508]	; (4011f4 <pmc_sleep+0x224>)
  400ff8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400ffa:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400ffe:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401000:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  401004:	bf30      	wfi
  401006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40100a:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  40100c:	2803      	cmp	r0, #3
  40100e:	bf0c      	ite	eq
  401010:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  401012:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  401016:	4b78      	ldr	r3, [pc, #480]	; (4011f8 <pmc_sleep+0x228>)
  401018:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40101a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40101c:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401020:	2200      	movs	r2, #0
  401022:	4b74      	ldr	r3, [pc, #464]	; (4011f4 <pmc_sleep+0x224>)
  401024:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  401026:	2201      	movs	r2, #1
  401028:	4b74      	ldr	r3, [pc, #464]	; (4011fc <pmc_sleep+0x22c>)
  40102a:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  40102c:	4b74      	ldr	r3, [pc, #464]	; (401200 <pmc_sleep+0x230>)
  40102e:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401030:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  401032:	4a74      	ldr	r2, [pc, #464]	; (401204 <pmc_sleep+0x234>)
  401034:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401038:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40103a:	4a73      	ldr	r2, [pc, #460]	; (401208 <pmc_sleep+0x238>)
  40103c:	433a      	orrs	r2, r7
  40103e:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401040:	f005 0903 	and.w	r9, r5, #3
  401044:	f1b9 0f01 	cmp.w	r9, #1
  401048:	f240 8089 	bls.w	40115e <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  40104c:	f025 0103 	bic.w	r1, r5, #3
  401050:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401054:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401056:	461a      	mov	r2, r3
  401058:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40105a:	f013 0f08 	tst.w	r3, #8
  40105e:	d0fb      	beq.n	401058 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401060:	f011 0f70 	tst.w	r1, #112	; 0x70
  401064:	d008      	beq.n	401078 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  401066:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40106a:	4b65      	ldr	r3, [pc, #404]	; (401200 <pmc_sleep+0x230>)
  40106c:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40106e:	461a      	mov	r2, r3
  401070:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401072:	f013 0f08 	tst.w	r3, #8
  401076:	d0fb      	beq.n	401070 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401078:	4b64      	ldr	r3, [pc, #400]	; (40120c <pmc_sleep+0x23c>)
  40107a:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40107c:	4a60      	ldr	r2, [pc, #384]	; (401200 <pmc_sleep+0x230>)
  40107e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401080:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401084:	d0fb      	beq.n	40107e <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401086:	4a5e      	ldr	r2, [pc, #376]	; (401200 <pmc_sleep+0x230>)
  401088:	6a11      	ldr	r1, [r2, #32]
  40108a:	4b61      	ldr	r3, [pc, #388]	; (401210 <pmc_sleep+0x240>)
  40108c:	400b      	ands	r3, r1
  40108e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401092:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401094:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401096:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40109a:	d0fb      	beq.n	401094 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  40109c:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4010a0:	4a58      	ldr	r2, [pc, #352]	; (401204 <pmc_sleep+0x234>)
  4010a2:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4010a4:	2c04      	cmp	r4, #4
  4010a6:	d05c      	beq.n	401162 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4010a8:	4c52      	ldr	r4, [pc, #328]	; (4011f4 <pmc_sleep+0x224>)
  4010aa:	2301      	movs	r3, #1
  4010ac:	7023      	strb	r3, [r4, #0]
  4010ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4010b2:	b662      	cpsie	i

		pmc_enable_waitmode();
  4010b4:	4b57      	ldr	r3, [pc, #348]	; (401214 <pmc_sleep+0x244>)
  4010b6:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4010b8:	b672      	cpsid	i
  4010ba:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4010be:	2300      	movs	r3, #0
  4010c0:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4010c2:	f017 0f02 	tst.w	r7, #2
  4010c6:	d055      	beq.n	401174 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010c8:	4a4d      	ldr	r2, [pc, #308]	; (401200 <pmc_sleep+0x230>)
  4010ca:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010cc:	4952      	ldr	r1, [pc, #328]	; (401218 <pmc_sleep+0x248>)
  4010ce:	4019      	ands	r1, r3
  4010d0:	4b52      	ldr	r3, [pc, #328]	; (40121c <pmc_sleep+0x24c>)
  4010d2:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010d4:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010d6:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  4010d8:	4b51      	ldr	r3, [pc, #324]	; (401220 <pmc_sleep+0x250>)
  4010da:	400b      	ands	r3, r1
  4010dc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010e0:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4010e2:	4b50      	ldr	r3, [pc, #320]	; (401224 <pmc_sleep+0x254>)
  4010e4:	4033      	ands	r3, r6
  4010e6:	2b00      	cmp	r3, #0
  4010e8:	d06e      	beq.n	4011c8 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4010ea:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  4010ee:	4b44      	ldr	r3, [pc, #272]	; (401200 <pmc_sleep+0x230>)
  4010f0:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4010f2:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4010f4:	f1b9 0f02 	cmp.w	r9, #2
  4010f8:	d104      	bne.n	401104 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4010fa:	4a41      	ldr	r2, [pc, #260]	; (401200 <pmc_sleep+0x230>)
  4010fc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010fe:	f013 0f02 	tst.w	r3, #2
  401102:	d0fb      	beq.n	4010fc <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401104:	4a3e      	ldr	r2, [pc, #248]	; (401200 <pmc_sleep+0x230>)
  401106:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40110c:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401110:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401112:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401114:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401116:	f013 0f08 	tst.w	r3, #8
  40111a:	d0fb      	beq.n	401114 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  40111c:	4b39      	ldr	r3, [pc, #228]	; (401204 <pmc_sleep+0x234>)
  40111e:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  401122:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  401126:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401128:	461a      	mov	r2, r3
  40112a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40112c:	f013 0f08 	tst.w	r3, #8
  401130:	d0fb      	beq.n	40112a <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  401132:	4a33      	ldr	r2, [pc, #204]	; (401200 <pmc_sleep+0x230>)
  401134:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401136:	420b      	tst	r3, r1
  401138:	d0fc      	beq.n	401134 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40113a:	2200      	movs	r2, #0
  40113c:	4b2f      	ldr	r3, [pc, #188]	; (4011fc <pmc_sleep+0x22c>)
  40113e:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401140:	4b39      	ldr	r3, [pc, #228]	; (401228 <pmc_sleep+0x258>)
  401142:	681b      	ldr	r3, [r3, #0]
  401144:	b11b      	cbz	r3, 40114e <pmc_sleep+0x17e>
			callback_clocks_restored();
  401146:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401148:	2200      	movs	r2, #0
  40114a:	4b37      	ldr	r3, [pc, #220]	; (401228 <pmc_sleep+0x258>)
  40114c:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40114e:	2201      	movs	r2, #1
  401150:	4b28      	ldr	r3, [pc, #160]	; (4011f4 <pmc_sleep+0x224>)
  401152:	701a      	strb	r2, [r3, #0]
  401154:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401158:	b662      	cpsie	i
  40115a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  40115e:	4629      	mov	r1, r5
  401160:	e77e      	b.n	401060 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401162:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  401166:	6a11      	ldr	r1, [r2, #32]
  401168:	4b30      	ldr	r3, [pc, #192]	; (40122c <pmc_sleep+0x25c>)
  40116a:	400b      	ands	r3, r1
  40116c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401170:	6213      	str	r3, [r2, #32]
  401172:	e799      	b.n	4010a8 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401174:	f017 0f01 	tst.w	r7, #1
  401178:	d0b3      	beq.n	4010e2 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40117a:	4b21      	ldr	r3, [pc, #132]	; (401200 <pmc_sleep+0x230>)
  40117c:	6a1b      	ldr	r3, [r3, #32]
  40117e:	f013 0f01 	tst.w	r3, #1
  401182:	d10b      	bne.n	40119c <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401184:	491e      	ldr	r1, [pc, #120]	; (401200 <pmc_sleep+0x230>)
  401186:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401188:	4a29      	ldr	r2, [pc, #164]	; (401230 <pmc_sleep+0x260>)
  40118a:	401a      	ands	r2, r3
  40118c:	4b29      	ldr	r3, [pc, #164]	; (401234 <pmc_sleep+0x264>)
  40118e:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401190:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401192:	460a      	mov	r2, r1
  401194:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401196:	f013 0f01 	tst.w	r3, #1
  40119a:	d0fb      	beq.n	401194 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  40119c:	4b18      	ldr	r3, [pc, #96]	; (401200 <pmc_sleep+0x230>)
  40119e:	6a1b      	ldr	r3, [r3, #32]
  4011a0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011a4:	d108      	bne.n	4011b8 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011a6:	4a16      	ldr	r2, [pc, #88]	; (401200 <pmc_sleep+0x230>)
  4011a8:	6a11      	ldr	r1, [r2, #32]
  4011aa:	4b23      	ldr	r3, [pc, #140]	; (401238 <pmc_sleep+0x268>)
  4011ac:	430b      	orrs	r3, r1
  4011ae:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4011b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011b2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4011b6:	d0fb      	beq.n	4011b0 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011b8:	4a11      	ldr	r2, [pc, #68]	; (401200 <pmc_sleep+0x230>)
  4011ba:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4011bc:	4b18      	ldr	r3, [pc, #96]	; (401220 <pmc_sleep+0x250>)
  4011be:	400b      	ands	r3, r1
  4011c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011c4:	6213      	str	r3, [r2, #32]
  4011c6:	e78c      	b.n	4010e2 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  4011c8:	2100      	movs	r1, #0
  4011ca:	e793      	b.n	4010f4 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4011cc:	4a08      	ldr	r2, [pc, #32]	; (4011f0 <pmc_sleep+0x220>)
  4011ce:	6913      	ldr	r3, [r2, #16]
  4011d0:	f043 0304 	orr.w	r3, r3, #4
  4011d4:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4011d6:	4a19      	ldr	r2, [pc, #100]	; (40123c <pmc_sleep+0x26c>)
  4011d8:	4b19      	ldr	r3, [pc, #100]	; (401240 <pmc_sleep+0x270>)
  4011da:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4011dc:	2201      	movs	r2, #1
  4011de:	4b05      	ldr	r3, [pc, #20]	; (4011f4 <pmc_sleep+0x224>)
  4011e0:	701a      	strb	r2, [r3, #0]
  4011e2:	f3bf 8f5f 	dmb	sy
  4011e6:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4011e8:	bf30      	wfi
  4011ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4011ee:	bf00      	nop
  4011f0:	e000ed00 	.word	0xe000ed00
  4011f4:	20400018 	.word	0x20400018
  4011f8:	00400f81 	.word	0x00400f81
  4011fc:	20400c68 	.word	0x20400c68
  401200:	400e0600 	.word	0x400e0600
  401204:	400e0c00 	.word	0x400e0c00
  401208:	00370008 	.word	0x00370008
  40120c:	00400f0d 	.word	0x00400f0d
  401210:	fec8ffff 	.word	0xfec8ffff
  401214:	00400f85 	.word	0x00400f85
  401218:	fec8fffc 	.word	0xfec8fffc
  40121c:	01370002 	.word	0x01370002
  401220:	ffc8ff87 	.word	0xffc8ff87
  401224:	07ff0000 	.word	0x07ff0000
  401228:	20400c6c 	.word	0x20400c6c
  40122c:	ffc8fffe 	.word	0xffc8fffe
  401230:	ffc8fffc 	.word	0xffc8fffc
  401234:	00370001 	.word	0x00370001
  401238:	01370000 	.word	0x01370000
  40123c:	a5000004 	.word	0xa5000004
  401240:	400e1810 	.word	0x400e1810

00401244 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401244:	e7fe      	b.n	401244 <Dummy_Handler>
	...

00401248 <Reset_Handler>:
{
  401248:	b500      	push	{lr}
  40124a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40124c:	4b25      	ldr	r3, [pc, #148]	; (4012e4 <Reset_Handler+0x9c>)
  40124e:	4a26      	ldr	r2, [pc, #152]	; (4012e8 <Reset_Handler+0xa0>)
  401250:	429a      	cmp	r2, r3
  401252:	d010      	beq.n	401276 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401254:	4b25      	ldr	r3, [pc, #148]	; (4012ec <Reset_Handler+0xa4>)
  401256:	4a23      	ldr	r2, [pc, #140]	; (4012e4 <Reset_Handler+0x9c>)
  401258:	429a      	cmp	r2, r3
  40125a:	d20c      	bcs.n	401276 <Reset_Handler+0x2e>
  40125c:	3b01      	subs	r3, #1
  40125e:	1a9b      	subs	r3, r3, r2
  401260:	f023 0303 	bic.w	r3, r3, #3
  401264:	3304      	adds	r3, #4
  401266:	4413      	add	r3, r2
  401268:	491f      	ldr	r1, [pc, #124]	; (4012e8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40126a:	f851 0b04 	ldr.w	r0, [r1], #4
  40126e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401272:	429a      	cmp	r2, r3
  401274:	d1f9      	bne.n	40126a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401276:	4b1e      	ldr	r3, [pc, #120]	; (4012f0 <Reset_Handler+0xa8>)
  401278:	4a1e      	ldr	r2, [pc, #120]	; (4012f4 <Reset_Handler+0xac>)
  40127a:	429a      	cmp	r2, r3
  40127c:	d20a      	bcs.n	401294 <Reset_Handler+0x4c>
  40127e:	3b01      	subs	r3, #1
  401280:	1a9b      	subs	r3, r3, r2
  401282:	f023 0303 	bic.w	r3, r3, #3
  401286:	3304      	adds	r3, #4
  401288:	4413      	add	r3, r2
                *pDest++ = 0;
  40128a:	2100      	movs	r1, #0
  40128c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401290:	4293      	cmp	r3, r2
  401292:	d1fb      	bne.n	40128c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401294:	4a18      	ldr	r2, [pc, #96]	; (4012f8 <Reset_Handler+0xb0>)
  401296:	4b19      	ldr	r3, [pc, #100]	; (4012fc <Reset_Handler+0xb4>)
  401298:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40129c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40129e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012a2:	fab3 f383 	clz	r3, r3
  4012a6:	095b      	lsrs	r3, r3, #5
  4012a8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4012aa:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4012ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4012b0:	2200      	movs	r2, #0
  4012b2:	4b13      	ldr	r3, [pc, #76]	; (401300 <Reset_Handler+0xb8>)
  4012b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4012b6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4012b8:	4a12      	ldr	r2, [pc, #72]	; (401304 <Reset_Handler+0xbc>)
  4012ba:	6813      	ldr	r3, [r2, #0]
  4012bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012c0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4012c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012c6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4012ca:	b129      	cbz	r1, 4012d8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4012cc:	2201      	movs	r2, #1
  4012ce:	4b0c      	ldr	r3, [pc, #48]	; (401300 <Reset_Handler+0xb8>)
  4012d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4012d2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012d6:	b662      	cpsie	i
        __libc_init_array();
  4012d8:	4b0b      	ldr	r3, [pc, #44]	; (401308 <Reset_Handler+0xc0>)
  4012da:	4798      	blx	r3
        main();
  4012dc:	4b0b      	ldr	r3, [pc, #44]	; (40130c <Reset_Handler+0xc4>)
  4012de:	4798      	blx	r3
  4012e0:	e7fe      	b.n	4012e0 <Reset_Handler+0x98>
  4012e2:	bf00      	nop
  4012e4:	20400000 	.word	0x20400000
  4012e8:	00406f6c 	.word	0x00406f6c
  4012ec:	204009d0 	.word	0x204009d0
  4012f0:	20400cd8 	.word	0x20400cd8
  4012f4:	204009d0 	.word	0x204009d0
  4012f8:	e000ed00 	.word	0xe000ed00
  4012fc:	00400000 	.word	0x00400000
  401300:	20400018 	.word	0x20400018
  401304:	e000ed88 	.word	0xe000ed88
  401308:	004020cd 	.word	0x004020cd
  40130c:	00401835 	.word	0x00401835

00401310 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401310:	4b3b      	ldr	r3, [pc, #236]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401314:	f003 0303 	and.w	r3, r3, #3
  401318:	2b01      	cmp	r3, #1
  40131a:	d01d      	beq.n	401358 <SystemCoreClockUpdate+0x48>
  40131c:	b183      	cbz	r3, 401340 <SystemCoreClockUpdate+0x30>
  40131e:	2b02      	cmp	r3, #2
  401320:	d036      	beq.n	401390 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401322:	4b37      	ldr	r3, [pc, #220]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401326:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40132a:	2b70      	cmp	r3, #112	; 0x70
  40132c:	d05f      	beq.n	4013ee <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40132e:	4b34      	ldr	r3, [pc, #208]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401332:	4934      	ldr	r1, [pc, #208]	; (401404 <SystemCoreClockUpdate+0xf4>)
  401334:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401338:	680b      	ldr	r3, [r1, #0]
  40133a:	40d3      	lsrs	r3, r2
  40133c:	600b      	str	r3, [r1, #0]
  40133e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401340:	4b31      	ldr	r3, [pc, #196]	; (401408 <SystemCoreClockUpdate+0xf8>)
  401342:	695b      	ldr	r3, [r3, #20]
  401344:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401348:	bf14      	ite	ne
  40134a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40134e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401352:	4b2c      	ldr	r3, [pc, #176]	; (401404 <SystemCoreClockUpdate+0xf4>)
  401354:	601a      	str	r2, [r3, #0]
  401356:	e7e4      	b.n	401322 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401358:	4b29      	ldr	r3, [pc, #164]	; (401400 <SystemCoreClockUpdate+0xf0>)
  40135a:	6a1b      	ldr	r3, [r3, #32]
  40135c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401360:	d003      	beq.n	40136a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401362:	4a2a      	ldr	r2, [pc, #168]	; (40140c <SystemCoreClockUpdate+0xfc>)
  401364:	4b27      	ldr	r3, [pc, #156]	; (401404 <SystemCoreClockUpdate+0xf4>)
  401366:	601a      	str	r2, [r3, #0]
  401368:	e7db      	b.n	401322 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40136a:	4a29      	ldr	r2, [pc, #164]	; (401410 <SystemCoreClockUpdate+0x100>)
  40136c:	4b25      	ldr	r3, [pc, #148]	; (401404 <SystemCoreClockUpdate+0xf4>)
  40136e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401370:	4b23      	ldr	r3, [pc, #140]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401372:	6a1b      	ldr	r3, [r3, #32]
  401374:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401378:	2b10      	cmp	r3, #16
  40137a:	d005      	beq.n	401388 <SystemCoreClockUpdate+0x78>
  40137c:	2b20      	cmp	r3, #32
  40137e:	d1d0      	bne.n	401322 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401380:	4a22      	ldr	r2, [pc, #136]	; (40140c <SystemCoreClockUpdate+0xfc>)
  401382:	4b20      	ldr	r3, [pc, #128]	; (401404 <SystemCoreClockUpdate+0xf4>)
  401384:	601a      	str	r2, [r3, #0]
          break;
  401386:	e7cc      	b.n	401322 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401388:	4a22      	ldr	r2, [pc, #136]	; (401414 <SystemCoreClockUpdate+0x104>)
  40138a:	4b1e      	ldr	r3, [pc, #120]	; (401404 <SystemCoreClockUpdate+0xf4>)
  40138c:	601a      	str	r2, [r3, #0]
          break;
  40138e:	e7c8      	b.n	401322 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401390:	4b1b      	ldr	r3, [pc, #108]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401392:	6a1b      	ldr	r3, [r3, #32]
  401394:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401398:	d016      	beq.n	4013c8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40139a:	4a1c      	ldr	r2, [pc, #112]	; (40140c <SystemCoreClockUpdate+0xfc>)
  40139c:	4b19      	ldr	r3, [pc, #100]	; (401404 <SystemCoreClockUpdate+0xf4>)
  40139e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013a0:	4b17      	ldr	r3, [pc, #92]	; (401400 <SystemCoreClockUpdate+0xf0>)
  4013a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013a4:	f003 0303 	and.w	r3, r3, #3
  4013a8:	2b02      	cmp	r3, #2
  4013aa:	d1ba      	bne.n	401322 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013ac:	4a14      	ldr	r2, [pc, #80]	; (401400 <SystemCoreClockUpdate+0xf0>)
  4013ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4013b2:	4814      	ldr	r0, [pc, #80]	; (401404 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013b4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4013b8:	6803      	ldr	r3, [r0, #0]
  4013ba:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013be:	b2d2      	uxtb	r2, r2
  4013c0:	fbb3 f3f2 	udiv	r3, r3, r2
  4013c4:	6003      	str	r3, [r0, #0]
  4013c6:	e7ac      	b.n	401322 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013c8:	4a11      	ldr	r2, [pc, #68]	; (401410 <SystemCoreClockUpdate+0x100>)
  4013ca:	4b0e      	ldr	r3, [pc, #56]	; (401404 <SystemCoreClockUpdate+0xf4>)
  4013cc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013ce:	4b0c      	ldr	r3, [pc, #48]	; (401400 <SystemCoreClockUpdate+0xf0>)
  4013d0:	6a1b      	ldr	r3, [r3, #32]
  4013d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013d6:	2b10      	cmp	r3, #16
  4013d8:	d005      	beq.n	4013e6 <SystemCoreClockUpdate+0xd6>
  4013da:	2b20      	cmp	r3, #32
  4013dc:	d1e0      	bne.n	4013a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4013de:	4a0b      	ldr	r2, [pc, #44]	; (40140c <SystemCoreClockUpdate+0xfc>)
  4013e0:	4b08      	ldr	r3, [pc, #32]	; (401404 <SystemCoreClockUpdate+0xf4>)
  4013e2:	601a      	str	r2, [r3, #0]
          break;
  4013e4:	e7dc      	b.n	4013a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4013e6:	4a0b      	ldr	r2, [pc, #44]	; (401414 <SystemCoreClockUpdate+0x104>)
  4013e8:	4b06      	ldr	r3, [pc, #24]	; (401404 <SystemCoreClockUpdate+0xf4>)
  4013ea:	601a      	str	r2, [r3, #0]
          break;
  4013ec:	e7d8      	b.n	4013a0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4013ee:	4a05      	ldr	r2, [pc, #20]	; (401404 <SystemCoreClockUpdate+0xf4>)
  4013f0:	6813      	ldr	r3, [r2, #0]
  4013f2:	4909      	ldr	r1, [pc, #36]	; (401418 <SystemCoreClockUpdate+0x108>)
  4013f4:	fba1 1303 	umull	r1, r3, r1, r3
  4013f8:	085b      	lsrs	r3, r3, #1
  4013fa:	6013      	str	r3, [r2, #0]
  4013fc:	4770      	bx	lr
  4013fe:	bf00      	nop
  401400:	400e0600 	.word	0x400e0600
  401404:	2040001c 	.word	0x2040001c
  401408:	400e1810 	.word	0x400e1810
  40140c:	00b71b00 	.word	0x00b71b00
  401410:	003d0900 	.word	0x003d0900
  401414:	007a1200 	.word	0x007a1200
  401418:	aaaaaaab 	.word	0xaaaaaaab

0040141c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40141c:	4b16      	ldr	r3, [pc, #88]	; (401478 <system_init_flash+0x5c>)
  40141e:	4298      	cmp	r0, r3
  401420:	d913      	bls.n	40144a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401422:	4b16      	ldr	r3, [pc, #88]	; (40147c <system_init_flash+0x60>)
  401424:	4298      	cmp	r0, r3
  401426:	d915      	bls.n	401454 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401428:	4b15      	ldr	r3, [pc, #84]	; (401480 <system_init_flash+0x64>)
  40142a:	4298      	cmp	r0, r3
  40142c:	d916      	bls.n	40145c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40142e:	4b15      	ldr	r3, [pc, #84]	; (401484 <system_init_flash+0x68>)
  401430:	4298      	cmp	r0, r3
  401432:	d917      	bls.n	401464 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401434:	4b14      	ldr	r3, [pc, #80]	; (401488 <system_init_flash+0x6c>)
  401436:	4298      	cmp	r0, r3
  401438:	d918      	bls.n	40146c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40143a:	4b14      	ldr	r3, [pc, #80]	; (40148c <system_init_flash+0x70>)
  40143c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40143e:	bf94      	ite	ls
  401440:	4a13      	ldrls	r2, [pc, #76]	; (401490 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401442:	4a14      	ldrhi	r2, [pc, #80]	; (401494 <system_init_flash+0x78>)
  401444:	4b14      	ldr	r3, [pc, #80]	; (401498 <system_init_flash+0x7c>)
  401446:	601a      	str	r2, [r3, #0]
  401448:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40144a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40144e:	4b12      	ldr	r3, [pc, #72]	; (401498 <system_init_flash+0x7c>)
  401450:	601a      	str	r2, [r3, #0]
  401452:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401454:	4a11      	ldr	r2, [pc, #68]	; (40149c <system_init_flash+0x80>)
  401456:	4b10      	ldr	r3, [pc, #64]	; (401498 <system_init_flash+0x7c>)
  401458:	601a      	str	r2, [r3, #0]
  40145a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40145c:	4a10      	ldr	r2, [pc, #64]	; (4014a0 <system_init_flash+0x84>)
  40145e:	4b0e      	ldr	r3, [pc, #56]	; (401498 <system_init_flash+0x7c>)
  401460:	601a      	str	r2, [r3, #0]
  401462:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401464:	4a0f      	ldr	r2, [pc, #60]	; (4014a4 <system_init_flash+0x88>)
  401466:	4b0c      	ldr	r3, [pc, #48]	; (401498 <system_init_flash+0x7c>)
  401468:	601a      	str	r2, [r3, #0]
  40146a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40146c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401470:	4b09      	ldr	r3, [pc, #36]	; (401498 <system_init_flash+0x7c>)
  401472:	601a      	str	r2, [r3, #0]
  401474:	4770      	bx	lr
  401476:	bf00      	nop
  401478:	015ef3bf 	.word	0x015ef3bf
  40147c:	02bde77f 	.word	0x02bde77f
  401480:	041cdb3f 	.word	0x041cdb3f
  401484:	057bceff 	.word	0x057bceff
  401488:	06dac2bf 	.word	0x06dac2bf
  40148c:	0839b67f 	.word	0x0839b67f
  401490:	04000500 	.word	0x04000500
  401494:	04000600 	.word	0x04000600
  401498:	400e0c00 	.word	0x400e0c00
  40149c:	04000100 	.word	0x04000100
  4014a0:	04000200 	.word	0x04000200
  4014a4:	04000300 	.word	0x04000300

004014a8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4014a8:	4b0a      	ldr	r3, [pc, #40]	; (4014d4 <_sbrk+0x2c>)
  4014aa:	681b      	ldr	r3, [r3, #0]
  4014ac:	b153      	cbz	r3, 4014c4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4014ae:	4b09      	ldr	r3, [pc, #36]	; (4014d4 <_sbrk+0x2c>)
  4014b0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4014b2:	181a      	adds	r2, r3, r0
  4014b4:	4908      	ldr	r1, [pc, #32]	; (4014d8 <_sbrk+0x30>)
  4014b6:	4291      	cmp	r1, r2
  4014b8:	db08      	blt.n	4014cc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014ba:	4610      	mov	r0, r2
  4014bc:	4a05      	ldr	r2, [pc, #20]	; (4014d4 <_sbrk+0x2c>)
  4014be:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014c0:	4618      	mov	r0, r3
  4014c2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014c4:	4a05      	ldr	r2, [pc, #20]	; (4014dc <_sbrk+0x34>)
  4014c6:	4b03      	ldr	r3, [pc, #12]	; (4014d4 <_sbrk+0x2c>)
  4014c8:	601a      	str	r2, [r3, #0]
  4014ca:	e7f0      	b.n	4014ae <_sbrk+0x6>
		return (caddr_t) -1;	
  4014cc:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014d0:	4770      	bx	lr
  4014d2:	bf00      	nop
  4014d4:	20400c70 	.word	0x20400c70
  4014d8:	2045fffc 	.word	0x2045fffc
  4014dc:	20402ed8 	.word	0x20402ed8

004014e0 <but1_callback>:

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource);


void but1_callback(void){
	but1_flag = 1;
  4014e0:	2201      	movs	r2, #1
  4014e2:	4b01      	ldr	r3, [pc, #4]	; (4014e8 <but1_callback+0x8>)
  4014e4:	701a      	strb	r2, [r3, #0]
  4014e6:	4770      	bx	lr
  4014e8:	20400c74 	.word	0x20400c74

004014ec <RTT_init>:
		tempo = rtt_read_timer_value(RTT);
	}
}


static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  4014ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4014f0:	ed2d 8b02 	vpush	{d8}
  4014f4:	b082      	sub	sp, #8
  4014f6:	eeb0 8a40 	vmov.f32	s16, s0
  4014fa:	4680      	mov	r8, r0
  4014fc:	460f      	mov	r7, r1

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
	
	rtt_sel_source(RTT, false);
  4014fe:	4c20      	ldr	r4, [pc, #128]	; (401580 <RTT_init+0x94>)
  401500:	2100      	movs	r1, #0
  401502:	4620      	mov	r0, r4
  401504:	4b1f      	ldr	r3, [pc, #124]	; (401584 <RTT_init+0x98>)
  401506:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  401508:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 401588 <RTT_init+0x9c>
  40150c:	eec7 7a08 	vdiv.f32	s15, s14, s16
  401510:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401514:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  401518:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  40151c:	4620      	mov	r0, r4
  40151e:	4b1b      	ldr	r3, [pc, #108]	; (40158c <RTT_init+0xa0>)
  401520:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  401522:	f417 3f80 	tst.w	r7, #65536	; 0x10000
  401526:	d116      	bne.n	401556 <RTT_init+0x6a>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401528:	4b19      	ldr	r3, [pc, #100]	; (401590 <RTT_init+0xa4>)
  40152a:	2208      	movs	r2, #8
  40152c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401530:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401534:	2180      	movs	r1, #128	; 0x80
  401536:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40153a:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 4);
	NVIC_EnableIRQ(RTT_IRQn);

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  40153c:	f417 3f40 	tst.w	r7, #196608	; 0x30000
  401540:	d119      	bne.n	401576 <RTT_init+0x8a>
	rtt_enable_interrupt(RTT, rttIRQSource);
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  401542:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  401546:	480e      	ldr	r0, [pc, #56]	; (401580 <RTT_init+0x94>)
  401548:	4b12      	ldr	r3, [pc, #72]	; (401594 <RTT_init+0xa8>)
  40154a:	4798      	blx	r3
	
}
  40154c:	b002      	add	sp, #8
  40154e:	ecbd 8b02 	vpop	{d8}
  401552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ul_previous_time = rtt_read_timer_value(RTT);
  401556:	4620      	mov	r0, r4
  401558:	4b0f      	ldr	r3, [pc, #60]	; (401598 <RTT_init+0xac>)
  40155a:	4798      	blx	r3
  40155c:	4604      	mov	r4, r0
		while (ul_previous_time == rtt_read_timer_value(RTT));
  40155e:	4e08      	ldr	r6, [pc, #32]	; (401580 <RTT_init+0x94>)
  401560:	4d0d      	ldr	r5, [pc, #52]	; (401598 <RTT_init+0xac>)
  401562:	4630      	mov	r0, r6
  401564:	47a8      	blx	r5
  401566:	4284      	cmp	r4, r0
  401568:	d0fb      	beq.n	401562 <RTT_init+0x76>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  40156a:	eb04 0108 	add.w	r1, r4, r8
  40156e:	4804      	ldr	r0, [pc, #16]	; (401580 <RTT_init+0x94>)
  401570:	4b0a      	ldr	r3, [pc, #40]	; (40159c <RTT_init+0xb0>)
  401572:	4798      	blx	r3
  401574:	e7d8      	b.n	401528 <RTT_init+0x3c>
	rtt_enable_interrupt(RTT, rttIRQSource);
  401576:	4639      	mov	r1, r7
  401578:	4801      	ldr	r0, [pc, #4]	; (401580 <RTT_init+0x94>)
  40157a:	4b09      	ldr	r3, [pc, #36]	; (4015a0 <RTT_init+0xb4>)
  40157c:	4798      	blx	r3
  40157e:	e7e5      	b.n	40154c <RTT_init+0x60>
  401580:	400e1830 	.word	0x400e1830
  401584:	004001c1 	.word	0x004001c1
  401588:	47000000 	.word	0x47000000
  40158c:	004001ad 	.word	0x004001ad
  401590:	e000e100 	.word	0xe000e100
  401594:	00400201 	.word	0x00400201
  401598:	00400215 	.word	0x00400215
  40159c:	0040022d 	.word	0x0040022d
  4015a0:	004001ed 	.word	0x004001ed

004015a4 <echo_callback>:
{	
  4015a4:	b508      	push	{r3, lr}
	if (echo_flag == 0){
  4015a6:	4b0b      	ldr	r3, [pc, #44]	; (4015d4 <echo_callback+0x30>)
  4015a8:	781b      	ldrb	r3, [r3, #0]
  4015aa:	b143      	cbz	r3, 4015be <echo_callback+0x1a>
		echo_flag = 0;
  4015ac:	2200      	movs	r2, #0
  4015ae:	4b09      	ldr	r3, [pc, #36]	; (4015d4 <echo_callback+0x30>)
  4015b0:	701a      	strb	r2, [r3, #0]
		tempo = rtt_read_timer_value(RTT);
  4015b2:	4809      	ldr	r0, [pc, #36]	; (4015d8 <echo_callback+0x34>)
  4015b4:	4b09      	ldr	r3, [pc, #36]	; (4015dc <echo_callback+0x38>)
  4015b6:	4798      	blx	r3
  4015b8:	4b09      	ldr	r3, [pc, #36]	; (4015e0 <echo_callback+0x3c>)
  4015ba:	6018      	str	r0, [r3, #0]
  4015bc:	bd08      	pop	{r3, pc}
		echo_flag = 1;
  4015be:	2201      	movs	r2, #1
  4015c0:	4b04      	ldr	r3, [pc, #16]	; (4015d4 <echo_callback+0x30>)
  4015c2:	701a      	strb	r2, [r3, #0]
		RTT_init(freq, 0, 0);
  4015c4:	4b07      	ldr	r3, [pc, #28]	; (4015e4 <echo_callback+0x40>)
  4015c6:	ed93 0a00 	vldr	s0, [r3]
  4015ca:	2100      	movs	r1, #0
  4015cc:	4608      	mov	r0, r1
  4015ce:	4b06      	ldr	r3, [pc, #24]	; (4015e8 <echo_callback+0x44>)
  4015d0:	4798      	blx	r3
  4015d2:	bd08      	pop	{r3, pc}
  4015d4:	20400c75 	.word	0x20400c75
  4015d8:	400e1830 	.word	0x400e1830
  4015dc:	00400215 	.word	0x00400215
  4015e0:	20400c78 	.word	0x20400c78
  4015e4:	20400020 	.word	0x20400020
  4015e8:	004014ed 	.word	0x004014ed

004015ec <RTT_Handler>:



void RTT_Handler(void) {
  4015ec:	b508      	push	{r3, lr}
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  4015ee:	4807      	ldr	r0, [pc, #28]	; (40160c <RTT_Handler+0x20>)
  4015f0:	4b07      	ldr	r3, [pc, #28]	; (401610 <RTT_Handler+0x24>)
  4015f2:	4798      	blx	r3

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  4015f4:	f010 0f01 	tst.w	r0, #1
  4015f8:	d100      	bne.n	4015fc <RTT_Handler+0x10>
  4015fa:	bd08      	pop	{r3, pc}
		RTT_init(4, 0, RTT_MR_RTTINCIEN);
  4015fc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401600:	2000      	movs	r0, #0
  401602:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
  401606:	4b03      	ldr	r3, [pc, #12]	; (401614 <RTT_Handler+0x28>)
  401608:	4798      	blx	r3
	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {

	}

}
  40160a:	e7f6      	b.n	4015fa <RTT_Handler+0xe>
  40160c:	400e1830 	.word	0x400e1830
  401610:	00400229 	.word	0x00400229
  401614:	004014ed 	.word	0x004014ed

00401618 <configure_pio_output>:
	uint ul_previous_time = rtt_read_timer_value(RTT);
}



void configure_pio_output(Pio *pio, const uint32_t ul_mask, uint32_t ul_id){
  401618:	b530      	push	{r4, r5, lr}
  40161a:	b083      	sub	sp, #12
  40161c:	4604      	mov	r4, r0
  40161e:	460d      	mov	r5, r1
	pmc_enable_periph_clk(ul_id);
  401620:	4610      	mov	r0, r2
  401622:	4b05      	ldr	r3, [pc, #20]	; (401638 <configure_pio_output+0x20>)
  401624:	4798      	blx	r3
	pio_set_output(pio, ul_mask, 0, 0, 0);
  401626:	2200      	movs	r2, #0
  401628:	9200      	str	r2, [sp, #0]
  40162a:	4613      	mov	r3, r2
  40162c:	4629      	mov	r1, r5
  40162e:	4620      	mov	r0, r4
  401630:	4c02      	ldr	r4, [pc, #8]	; (40163c <configure_pio_output+0x24>)
  401632:	47a0      	blx	r4
}
  401634:	b003      	add	sp, #12
  401636:	bd30      	pop	{r4, r5, pc}
  401638:	00400f2d 	.word	0x00400f2d
  40163c:	00400bef 	.word	0x00400bef

00401640 <configure_pio_input>:

void configure_pio_input(Pio *pio, const pio_type_t ul_type, const uint32_t ul_mask, const uint32_t ul_attribute, uint32_t ul_id){
  401640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401642:	4604      	mov	r4, r0
  401644:	460e      	mov	r6, r1
  401646:	4615      	mov	r5, r2
  401648:	461f      	mov	r7, r3
	pmc_enable_periph_clk(ul_id);
  40164a:	9806      	ldr	r0, [sp, #24]
  40164c:	4b06      	ldr	r3, [pc, #24]	; (401668 <configure_pio_input+0x28>)
  40164e:	4798      	blx	r3
	pio_configure(pio, ul_type, ul_mask, ul_attribute);
  401650:	463b      	mov	r3, r7
  401652:	462a      	mov	r2, r5
  401654:	4631      	mov	r1, r6
  401656:	4620      	mov	r0, r4
  401658:	4e04      	ldr	r6, [pc, #16]	; (40166c <configure_pio_input+0x2c>)
  40165a:	47b0      	blx	r6
	pio_set_debounce_filter(pio, ul_mask, 60);
  40165c:	223c      	movs	r2, #60	; 0x3c
  40165e:	4629      	mov	r1, r5
  401660:	4620      	mov	r0, r4
  401662:	4b03      	ldr	r3, [pc, #12]	; (401670 <configure_pio_input+0x30>)
  401664:	4798      	blx	r3
  401666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401668:	00400f2d 	.word	0x00400f2d
  40166c:	00400c19 	.word	0x00400c19
  401670:	00400b05 	.word	0x00400b05

00401674 <configure_interruption>:
}

void configure_interruption(Pio *pio, uint32_t ul_id, const uint32_t ul_mask,  uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t), uint32_t priority){
  401674:	b5f0      	push	{r4, r5, r6, r7, lr}
  401676:	b083      	sub	sp, #12
  401678:	4605      	mov	r5, r0
  40167a:	460c      	mov	r4, r1
  40167c:	4616      	mov	r6, r2
	pio_handler_set(pio, ul_id, ul_mask , ul_attr, p_handler);
  40167e:	9f08      	ldr	r7, [sp, #32]
  401680:	9700      	str	r7, [sp, #0]
  401682:	4f12      	ldr	r7, [pc, #72]	; (4016cc <configure_interruption+0x58>)
  401684:	47b8      	blx	r7
	pio_enable_interrupt(pio, ul_mask);
  401686:	4631      	mov	r1, r6
  401688:	4628      	mov	r0, r5
  40168a:	4b11      	ldr	r3, [pc, #68]	; (4016d0 <configure_interruption+0x5c>)
  40168c:	4798      	blx	r3
	pio_get_interrupt_status(pio);
  40168e:	4628      	mov	r0, r5
  401690:	4b10      	ldr	r3, [pc, #64]	; (4016d4 <configure_interruption+0x60>)
  401692:	4798      	blx	r3
	NVIC_EnableIRQ(ul_id);
  401694:	b262      	sxtb	r2, r4
  401696:	0950      	lsrs	r0, r2, #5
  401698:	b2e4      	uxtb	r4, r4
  40169a:	f004 011f 	and.w	r1, r4, #31
  40169e:	2301      	movs	r3, #1
  4016a0:	408b      	lsls	r3, r1
  4016a2:	490d      	ldr	r1, [pc, #52]	; (4016d8 <configure_interruption+0x64>)
  4016a4:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  if(IRQn < 0) {
  4016a8:	2a00      	cmp	r2, #0
  4016aa:	db06      	blt.n	4016ba <configure_interruption+0x46>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4016ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4016ae:	015b      	lsls	r3, r3, #5
  4016b0:	b2db      	uxtb	r3, r3
  4016b2:	490a      	ldr	r1, [pc, #40]	; (4016dc <configure_interruption+0x68>)
  4016b4:	548b      	strb	r3, [r1, r2]
	NVIC_SetPriority(ul_id, priority);
}
  4016b6:	b003      	add	sp, #12
  4016b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4016ba:	f004 040f 	and.w	r4, r4, #15
  4016be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4016c0:	015a      	lsls	r2, r3, #5
  4016c2:	b2d2      	uxtb	r2, r2
  4016c4:	4b06      	ldr	r3, [pc, #24]	; (4016e0 <configure_interruption+0x6c>)
  4016c6:	551a      	strb	r2, [r3, r4]
  4016c8:	e7f5      	b.n	4016b6 <configure_interruption+0x42>
  4016ca:	bf00      	nop
  4016cc:	00400d39 	.word	0x00400d39
  4016d0:	00400cdb 	.word	0x00400cdb
  4016d4:	00400cdf 	.word	0x00400cdf
  4016d8:	e000e100 	.word	0xe000e100
  4016dc:	e000e400 	.word	0xe000e400
  4016e0:	e000ed14 	.word	0xe000ed14

004016e4 <io_init>:

void io_init(void)
{
  4016e4:	b570      	push	{r4, r5, r6, lr}
  4016e6:	b082      	sub	sp, #8
	configure_pio_input(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE, BUT1_PIO_ID);
  4016e8:	4c1b      	ldr	r4, [pc, #108]	; (401758 <io_init+0x74>)
  4016ea:	2510      	movs	r5, #16
  4016ec:	9500      	str	r5, [sp, #0]
  4016ee:	2309      	movs	r3, #9
  4016f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016f4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016f8:	4620      	mov	r0, r4
  4016fa:	4e18      	ldr	r6, [pc, #96]	; (40175c <io_init+0x78>)
  4016fc:	47b0      	blx	r6
	configure_interruption(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_EDGE, but1_callback, 2);
  4016fe:	2302      	movs	r3, #2
  401700:	9301      	str	r3, [sp, #4]
  401702:	4b17      	ldr	r3, [pc, #92]	; (401760 <io_init+0x7c>)
  401704:	9300      	str	r3, [sp, #0]
  401706:	2340      	movs	r3, #64	; 0x40
  401708:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40170c:	4629      	mov	r1, r5
  40170e:	4620      	mov	r0, r4
  401710:	4e14      	ldr	r6, [pc, #80]	; (401764 <io_init+0x80>)
  401712:	47b0      	blx	r6
	
	// Configura trig como se fosse LED
	configure_pio_output(TRIG_PIO, TRIG_PIO_IDX_MASK, TRIG_PIO_ID);
  401714:	462a      	mov	r2, r5
  401716:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40171a:	4620      	mov	r0, r4
  40171c:	4b12      	ldr	r3, [pc, #72]	; (401768 <io_init+0x84>)
  40171e:	4798      	blx	r3

	// Configura echo como se fosse um boto

	//configure_pio_input(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEBOUNCE, ECHO_PIO_ID);
	pmc_enable_periph_clk(ECHO_PIO_ID);
  401720:	200a      	movs	r0, #10
  401722:	4b12      	ldr	r3, [pc, #72]	; (40176c <io_init+0x88>)
  401724:	4798      	blx	r3
	pio_configure(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEBOUNCE);
  401726:	f5a4 64c0 	sub.w	r4, r4, #1536	; 0x600
  40172a:	2308      	movs	r3, #8
  40172c:	2240      	movs	r2, #64	; 0x40
  40172e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401732:	4620      	mov	r0, r4
  401734:	4d0e      	ldr	r5, [pc, #56]	; (401770 <io_init+0x8c>)
  401736:	47a8      	blx	r5
	pio_set_debounce_filter(ECHO_PIO_IDX, ECHO_PIO_IDX_MASK, 60);
  401738:	223c      	movs	r2, #60	; 0x3c
  40173a:	2140      	movs	r1, #64	; 0x40
  40173c:	2006      	movs	r0, #6
  40173e:	4b0d      	ldr	r3, [pc, #52]	; (401774 <io_init+0x90>)
  401740:	4798      	blx	r3
	
	configure_interruption(ECHO_PIO, ECHO_PIO_ID, ECHO_PIO_IDX_MASK, PIO_IT_EDGE, echo_callback, 1);
  401742:	2301      	movs	r3, #1
  401744:	9301      	str	r3, [sp, #4]
  401746:	4b0c      	ldr	r3, [pc, #48]	; (401778 <io_init+0x94>)
  401748:	9300      	str	r3, [sp, #0]
  40174a:	2340      	movs	r3, #64	; 0x40
  40174c:	461a      	mov	r2, r3
  40174e:	210a      	movs	r1, #10
  401750:	4620      	mov	r0, r4
  401752:	47b0      	blx	r6

}
  401754:	b002      	add	sp, #8
  401756:	bd70      	pop	{r4, r5, r6, pc}
  401758:	400e1400 	.word	0x400e1400
  40175c:	00401641 	.word	0x00401641
  401760:	004014e1 	.word	0x004014e1
  401764:	00401675 	.word	0x00401675
  401768:	00401619 	.word	0x00401619
  40176c:	00400f2d 	.word	0x00400f2d
  401770:	00400c19 	.word	0x00400c19
  401774:	00400b05 	.word	0x00400b05
  401778:	004015a5 	.word	0x004015a5

0040177c <draw>:


void draw (int ms){
  40177c:	b530      	push	{r4, r5, lr}
  40177e:	b087      	sub	sp, #28
	char string[20];
	float t = (float) ms/freq;
  401780:	4b14      	ldr	r3, [pc, #80]	; (4017d4 <draw+0x58>)
  401782:	edd3 7a00 	vldr	s15, [r3]
  401786:	ee07 0a10 	vmov	s14, r0
  40178a:	eef8 6ac7 	vcvt.f32.s32	s13, s14
  40178e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	float distancia = (340*t*100.0)/2.0;
  401792:	4c11      	ldr	r4, [pc, #68]	; (4017d8 <draw+0x5c>)
  401794:	eddf 7a11 	vldr	s15, [pc, #68]	; 4017dc <draw+0x60>
  401798:	ee67 7a27 	vmul.f32	s15, s14, s15
  40179c:	ee17 0a90 	vmov	r0, s15
  4017a0:	47a0      	blx	r4
  4017a2:	4d0f      	ldr	r5, [pc, #60]	; (4017e0 <draw+0x64>)
  4017a4:	2200      	movs	r2, #0
  4017a6:	4b0f      	ldr	r3, [pc, #60]	; (4017e4 <draw+0x68>)
  4017a8:	47a8      	blx	r5
  4017aa:	2200      	movs	r2, #0
  4017ac:	4b0e      	ldr	r3, [pc, #56]	; (4017e8 <draw+0x6c>)
  4017ae:	47a8      	blx	r5
  4017b0:	4b0e      	ldr	r3, [pc, #56]	; (4017ec <draw+0x70>)
  4017b2:	4798      	blx	r3
	sprintf(string, "%2.2f cm", distancia);
  4017b4:	47a0      	blx	r4
  4017b6:	4602      	mov	r2, r0
  4017b8:	460b      	mov	r3, r1
  4017ba:	490d      	ldr	r1, [pc, #52]	; (4017f0 <draw+0x74>)
  4017bc:	a801      	add	r0, sp, #4
  4017be:	4c0d      	ldr	r4, [pc, #52]	; (4017f4 <draw+0x78>)
  4017c0:	47a0      	blx	r4
	gfx_mono_draw_string(string, 0,0, &sysfont);
  4017c2:	4b0d      	ldr	r3, [pc, #52]	; (4017f8 <draw+0x7c>)
  4017c4:	2200      	movs	r2, #0
  4017c6:	4611      	mov	r1, r2
  4017c8:	a801      	add	r0, sp, #4
  4017ca:	4c0c      	ldr	r4, [pc, #48]	; (4017fc <draw+0x80>)
  4017cc:	47a0      	blx	r4
}
  4017ce:	b007      	add	sp, #28
  4017d0:	bd30      	pop	{r4, r5, pc}
  4017d2:	bf00      	nop
  4017d4:	20400020 	.word	0x20400020
  4017d8:	00401b61 	.word	0x00401b61
  4017dc:	43aa0000 	.word	0x43aa0000
  4017e0:	00401c09 	.word	0x00401c09
  4017e4:	40590000 	.word	0x40590000
  4017e8:	3fe00000 	.word	0x3fe00000
  4017ec:	0040202d 	.word	0x0040202d
  4017f0:	00406ca8 	.word	0x00406ca8
  4017f4:	004021b9 	.word	0x004021b9
  4017f8:	2040000c 	.word	0x2040000c
  4017fc:	0040059d 	.word	0x0040059d

00401800 <trig_pulse>:

void trig_pulse(){
  401800:	b510      	push	{r4, lr}
	pio_set(TRIG_PIO, TRIG_PIO_IDX_MASK);
  401802:	4c08      	ldr	r4, [pc, #32]	; (401824 <trig_pulse+0x24>)
  401804:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401808:	4620      	mov	r0, r4
  40180a:	4b07      	ldr	r3, [pc, #28]	; (401828 <trig_pulse+0x28>)
  40180c:	4798      	blx	r3
	delay_us(10);
  40180e:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401812:	4b06      	ldr	r3, [pc, #24]	; (40182c <trig_pulse+0x2c>)
  401814:	4798      	blx	r3
	pio_clear(TRIG_PIO, TRIG_PIO_IDX_MASK);
  401816:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40181a:	4620      	mov	r0, r4
  40181c:	4b04      	ldr	r3, [pc, #16]	; (401830 <trig_pulse+0x30>)
  40181e:	4798      	blx	r3
  401820:	bd10      	pop	{r4, pc}
  401822:	bf00      	nop
  401824:	400e1400 	.word	0x400e1400
  401828:	00400b1f 	.word	0x00400b1f
  40182c:	20400001 	.word	0x20400001
  401830:	00400b23 	.word	0x00400b23

00401834 <main>:
}

int main (void)
{
  401834:	b508      	push	{r3, lr}
	sysclk_init();
  401836:	4b0e      	ldr	r3, [pc, #56]	; (401870 <main+0x3c>)
  401838:	4798      	blx	r3

	io_init();
  40183a:	4b0e      	ldr	r3, [pc, #56]	; (401874 <main+0x40>)
  40183c:	4798      	blx	r3

	board_init();
  40183e:	4b0e      	ldr	r3, [pc, #56]	; (401878 <main+0x44>)
  401840:	4798      	blx	r3
	delay_init();
	
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  401842:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401846:	4b0d      	ldr	r3, [pc, #52]	; (40187c <main+0x48>)
  401848:	605a      	str	r2, [r3, #4]


  // Init OLED
	gfx_mono_ssd1306_init();
  40184a:	4b0d      	ldr	r3, [pc, #52]	; (401880 <main+0x4c>)
  40184c:	4798      	blx	r3

	
	while(1) {
		if (but1_flag){
  40184e:	4c0d      	ldr	r4, [pc, #52]	; (401884 <main+0x50>)
			but1_flag = 0;
			trig_pulse();		
  401850:	4e0d      	ldr	r6, [pc, #52]	; (401888 <main+0x54>)
			draw(tempo);	
  401852:	4d0e      	ldr	r5, [pc, #56]	; (40188c <main+0x58>)
  401854:	e002      	b.n	40185c <main+0x28>

		}
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401856:	2002      	movs	r0, #2
  401858:	4b0d      	ldr	r3, [pc, #52]	; (401890 <main+0x5c>)
  40185a:	4798      	blx	r3
		if (but1_flag){
  40185c:	7823      	ldrb	r3, [r4, #0]
  40185e:	2b00      	cmp	r3, #0
  401860:	d0f9      	beq.n	401856 <main+0x22>
			but1_flag = 0;
  401862:	2300      	movs	r3, #0
  401864:	7023      	strb	r3, [r4, #0]
			trig_pulse();		
  401866:	47b0      	blx	r6
			draw(tempo);	
  401868:	6828      	ldr	r0, [r5, #0]
  40186a:	4b0a      	ldr	r3, [pc, #40]	; (401894 <main+0x60>)
  40186c:	4798      	blx	r3
  40186e:	e7f2      	b.n	401856 <main+0x22>
  401870:	00400955 	.word	0x00400955
  401874:	004016e5 	.word	0x004016e5
  401878:	004009c5 	.word	0x004009c5
  40187c:	400e1850 	.word	0x400e1850
  401880:	00400635 	.word	0x00400635
  401884:	20400c74 	.word	0x20400c74
  401888:	00401801 	.word	0x00401801
  40188c:	20400c78 	.word	0x20400c78
  401890:	00400fd1 	.word	0x00400fd1
  401894:	0040177d 	.word	0x0040177d

00401898 <__aeabi_drsub>:
  401898:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40189c:	e002      	b.n	4018a4 <__adddf3>
  40189e:	bf00      	nop

004018a0 <__aeabi_dsub>:
  4018a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004018a4 <__adddf3>:
  4018a4:	b530      	push	{r4, r5, lr}
  4018a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4018aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4018ae:	ea94 0f05 	teq	r4, r5
  4018b2:	bf08      	it	eq
  4018b4:	ea90 0f02 	teqeq	r0, r2
  4018b8:	bf1f      	itttt	ne
  4018ba:	ea54 0c00 	orrsne.w	ip, r4, r0
  4018be:	ea55 0c02 	orrsne.w	ip, r5, r2
  4018c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4018c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4018ca:	f000 80e2 	beq.w	401a92 <__adddf3+0x1ee>
  4018ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4018d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4018d6:	bfb8      	it	lt
  4018d8:	426d      	neglt	r5, r5
  4018da:	dd0c      	ble.n	4018f6 <__adddf3+0x52>
  4018dc:	442c      	add	r4, r5
  4018de:	ea80 0202 	eor.w	r2, r0, r2
  4018e2:	ea81 0303 	eor.w	r3, r1, r3
  4018e6:	ea82 0000 	eor.w	r0, r2, r0
  4018ea:	ea83 0101 	eor.w	r1, r3, r1
  4018ee:	ea80 0202 	eor.w	r2, r0, r2
  4018f2:	ea81 0303 	eor.w	r3, r1, r3
  4018f6:	2d36      	cmp	r5, #54	; 0x36
  4018f8:	bf88      	it	hi
  4018fa:	bd30      	pophi	{r4, r5, pc}
  4018fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401900:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401904:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401908:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40190c:	d002      	beq.n	401914 <__adddf3+0x70>
  40190e:	4240      	negs	r0, r0
  401910:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401914:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401918:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40191c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401920:	d002      	beq.n	401928 <__adddf3+0x84>
  401922:	4252      	negs	r2, r2
  401924:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401928:	ea94 0f05 	teq	r4, r5
  40192c:	f000 80a7 	beq.w	401a7e <__adddf3+0x1da>
  401930:	f1a4 0401 	sub.w	r4, r4, #1
  401934:	f1d5 0e20 	rsbs	lr, r5, #32
  401938:	db0d      	blt.n	401956 <__adddf3+0xb2>
  40193a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40193e:	fa22 f205 	lsr.w	r2, r2, r5
  401942:	1880      	adds	r0, r0, r2
  401944:	f141 0100 	adc.w	r1, r1, #0
  401948:	fa03 f20e 	lsl.w	r2, r3, lr
  40194c:	1880      	adds	r0, r0, r2
  40194e:	fa43 f305 	asr.w	r3, r3, r5
  401952:	4159      	adcs	r1, r3
  401954:	e00e      	b.n	401974 <__adddf3+0xd0>
  401956:	f1a5 0520 	sub.w	r5, r5, #32
  40195a:	f10e 0e20 	add.w	lr, lr, #32
  40195e:	2a01      	cmp	r2, #1
  401960:	fa03 fc0e 	lsl.w	ip, r3, lr
  401964:	bf28      	it	cs
  401966:	f04c 0c02 	orrcs.w	ip, ip, #2
  40196a:	fa43 f305 	asr.w	r3, r3, r5
  40196e:	18c0      	adds	r0, r0, r3
  401970:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401974:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401978:	d507      	bpl.n	40198a <__adddf3+0xe6>
  40197a:	f04f 0e00 	mov.w	lr, #0
  40197e:	f1dc 0c00 	rsbs	ip, ip, #0
  401982:	eb7e 0000 	sbcs.w	r0, lr, r0
  401986:	eb6e 0101 	sbc.w	r1, lr, r1
  40198a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40198e:	d31b      	bcc.n	4019c8 <__adddf3+0x124>
  401990:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401994:	d30c      	bcc.n	4019b0 <__adddf3+0x10c>
  401996:	0849      	lsrs	r1, r1, #1
  401998:	ea5f 0030 	movs.w	r0, r0, rrx
  40199c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4019a0:	f104 0401 	add.w	r4, r4, #1
  4019a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4019a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4019ac:	f080 809a 	bcs.w	401ae4 <__adddf3+0x240>
  4019b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4019b4:	bf08      	it	eq
  4019b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4019ba:	f150 0000 	adcs.w	r0, r0, #0
  4019be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4019c2:	ea41 0105 	orr.w	r1, r1, r5
  4019c6:	bd30      	pop	{r4, r5, pc}
  4019c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4019cc:	4140      	adcs	r0, r0
  4019ce:	eb41 0101 	adc.w	r1, r1, r1
  4019d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4019d6:	f1a4 0401 	sub.w	r4, r4, #1
  4019da:	d1e9      	bne.n	4019b0 <__adddf3+0x10c>
  4019dc:	f091 0f00 	teq	r1, #0
  4019e0:	bf04      	itt	eq
  4019e2:	4601      	moveq	r1, r0
  4019e4:	2000      	moveq	r0, #0
  4019e6:	fab1 f381 	clz	r3, r1
  4019ea:	bf08      	it	eq
  4019ec:	3320      	addeq	r3, #32
  4019ee:	f1a3 030b 	sub.w	r3, r3, #11
  4019f2:	f1b3 0220 	subs.w	r2, r3, #32
  4019f6:	da0c      	bge.n	401a12 <__adddf3+0x16e>
  4019f8:	320c      	adds	r2, #12
  4019fa:	dd08      	ble.n	401a0e <__adddf3+0x16a>
  4019fc:	f102 0c14 	add.w	ip, r2, #20
  401a00:	f1c2 020c 	rsb	r2, r2, #12
  401a04:	fa01 f00c 	lsl.w	r0, r1, ip
  401a08:	fa21 f102 	lsr.w	r1, r1, r2
  401a0c:	e00c      	b.n	401a28 <__adddf3+0x184>
  401a0e:	f102 0214 	add.w	r2, r2, #20
  401a12:	bfd8      	it	le
  401a14:	f1c2 0c20 	rsble	ip, r2, #32
  401a18:	fa01 f102 	lsl.w	r1, r1, r2
  401a1c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401a20:	bfdc      	itt	le
  401a22:	ea41 010c 	orrle.w	r1, r1, ip
  401a26:	4090      	lslle	r0, r2
  401a28:	1ae4      	subs	r4, r4, r3
  401a2a:	bfa2      	ittt	ge
  401a2c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401a30:	4329      	orrge	r1, r5
  401a32:	bd30      	popge	{r4, r5, pc}
  401a34:	ea6f 0404 	mvn.w	r4, r4
  401a38:	3c1f      	subs	r4, #31
  401a3a:	da1c      	bge.n	401a76 <__adddf3+0x1d2>
  401a3c:	340c      	adds	r4, #12
  401a3e:	dc0e      	bgt.n	401a5e <__adddf3+0x1ba>
  401a40:	f104 0414 	add.w	r4, r4, #20
  401a44:	f1c4 0220 	rsb	r2, r4, #32
  401a48:	fa20 f004 	lsr.w	r0, r0, r4
  401a4c:	fa01 f302 	lsl.w	r3, r1, r2
  401a50:	ea40 0003 	orr.w	r0, r0, r3
  401a54:	fa21 f304 	lsr.w	r3, r1, r4
  401a58:	ea45 0103 	orr.w	r1, r5, r3
  401a5c:	bd30      	pop	{r4, r5, pc}
  401a5e:	f1c4 040c 	rsb	r4, r4, #12
  401a62:	f1c4 0220 	rsb	r2, r4, #32
  401a66:	fa20 f002 	lsr.w	r0, r0, r2
  401a6a:	fa01 f304 	lsl.w	r3, r1, r4
  401a6e:	ea40 0003 	orr.w	r0, r0, r3
  401a72:	4629      	mov	r1, r5
  401a74:	bd30      	pop	{r4, r5, pc}
  401a76:	fa21 f004 	lsr.w	r0, r1, r4
  401a7a:	4629      	mov	r1, r5
  401a7c:	bd30      	pop	{r4, r5, pc}
  401a7e:	f094 0f00 	teq	r4, #0
  401a82:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401a86:	bf06      	itte	eq
  401a88:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401a8c:	3401      	addeq	r4, #1
  401a8e:	3d01      	subne	r5, #1
  401a90:	e74e      	b.n	401930 <__adddf3+0x8c>
  401a92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401a96:	bf18      	it	ne
  401a98:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401a9c:	d029      	beq.n	401af2 <__adddf3+0x24e>
  401a9e:	ea94 0f05 	teq	r4, r5
  401aa2:	bf08      	it	eq
  401aa4:	ea90 0f02 	teqeq	r0, r2
  401aa8:	d005      	beq.n	401ab6 <__adddf3+0x212>
  401aaa:	ea54 0c00 	orrs.w	ip, r4, r0
  401aae:	bf04      	itt	eq
  401ab0:	4619      	moveq	r1, r3
  401ab2:	4610      	moveq	r0, r2
  401ab4:	bd30      	pop	{r4, r5, pc}
  401ab6:	ea91 0f03 	teq	r1, r3
  401aba:	bf1e      	ittt	ne
  401abc:	2100      	movne	r1, #0
  401abe:	2000      	movne	r0, #0
  401ac0:	bd30      	popne	{r4, r5, pc}
  401ac2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401ac6:	d105      	bne.n	401ad4 <__adddf3+0x230>
  401ac8:	0040      	lsls	r0, r0, #1
  401aca:	4149      	adcs	r1, r1
  401acc:	bf28      	it	cs
  401ace:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401ad2:	bd30      	pop	{r4, r5, pc}
  401ad4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401ad8:	bf3c      	itt	cc
  401ada:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401ade:	bd30      	popcc	{r4, r5, pc}
  401ae0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401ae4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401ae8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401aec:	f04f 0000 	mov.w	r0, #0
  401af0:	bd30      	pop	{r4, r5, pc}
  401af2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401af6:	bf1a      	itte	ne
  401af8:	4619      	movne	r1, r3
  401afa:	4610      	movne	r0, r2
  401afc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401b00:	bf1c      	itt	ne
  401b02:	460b      	movne	r3, r1
  401b04:	4602      	movne	r2, r0
  401b06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401b0a:	bf06      	itte	eq
  401b0c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401b10:	ea91 0f03 	teqeq	r1, r3
  401b14:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401b18:	bd30      	pop	{r4, r5, pc}
  401b1a:	bf00      	nop

00401b1c <__aeabi_ui2d>:
  401b1c:	f090 0f00 	teq	r0, #0
  401b20:	bf04      	itt	eq
  401b22:	2100      	moveq	r1, #0
  401b24:	4770      	bxeq	lr
  401b26:	b530      	push	{r4, r5, lr}
  401b28:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b2c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b30:	f04f 0500 	mov.w	r5, #0
  401b34:	f04f 0100 	mov.w	r1, #0
  401b38:	e750      	b.n	4019dc <__adddf3+0x138>
  401b3a:	bf00      	nop

00401b3c <__aeabi_i2d>:
  401b3c:	f090 0f00 	teq	r0, #0
  401b40:	bf04      	itt	eq
  401b42:	2100      	moveq	r1, #0
  401b44:	4770      	bxeq	lr
  401b46:	b530      	push	{r4, r5, lr}
  401b48:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b4c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b50:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401b54:	bf48      	it	mi
  401b56:	4240      	negmi	r0, r0
  401b58:	f04f 0100 	mov.w	r1, #0
  401b5c:	e73e      	b.n	4019dc <__adddf3+0x138>
  401b5e:	bf00      	nop

00401b60 <__aeabi_f2d>:
  401b60:	0042      	lsls	r2, r0, #1
  401b62:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401b66:	ea4f 0131 	mov.w	r1, r1, rrx
  401b6a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401b6e:	bf1f      	itttt	ne
  401b70:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401b74:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401b78:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401b7c:	4770      	bxne	lr
  401b7e:	f092 0f00 	teq	r2, #0
  401b82:	bf14      	ite	ne
  401b84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401b88:	4770      	bxeq	lr
  401b8a:	b530      	push	{r4, r5, lr}
  401b8c:	f44f 7460 	mov.w	r4, #896	; 0x380
  401b90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401b94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401b98:	e720      	b.n	4019dc <__adddf3+0x138>
  401b9a:	bf00      	nop

00401b9c <__aeabi_ul2d>:
  401b9c:	ea50 0201 	orrs.w	r2, r0, r1
  401ba0:	bf08      	it	eq
  401ba2:	4770      	bxeq	lr
  401ba4:	b530      	push	{r4, r5, lr}
  401ba6:	f04f 0500 	mov.w	r5, #0
  401baa:	e00a      	b.n	401bc2 <__aeabi_l2d+0x16>

00401bac <__aeabi_l2d>:
  401bac:	ea50 0201 	orrs.w	r2, r0, r1
  401bb0:	bf08      	it	eq
  401bb2:	4770      	bxeq	lr
  401bb4:	b530      	push	{r4, r5, lr}
  401bb6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401bba:	d502      	bpl.n	401bc2 <__aeabi_l2d+0x16>
  401bbc:	4240      	negs	r0, r0
  401bbe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401bc2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401bc6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401bca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401bce:	f43f aedc 	beq.w	40198a <__adddf3+0xe6>
  401bd2:	f04f 0203 	mov.w	r2, #3
  401bd6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401bda:	bf18      	it	ne
  401bdc:	3203      	addne	r2, #3
  401bde:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401be2:	bf18      	it	ne
  401be4:	3203      	addne	r2, #3
  401be6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401bea:	f1c2 0320 	rsb	r3, r2, #32
  401bee:	fa00 fc03 	lsl.w	ip, r0, r3
  401bf2:	fa20 f002 	lsr.w	r0, r0, r2
  401bf6:	fa01 fe03 	lsl.w	lr, r1, r3
  401bfa:	ea40 000e 	orr.w	r0, r0, lr
  401bfe:	fa21 f102 	lsr.w	r1, r1, r2
  401c02:	4414      	add	r4, r2
  401c04:	e6c1      	b.n	40198a <__adddf3+0xe6>
  401c06:	bf00      	nop

00401c08 <__aeabi_dmul>:
  401c08:	b570      	push	{r4, r5, r6, lr}
  401c0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401c0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401c12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401c16:	bf1d      	ittte	ne
  401c18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401c1c:	ea94 0f0c 	teqne	r4, ip
  401c20:	ea95 0f0c 	teqne	r5, ip
  401c24:	f000 f8de 	bleq	401de4 <__aeabi_dmul+0x1dc>
  401c28:	442c      	add	r4, r5
  401c2a:	ea81 0603 	eor.w	r6, r1, r3
  401c2e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401c32:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401c36:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401c3a:	bf18      	it	ne
  401c3c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401c40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401c44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401c48:	d038      	beq.n	401cbc <__aeabi_dmul+0xb4>
  401c4a:	fba0 ce02 	umull	ip, lr, r0, r2
  401c4e:	f04f 0500 	mov.w	r5, #0
  401c52:	fbe1 e502 	umlal	lr, r5, r1, r2
  401c56:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401c5a:	fbe0 e503 	umlal	lr, r5, r0, r3
  401c5e:	f04f 0600 	mov.w	r6, #0
  401c62:	fbe1 5603 	umlal	r5, r6, r1, r3
  401c66:	f09c 0f00 	teq	ip, #0
  401c6a:	bf18      	it	ne
  401c6c:	f04e 0e01 	orrne.w	lr, lr, #1
  401c70:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401c74:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401c78:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401c7c:	d204      	bcs.n	401c88 <__aeabi_dmul+0x80>
  401c7e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401c82:	416d      	adcs	r5, r5
  401c84:	eb46 0606 	adc.w	r6, r6, r6
  401c88:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401c8c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401c90:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401c94:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401c98:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401c9c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401ca0:	bf88      	it	hi
  401ca2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401ca6:	d81e      	bhi.n	401ce6 <__aeabi_dmul+0xde>
  401ca8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401cac:	bf08      	it	eq
  401cae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401cb2:	f150 0000 	adcs.w	r0, r0, #0
  401cb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401cba:	bd70      	pop	{r4, r5, r6, pc}
  401cbc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401cc0:	ea46 0101 	orr.w	r1, r6, r1
  401cc4:	ea40 0002 	orr.w	r0, r0, r2
  401cc8:	ea81 0103 	eor.w	r1, r1, r3
  401ccc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401cd0:	bfc2      	ittt	gt
  401cd2:	ebd4 050c 	rsbsgt	r5, r4, ip
  401cd6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401cda:	bd70      	popgt	{r4, r5, r6, pc}
  401cdc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401ce0:	f04f 0e00 	mov.w	lr, #0
  401ce4:	3c01      	subs	r4, #1
  401ce6:	f300 80ab 	bgt.w	401e40 <__aeabi_dmul+0x238>
  401cea:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401cee:	bfde      	ittt	le
  401cf0:	2000      	movle	r0, #0
  401cf2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401cf6:	bd70      	pople	{r4, r5, r6, pc}
  401cf8:	f1c4 0400 	rsb	r4, r4, #0
  401cfc:	3c20      	subs	r4, #32
  401cfe:	da35      	bge.n	401d6c <__aeabi_dmul+0x164>
  401d00:	340c      	adds	r4, #12
  401d02:	dc1b      	bgt.n	401d3c <__aeabi_dmul+0x134>
  401d04:	f104 0414 	add.w	r4, r4, #20
  401d08:	f1c4 0520 	rsb	r5, r4, #32
  401d0c:	fa00 f305 	lsl.w	r3, r0, r5
  401d10:	fa20 f004 	lsr.w	r0, r0, r4
  401d14:	fa01 f205 	lsl.w	r2, r1, r5
  401d18:	ea40 0002 	orr.w	r0, r0, r2
  401d1c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401d20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401d24:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401d28:	fa21 f604 	lsr.w	r6, r1, r4
  401d2c:	eb42 0106 	adc.w	r1, r2, r6
  401d30:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d34:	bf08      	it	eq
  401d36:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d3a:	bd70      	pop	{r4, r5, r6, pc}
  401d3c:	f1c4 040c 	rsb	r4, r4, #12
  401d40:	f1c4 0520 	rsb	r5, r4, #32
  401d44:	fa00 f304 	lsl.w	r3, r0, r4
  401d48:	fa20 f005 	lsr.w	r0, r0, r5
  401d4c:	fa01 f204 	lsl.w	r2, r1, r4
  401d50:	ea40 0002 	orr.w	r0, r0, r2
  401d54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d58:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401d5c:	f141 0100 	adc.w	r1, r1, #0
  401d60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d64:	bf08      	it	eq
  401d66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d6a:	bd70      	pop	{r4, r5, r6, pc}
  401d6c:	f1c4 0520 	rsb	r5, r4, #32
  401d70:	fa00 f205 	lsl.w	r2, r0, r5
  401d74:	ea4e 0e02 	orr.w	lr, lr, r2
  401d78:	fa20 f304 	lsr.w	r3, r0, r4
  401d7c:	fa01 f205 	lsl.w	r2, r1, r5
  401d80:	ea43 0302 	orr.w	r3, r3, r2
  401d84:	fa21 f004 	lsr.w	r0, r1, r4
  401d88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d8c:	fa21 f204 	lsr.w	r2, r1, r4
  401d90:	ea20 0002 	bic.w	r0, r0, r2
  401d94:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401d98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d9c:	bf08      	it	eq
  401d9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401da2:	bd70      	pop	{r4, r5, r6, pc}
  401da4:	f094 0f00 	teq	r4, #0
  401da8:	d10f      	bne.n	401dca <__aeabi_dmul+0x1c2>
  401daa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401dae:	0040      	lsls	r0, r0, #1
  401db0:	eb41 0101 	adc.w	r1, r1, r1
  401db4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401db8:	bf08      	it	eq
  401dba:	3c01      	subeq	r4, #1
  401dbc:	d0f7      	beq.n	401dae <__aeabi_dmul+0x1a6>
  401dbe:	ea41 0106 	orr.w	r1, r1, r6
  401dc2:	f095 0f00 	teq	r5, #0
  401dc6:	bf18      	it	ne
  401dc8:	4770      	bxne	lr
  401dca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401dce:	0052      	lsls	r2, r2, #1
  401dd0:	eb43 0303 	adc.w	r3, r3, r3
  401dd4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401dd8:	bf08      	it	eq
  401dda:	3d01      	subeq	r5, #1
  401ddc:	d0f7      	beq.n	401dce <__aeabi_dmul+0x1c6>
  401dde:	ea43 0306 	orr.w	r3, r3, r6
  401de2:	4770      	bx	lr
  401de4:	ea94 0f0c 	teq	r4, ip
  401de8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401dec:	bf18      	it	ne
  401dee:	ea95 0f0c 	teqne	r5, ip
  401df2:	d00c      	beq.n	401e0e <__aeabi_dmul+0x206>
  401df4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401df8:	bf18      	it	ne
  401dfa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401dfe:	d1d1      	bne.n	401da4 <__aeabi_dmul+0x19c>
  401e00:	ea81 0103 	eor.w	r1, r1, r3
  401e04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e08:	f04f 0000 	mov.w	r0, #0
  401e0c:	bd70      	pop	{r4, r5, r6, pc}
  401e0e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401e12:	bf06      	itte	eq
  401e14:	4610      	moveq	r0, r2
  401e16:	4619      	moveq	r1, r3
  401e18:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401e1c:	d019      	beq.n	401e52 <__aeabi_dmul+0x24a>
  401e1e:	ea94 0f0c 	teq	r4, ip
  401e22:	d102      	bne.n	401e2a <__aeabi_dmul+0x222>
  401e24:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401e28:	d113      	bne.n	401e52 <__aeabi_dmul+0x24a>
  401e2a:	ea95 0f0c 	teq	r5, ip
  401e2e:	d105      	bne.n	401e3c <__aeabi_dmul+0x234>
  401e30:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401e34:	bf1c      	itt	ne
  401e36:	4610      	movne	r0, r2
  401e38:	4619      	movne	r1, r3
  401e3a:	d10a      	bne.n	401e52 <__aeabi_dmul+0x24a>
  401e3c:	ea81 0103 	eor.w	r1, r1, r3
  401e40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e44:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401e48:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401e4c:	f04f 0000 	mov.w	r0, #0
  401e50:	bd70      	pop	{r4, r5, r6, pc}
  401e52:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401e56:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401e5a:	bd70      	pop	{r4, r5, r6, pc}

00401e5c <__aeabi_ddiv>:
  401e5c:	b570      	push	{r4, r5, r6, lr}
  401e5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401e62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401e66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401e6a:	bf1d      	ittte	ne
  401e6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401e70:	ea94 0f0c 	teqne	r4, ip
  401e74:	ea95 0f0c 	teqne	r5, ip
  401e78:	f000 f8a7 	bleq	401fca <__aeabi_ddiv+0x16e>
  401e7c:	eba4 0405 	sub.w	r4, r4, r5
  401e80:	ea81 0e03 	eor.w	lr, r1, r3
  401e84:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401e88:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401e8c:	f000 8088 	beq.w	401fa0 <__aeabi_ddiv+0x144>
  401e90:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401e94:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401e98:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401e9c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401ea0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401ea4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401ea8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401eac:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401eb0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401eb4:	429d      	cmp	r5, r3
  401eb6:	bf08      	it	eq
  401eb8:	4296      	cmpeq	r6, r2
  401eba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401ebe:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401ec2:	d202      	bcs.n	401eca <__aeabi_ddiv+0x6e>
  401ec4:	085b      	lsrs	r3, r3, #1
  401ec6:	ea4f 0232 	mov.w	r2, r2, rrx
  401eca:	1ab6      	subs	r6, r6, r2
  401ecc:	eb65 0503 	sbc.w	r5, r5, r3
  401ed0:	085b      	lsrs	r3, r3, #1
  401ed2:	ea4f 0232 	mov.w	r2, r2, rrx
  401ed6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401eda:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401ede:	ebb6 0e02 	subs.w	lr, r6, r2
  401ee2:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ee6:	bf22      	ittt	cs
  401ee8:	1ab6      	subcs	r6, r6, r2
  401eea:	4675      	movcs	r5, lr
  401eec:	ea40 000c 	orrcs.w	r0, r0, ip
  401ef0:	085b      	lsrs	r3, r3, #1
  401ef2:	ea4f 0232 	mov.w	r2, r2, rrx
  401ef6:	ebb6 0e02 	subs.w	lr, r6, r2
  401efa:	eb75 0e03 	sbcs.w	lr, r5, r3
  401efe:	bf22      	ittt	cs
  401f00:	1ab6      	subcs	r6, r6, r2
  401f02:	4675      	movcs	r5, lr
  401f04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401f08:	085b      	lsrs	r3, r3, #1
  401f0a:	ea4f 0232 	mov.w	r2, r2, rrx
  401f0e:	ebb6 0e02 	subs.w	lr, r6, r2
  401f12:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f16:	bf22      	ittt	cs
  401f18:	1ab6      	subcs	r6, r6, r2
  401f1a:	4675      	movcs	r5, lr
  401f1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401f20:	085b      	lsrs	r3, r3, #1
  401f22:	ea4f 0232 	mov.w	r2, r2, rrx
  401f26:	ebb6 0e02 	subs.w	lr, r6, r2
  401f2a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f2e:	bf22      	ittt	cs
  401f30:	1ab6      	subcs	r6, r6, r2
  401f32:	4675      	movcs	r5, lr
  401f34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401f38:	ea55 0e06 	orrs.w	lr, r5, r6
  401f3c:	d018      	beq.n	401f70 <__aeabi_ddiv+0x114>
  401f3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401f42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401f46:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401f4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401f4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401f52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401f56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401f5a:	d1c0      	bne.n	401ede <__aeabi_ddiv+0x82>
  401f5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f60:	d10b      	bne.n	401f7a <__aeabi_ddiv+0x11e>
  401f62:	ea41 0100 	orr.w	r1, r1, r0
  401f66:	f04f 0000 	mov.w	r0, #0
  401f6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401f6e:	e7b6      	b.n	401ede <__aeabi_ddiv+0x82>
  401f70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f74:	bf04      	itt	eq
  401f76:	4301      	orreq	r1, r0
  401f78:	2000      	moveq	r0, #0
  401f7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401f7e:	bf88      	it	hi
  401f80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401f84:	f63f aeaf 	bhi.w	401ce6 <__aeabi_dmul+0xde>
  401f88:	ebb5 0c03 	subs.w	ip, r5, r3
  401f8c:	bf04      	itt	eq
  401f8e:	ebb6 0c02 	subseq.w	ip, r6, r2
  401f92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401f96:	f150 0000 	adcs.w	r0, r0, #0
  401f9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401f9e:	bd70      	pop	{r4, r5, r6, pc}
  401fa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401fa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401fa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401fac:	bfc2      	ittt	gt
  401fae:	ebd4 050c 	rsbsgt	r5, r4, ip
  401fb2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401fb6:	bd70      	popgt	{r4, r5, r6, pc}
  401fb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401fbc:	f04f 0e00 	mov.w	lr, #0
  401fc0:	3c01      	subs	r4, #1
  401fc2:	e690      	b.n	401ce6 <__aeabi_dmul+0xde>
  401fc4:	ea45 0e06 	orr.w	lr, r5, r6
  401fc8:	e68d      	b.n	401ce6 <__aeabi_dmul+0xde>
  401fca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401fce:	ea94 0f0c 	teq	r4, ip
  401fd2:	bf08      	it	eq
  401fd4:	ea95 0f0c 	teqeq	r5, ip
  401fd8:	f43f af3b 	beq.w	401e52 <__aeabi_dmul+0x24a>
  401fdc:	ea94 0f0c 	teq	r4, ip
  401fe0:	d10a      	bne.n	401ff8 <__aeabi_ddiv+0x19c>
  401fe2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401fe6:	f47f af34 	bne.w	401e52 <__aeabi_dmul+0x24a>
  401fea:	ea95 0f0c 	teq	r5, ip
  401fee:	f47f af25 	bne.w	401e3c <__aeabi_dmul+0x234>
  401ff2:	4610      	mov	r0, r2
  401ff4:	4619      	mov	r1, r3
  401ff6:	e72c      	b.n	401e52 <__aeabi_dmul+0x24a>
  401ff8:	ea95 0f0c 	teq	r5, ip
  401ffc:	d106      	bne.n	40200c <__aeabi_ddiv+0x1b0>
  401ffe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402002:	f43f aefd 	beq.w	401e00 <__aeabi_dmul+0x1f8>
  402006:	4610      	mov	r0, r2
  402008:	4619      	mov	r1, r3
  40200a:	e722      	b.n	401e52 <__aeabi_dmul+0x24a>
  40200c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402010:	bf18      	it	ne
  402012:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402016:	f47f aec5 	bne.w	401da4 <__aeabi_dmul+0x19c>
  40201a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40201e:	f47f af0d 	bne.w	401e3c <__aeabi_dmul+0x234>
  402022:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402026:	f47f aeeb 	bne.w	401e00 <__aeabi_dmul+0x1f8>
  40202a:	e712      	b.n	401e52 <__aeabi_dmul+0x24a>

0040202c <__aeabi_d2f>:
  40202c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402030:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402034:	bf24      	itt	cs
  402036:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40203a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40203e:	d90d      	bls.n	40205c <__aeabi_d2f+0x30>
  402040:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402044:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402048:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40204c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402050:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402054:	bf08      	it	eq
  402056:	f020 0001 	biceq.w	r0, r0, #1
  40205a:	4770      	bx	lr
  40205c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402060:	d121      	bne.n	4020a6 <__aeabi_d2f+0x7a>
  402062:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402066:	bfbc      	itt	lt
  402068:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40206c:	4770      	bxlt	lr
  40206e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402072:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402076:	f1c2 0218 	rsb	r2, r2, #24
  40207a:	f1c2 0c20 	rsb	ip, r2, #32
  40207e:	fa10 f30c 	lsls.w	r3, r0, ip
  402082:	fa20 f002 	lsr.w	r0, r0, r2
  402086:	bf18      	it	ne
  402088:	f040 0001 	orrne.w	r0, r0, #1
  40208c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402090:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402094:	fa03 fc0c 	lsl.w	ip, r3, ip
  402098:	ea40 000c 	orr.w	r0, r0, ip
  40209c:	fa23 f302 	lsr.w	r3, r3, r2
  4020a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4020a4:	e7cc      	b.n	402040 <__aeabi_d2f+0x14>
  4020a6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4020aa:	d107      	bne.n	4020bc <__aeabi_d2f+0x90>
  4020ac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4020b0:	bf1e      	ittt	ne
  4020b2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4020b6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4020ba:	4770      	bxne	lr
  4020bc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4020c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4020c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4020c8:	4770      	bx	lr
  4020ca:	bf00      	nop

004020cc <__libc_init_array>:
  4020cc:	b570      	push	{r4, r5, r6, lr}
  4020ce:	4e0f      	ldr	r6, [pc, #60]	; (40210c <__libc_init_array+0x40>)
  4020d0:	4d0f      	ldr	r5, [pc, #60]	; (402110 <__libc_init_array+0x44>)
  4020d2:	1b76      	subs	r6, r6, r5
  4020d4:	10b6      	asrs	r6, r6, #2
  4020d6:	bf18      	it	ne
  4020d8:	2400      	movne	r4, #0
  4020da:	d005      	beq.n	4020e8 <__libc_init_array+0x1c>
  4020dc:	3401      	adds	r4, #1
  4020de:	f855 3b04 	ldr.w	r3, [r5], #4
  4020e2:	4798      	blx	r3
  4020e4:	42a6      	cmp	r6, r4
  4020e6:	d1f9      	bne.n	4020dc <__libc_init_array+0x10>
  4020e8:	4e0a      	ldr	r6, [pc, #40]	; (402114 <__libc_init_array+0x48>)
  4020ea:	4d0b      	ldr	r5, [pc, #44]	; (402118 <__libc_init_array+0x4c>)
  4020ec:	1b76      	subs	r6, r6, r5
  4020ee:	f004 ff27 	bl	406f40 <_init>
  4020f2:	10b6      	asrs	r6, r6, #2
  4020f4:	bf18      	it	ne
  4020f6:	2400      	movne	r4, #0
  4020f8:	d006      	beq.n	402108 <__libc_init_array+0x3c>
  4020fa:	3401      	adds	r4, #1
  4020fc:	f855 3b04 	ldr.w	r3, [r5], #4
  402100:	4798      	blx	r3
  402102:	42a6      	cmp	r6, r4
  402104:	d1f9      	bne.n	4020fa <__libc_init_array+0x2e>
  402106:	bd70      	pop	{r4, r5, r6, pc}
  402108:	bd70      	pop	{r4, r5, r6, pc}
  40210a:	bf00      	nop
  40210c:	00406f4c 	.word	0x00406f4c
  402110:	00406f4c 	.word	0x00406f4c
  402114:	00406f54 	.word	0x00406f54
  402118:	00406f4c 	.word	0x00406f4c

0040211c <memset>:
  40211c:	b470      	push	{r4, r5, r6}
  40211e:	0786      	lsls	r6, r0, #30
  402120:	d046      	beq.n	4021b0 <memset+0x94>
  402122:	1e54      	subs	r4, r2, #1
  402124:	2a00      	cmp	r2, #0
  402126:	d041      	beq.n	4021ac <memset+0x90>
  402128:	b2ca      	uxtb	r2, r1
  40212a:	4603      	mov	r3, r0
  40212c:	e002      	b.n	402134 <memset+0x18>
  40212e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402132:	d33b      	bcc.n	4021ac <memset+0x90>
  402134:	f803 2b01 	strb.w	r2, [r3], #1
  402138:	079d      	lsls	r5, r3, #30
  40213a:	d1f8      	bne.n	40212e <memset+0x12>
  40213c:	2c03      	cmp	r4, #3
  40213e:	d92e      	bls.n	40219e <memset+0x82>
  402140:	b2cd      	uxtb	r5, r1
  402142:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402146:	2c0f      	cmp	r4, #15
  402148:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40214c:	d919      	bls.n	402182 <memset+0x66>
  40214e:	f103 0210 	add.w	r2, r3, #16
  402152:	4626      	mov	r6, r4
  402154:	3e10      	subs	r6, #16
  402156:	2e0f      	cmp	r6, #15
  402158:	f842 5c10 	str.w	r5, [r2, #-16]
  40215c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402160:	f842 5c08 	str.w	r5, [r2, #-8]
  402164:	f842 5c04 	str.w	r5, [r2, #-4]
  402168:	f102 0210 	add.w	r2, r2, #16
  40216c:	d8f2      	bhi.n	402154 <memset+0x38>
  40216e:	f1a4 0210 	sub.w	r2, r4, #16
  402172:	f022 020f 	bic.w	r2, r2, #15
  402176:	f004 040f 	and.w	r4, r4, #15
  40217a:	3210      	adds	r2, #16
  40217c:	2c03      	cmp	r4, #3
  40217e:	4413      	add	r3, r2
  402180:	d90d      	bls.n	40219e <memset+0x82>
  402182:	461e      	mov	r6, r3
  402184:	4622      	mov	r2, r4
  402186:	3a04      	subs	r2, #4
  402188:	2a03      	cmp	r2, #3
  40218a:	f846 5b04 	str.w	r5, [r6], #4
  40218e:	d8fa      	bhi.n	402186 <memset+0x6a>
  402190:	1f22      	subs	r2, r4, #4
  402192:	f022 0203 	bic.w	r2, r2, #3
  402196:	3204      	adds	r2, #4
  402198:	4413      	add	r3, r2
  40219a:	f004 0403 	and.w	r4, r4, #3
  40219e:	b12c      	cbz	r4, 4021ac <memset+0x90>
  4021a0:	b2c9      	uxtb	r1, r1
  4021a2:	441c      	add	r4, r3
  4021a4:	f803 1b01 	strb.w	r1, [r3], #1
  4021a8:	429c      	cmp	r4, r3
  4021aa:	d1fb      	bne.n	4021a4 <memset+0x88>
  4021ac:	bc70      	pop	{r4, r5, r6}
  4021ae:	4770      	bx	lr
  4021b0:	4614      	mov	r4, r2
  4021b2:	4603      	mov	r3, r0
  4021b4:	e7c2      	b.n	40213c <memset+0x20>
  4021b6:	bf00      	nop

004021b8 <sprintf>:
  4021b8:	b40e      	push	{r1, r2, r3}
  4021ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  4021bc:	b09c      	sub	sp, #112	; 0x70
  4021be:	ab21      	add	r3, sp, #132	; 0x84
  4021c0:	490f      	ldr	r1, [pc, #60]	; (402200 <sprintf+0x48>)
  4021c2:	f853 2b04 	ldr.w	r2, [r3], #4
  4021c6:	9301      	str	r3, [sp, #4]
  4021c8:	4605      	mov	r5, r0
  4021ca:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4021ce:	6808      	ldr	r0, [r1, #0]
  4021d0:	9502      	str	r5, [sp, #8]
  4021d2:	f44f 7702 	mov.w	r7, #520	; 0x208
  4021d6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4021da:	a902      	add	r1, sp, #8
  4021dc:	9506      	str	r5, [sp, #24]
  4021de:	f8ad 7014 	strh.w	r7, [sp, #20]
  4021e2:	9404      	str	r4, [sp, #16]
  4021e4:	9407      	str	r4, [sp, #28]
  4021e6:	f8ad 6016 	strh.w	r6, [sp, #22]
  4021ea:	f000 f80b 	bl	402204 <_svfprintf_r>
  4021ee:	9b02      	ldr	r3, [sp, #8]
  4021f0:	2200      	movs	r2, #0
  4021f2:	701a      	strb	r2, [r3, #0]
  4021f4:	b01c      	add	sp, #112	; 0x70
  4021f6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4021fa:	b003      	add	sp, #12
  4021fc:	4770      	bx	lr
  4021fe:	bf00      	nop
  402200:	20400024 	.word	0x20400024

00402204 <_svfprintf_r>:
  402204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402208:	b0c3      	sub	sp, #268	; 0x10c
  40220a:	460c      	mov	r4, r1
  40220c:	910b      	str	r1, [sp, #44]	; 0x2c
  40220e:	4692      	mov	sl, r2
  402210:	930f      	str	r3, [sp, #60]	; 0x3c
  402212:	900c      	str	r0, [sp, #48]	; 0x30
  402214:	f002 fa0c 	bl	404630 <_localeconv_r>
  402218:	6803      	ldr	r3, [r0, #0]
  40221a:	931a      	str	r3, [sp, #104]	; 0x68
  40221c:	4618      	mov	r0, r3
  40221e:	f003 f8ef 	bl	405400 <strlen>
  402222:	89a3      	ldrh	r3, [r4, #12]
  402224:	9019      	str	r0, [sp, #100]	; 0x64
  402226:	0619      	lsls	r1, r3, #24
  402228:	d503      	bpl.n	402232 <_svfprintf_r+0x2e>
  40222a:	6923      	ldr	r3, [r4, #16]
  40222c:	2b00      	cmp	r3, #0
  40222e:	f001 8003 	beq.w	403238 <_svfprintf_r+0x1034>
  402232:	2300      	movs	r3, #0
  402234:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402238:	9313      	str	r3, [sp, #76]	; 0x4c
  40223a:	9315      	str	r3, [sp, #84]	; 0x54
  40223c:	9314      	str	r3, [sp, #80]	; 0x50
  40223e:	9327      	str	r3, [sp, #156]	; 0x9c
  402240:	9326      	str	r3, [sp, #152]	; 0x98
  402242:	9318      	str	r3, [sp, #96]	; 0x60
  402244:	931b      	str	r3, [sp, #108]	; 0x6c
  402246:	9309      	str	r3, [sp, #36]	; 0x24
  402248:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40224c:	46c8      	mov	r8, r9
  40224e:	9316      	str	r3, [sp, #88]	; 0x58
  402250:	9317      	str	r3, [sp, #92]	; 0x5c
  402252:	f89a 3000 	ldrb.w	r3, [sl]
  402256:	4654      	mov	r4, sl
  402258:	b1e3      	cbz	r3, 402294 <_svfprintf_r+0x90>
  40225a:	2b25      	cmp	r3, #37	; 0x25
  40225c:	d102      	bne.n	402264 <_svfprintf_r+0x60>
  40225e:	e019      	b.n	402294 <_svfprintf_r+0x90>
  402260:	2b25      	cmp	r3, #37	; 0x25
  402262:	d003      	beq.n	40226c <_svfprintf_r+0x68>
  402264:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402268:	2b00      	cmp	r3, #0
  40226a:	d1f9      	bne.n	402260 <_svfprintf_r+0x5c>
  40226c:	eba4 050a 	sub.w	r5, r4, sl
  402270:	b185      	cbz	r5, 402294 <_svfprintf_r+0x90>
  402272:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402274:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402276:	f8c8 a000 	str.w	sl, [r8]
  40227a:	3301      	adds	r3, #1
  40227c:	442a      	add	r2, r5
  40227e:	2b07      	cmp	r3, #7
  402280:	f8c8 5004 	str.w	r5, [r8, #4]
  402284:	9227      	str	r2, [sp, #156]	; 0x9c
  402286:	9326      	str	r3, [sp, #152]	; 0x98
  402288:	dc7f      	bgt.n	40238a <_svfprintf_r+0x186>
  40228a:	f108 0808 	add.w	r8, r8, #8
  40228e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402290:	442b      	add	r3, r5
  402292:	9309      	str	r3, [sp, #36]	; 0x24
  402294:	7823      	ldrb	r3, [r4, #0]
  402296:	2b00      	cmp	r3, #0
  402298:	d07f      	beq.n	40239a <_svfprintf_r+0x196>
  40229a:	2300      	movs	r3, #0
  40229c:	461a      	mov	r2, r3
  40229e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4022a2:	4619      	mov	r1, r3
  4022a4:	930d      	str	r3, [sp, #52]	; 0x34
  4022a6:	469b      	mov	fp, r3
  4022a8:	f04f 30ff 	mov.w	r0, #4294967295
  4022ac:	7863      	ldrb	r3, [r4, #1]
  4022ae:	900a      	str	r0, [sp, #40]	; 0x28
  4022b0:	f104 0a01 	add.w	sl, r4, #1
  4022b4:	f10a 0a01 	add.w	sl, sl, #1
  4022b8:	f1a3 0020 	sub.w	r0, r3, #32
  4022bc:	2858      	cmp	r0, #88	; 0x58
  4022be:	f200 83c1 	bhi.w	402a44 <_svfprintf_r+0x840>
  4022c2:	e8df f010 	tbh	[pc, r0, lsl #1]
  4022c6:	0238      	.short	0x0238
  4022c8:	03bf03bf 	.word	0x03bf03bf
  4022cc:	03bf0240 	.word	0x03bf0240
  4022d0:	03bf03bf 	.word	0x03bf03bf
  4022d4:	03bf03bf 	.word	0x03bf03bf
  4022d8:	024503bf 	.word	0x024503bf
  4022dc:	03bf0203 	.word	0x03bf0203
  4022e0:	026b005d 	.word	0x026b005d
  4022e4:	028603bf 	.word	0x028603bf
  4022e8:	039d039d 	.word	0x039d039d
  4022ec:	039d039d 	.word	0x039d039d
  4022f0:	039d039d 	.word	0x039d039d
  4022f4:	039d039d 	.word	0x039d039d
  4022f8:	03bf039d 	.word	0x03bf039d
  4022fc:	03bf03bf 	.word	0x03bf03bf
  402300:	03bf03bf 	.word	0x03bf03bf
  402304:	03bf03bf 	.word	0x03bf03bf
  402308:	03bf03bf 	.word	0x03bf03bf
  40230c:	033703bf 	.word	0x033703bf
  402310:	03bf0357 	.word	0x03bf0357
  402314:	03bf0357 	.word	0x03bf0357
  402318:	03bf03bf 	.word	0x03bf03bf
  40231c:	039803bf 	.word	0x039803bf
  402320:	03bf03bf 	.word	0x03bf03bf
  402324:	03bf03ad 	.word	0x03bf03ad
  402328:	03bf03bf 	.word	0x03bf03bf
  40232c:	03bf03bf 	.word	0x03bf03bf
  402330:	03bf0259 	.word	0x03bf0259
  402334:	031e03bf 	.word	0x031e03bf
  402338:	03bf03bf 	.word	0x03bf03bf
  40233c:	03bf03bf 	.word	0x03bf03bf
  402340:	03bf03bf 	.word	0x03bf03bf
  402344:	03bf03bf 	.word	0x03bf03bf
  402348:	03bf03bf 	.word	0x03bf03bf
  40234c:	02db02c6 	.word	0x02db02c6
  402350:	03570357 	.word	0x03570357
  402354:	028b0357 	.word	0x028b0357
  402358:	03bf02db 	.word	0x03bf02db
  40235c:	029003bf 	.word	0x029003bf
  402360:	029d03bf 	.word	0x029d03bf
  402364:	02b401cc 	.word	0x02b401cc
  402368:	03bf0208 	.word	0x03bf0208
  40236c:	03bf01e1 	.word	0x03bf01e1
  402370:	03bf007e 	.word	0x03bf007e
  402374:	020d03bf 	.word	0x020d03bf
  402378:	980d      	ldr	r0, [sp, #52]	; 0x34
  40237a:	930f      	str	r3, [sp, #60]	; 0x3c
  40237c:	4240      	negs	r0, r0
  40237e:	900d      	str	r0, [sp, #52]	; 0x34
  402380:	f04b 0b04 	orr.w	fp, fp, #4
  402384:	f89a 3000 	ldrb.w	r3, [sl]
  402388:	e794      	b.n	4022b4 <_svfprintf_r+0xb0>
  40238a:	aa25      	add	r2, sp, #148	; 0x94
  40238c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40238e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402390:	f003 f8a4 	bl	4054dc <__ssprint_r>
  402394:	b940      	cbnz	r0, 4023a8 <_svfprintf_r+0x1a4>
  402396:	46c8      	mov	r8, r9
  402398:	e779      	b.n	40228e <_svfprintf_r+0x8a>
  40239a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40239c:	b123      	cbz	r3, 4023a8 <_svfprintf_r+0x1a4>
  40239e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023a2:	aa25      	add	r2, sp, #148	; 0x94
  4023a4:	f003 f89a 	bl	4054dc <__ssprint_r>
  4023a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4023aa:	899b      	ldrh	r3, [r3, #12]
  4023ac:	f013 0f40 	tst.w	r3, #64	; 0x40
  4023b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4023b2:	bf18      	it	ne
  4023b4:	f04f 33ff 	movne.w	r3, #4294967295
  4023b8:	9309      	str	r3, [sp, #36]	; 0x24
  4023ba:	9809      	ldr	r0, [sp, #36]	; 0x24
  4023bc:	b043      	add	sp, #268	; 0x10c
  4023be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4023c2:	f01b 0f20 	tst.w	fp, #32
  4023c6:	9311      	str	r3, [sp, #68]	; 0x44
  4023c8:	f040 81dd 	bne.w	402786 <_svfprintf_r+0x582>
  4023cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023ce:	f01b 0f10 	tst.w	fp, #16
  4023d2:	4613      	mov	r3, r2
  4023d4:	f040 856e 	bne.w	402eb4 <_svfprintf_r+0xcb0>
  4023d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4023dc:	f000 856a 	beq.w	402eb4 <_svfprintf_r+0xcb0>
  4023e0:	8814      	ldrh	r4, [r2, #0]
  4023e2:	3204      	adds	r2, #4
  4023e4:	2500      	movs	r5, #0
  4023e6:	2301      	movs	r3, #1
  4023e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4023ea:	2700      	movs	r7, #0
  4023ec:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4023f0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4023f2:	1c4a      	adds	r2, r1, #1
  4023f4:	f000 8265 	beq.w	4028c2 <_svfprintf_r+0x6be>
  4023f8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4023fc:	9207      	str	r2, [sp, #28]
  4023fe:	ea54 0205 	orrs.w	r2, r4, r5
  402402:	f040 8264 	bne.w	4028ce <_svfprintf_r+0x6ca>
  402406:	2900      	cmp	r1, #0
  402408:	f040 843c 	bne.w	402c84 <_svfprintf_r+0xa80>
  40240c:	2b00      	cmp	r3, #0
  40240e:	f040 84d7 	bne.w	402dc0 <_svfprintf_r+0xbbc>
  402412:	f01b 0301 	ands.w	r3, fp, #1
  402416:	930e      	str	r3, [sp, #56]	; 0x38
  402418:	f000 8604 	beq.w	403024 <_svfprintf_r+0xe20>
  40241c:	ae42      	add	r6, sp, #264	; 0x108
  40241e:	2330      	movs	r3, #48	; 0x30
  402420:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402426:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402428:	4293      	cmp	r3, r2
  40242a:	bfb8      	it	lt
  40242c:	4613      	movlt	r3, r2
  40242e:	9308      	str	r3, [sp, #32]
  402430:	2300      	movs	r3, #0
  402432:	9312      	str	r3, [sp, #72]	; 0x48
  402434:	b117      	cbz	r7, 40243c <_svfprintf_r+0x238>
  402436:	9b08      	ldr	r3, [sp, #32]
  402438:	3301      	adds	r3, #1
  40243a:	9308      	str	r3, [sp, #32]
  40243c:	9b07      	ldr	r3, [sp, #28]
  40243e:	f013 0302 	ands.w	r3, r3, #2
  402442:	9310      	str	r3, [sp, #64]	; 0x40
  402444:	d002      	beq.n	40244c <_svfprintf_r+0x248>
  402446:	9b08      	ldr	r3, [sp, #32]
  402448:	3302      	adds	r3, #2
  40244a:	9308      	str	r3, [sp, #32]
  40244c:	9b07      	ldr	r3, [sp, #28]
  40244e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402452:	f040 830e 	bne.w	402a72 <_svfprintf_r+0x86e>
  402456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402458:	9a08      	ldr	r2, [sp, #32]
  40245a:	eba3 0b02 	sub.w	fp, r3, r2
  40245e:	f1bb 0f00 	cmp.w	fp, #0
  402462:	f340 8306 	ble.w	402a72 <_svfprintf_r+0x86e>
  402466:	f1bb 0f10 	cmp.w	fp, #16
  40246a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40246c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40246e:	dd29      	ble.n	4024c4 <_svfprintf_r+0x2c0>
  402470:	4643      	mov	r3, r8
  402472:	4621      	mov	r1, r4
  402474:	46a8      	mov	r8, r5
  402476:	2710      	movs	r7, #16
  402478:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40247a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40247c:	e006      	b.n	40248c <_svfprintf_r+0x288>
  40247e:	f1ab 0b10 	sub.w	fp, fp, #16
  402482:	f1bb 0f10 	cmp.w	fp, #16
  402486:	f103 0308 	add.w	r3, r3, #8
  40248a:	dd18      	ble.n	4024be <_svfprintf_r+0x2ba>
  40248c:	3201      	adds	r2, #1
  40248e:	48b7      	ldr	r0, [pc, #732]	; (40276c <_svfprintf_r+0x568>)
  402490:	9226      	str	r2, [sp, #152]	; 0x98
  402492:	3110      	adds	r1, #16
  402494:	2a07      	cmp	r2, #7
  402496:	9127      	str	r1, [sp, #156]	; 0x9c
  402498:	e883 0081 	stmia.w	r3, {r0, r7}
  40249c:	ddef      	ble.n	40247e <_svfprintf_r+0x27a>
  40249e:	aa25      	add	r2, sp, #148	; 0x94
  4024a0:	4629      	mov	r1, r5
  4024a2:	4620      	mov	r0, r4
  4024a4:	f003 f81a 	bl	4054dc <__ssprint_r>
  4024a8:	2800      	cmp	r0, #0
  4024aa:	f47f af7d 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  4024ae:	f1ab 0b10 	sub.w	fp, fp, #16
  4024b2:	f1bb 0f10 	cmp.w	fp, #16
  4024b6:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4024b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4024ba:	464b      	mov	r3, r9
  4024bc:	dce6      	bgt.n	40248c <_svfprintf_r+0x288>
  4024be:	4645      	mov	r5, r8
  4024c0:	460c      	mov	r4, r1
  4024c2:	4698      	mov	r8, r3
  4024c4:	3201      	adds	r2, #1
  4024c6:	4ba9      	ldr	r3, [pc, #676]	; (40276c <_svfprintf_r+0x568>)
  4024c8:	9226      	str	r2, [sp, #152]	; 0x98
  4024ca:	445c      	add	r4, fp
  4024cc:	2a07      	cmp	r2, #7
  4024ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4024d0:	e888 0808 	stmia.w	r8, {r3, fp}
  4024d4:	f300 8498 	bgt.w	402e08 <_svfprintf_r+0xc04>
  4024d8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4024dc:	f108 0808 	add.w	r8, r8, #8
  4024e0:	b177      	cbz	r7, 402500 <_svfprintf_r+0x2fc>
  4024e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024e4:	3301      	adds	r3, #1
  4024e6:	3401      	adds	r4, #1
  4024e8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4024ec:	2201      	movs	r2, #1
  4024ee:	2b07      	cmp	r3, #7
  4024f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4024f2:	9326      	str	r3, [sp, #152]	; 0x98
  4024f4:	e888 0006 	stmia.w	r8, {r1, r2}
  4024f8:	f300 83db 	bgt.w	402cb2 <_svfprintf_r+0xaae>
  4024fc:	f108 0808 	add.w	r8, r8, #8
  402500:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402502:	b16b      	cbz	r3, 402520 <_svfprintf_r+0x31c>
  402504:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402506:	3301      	adds	r3, #1
  402508:	3402      	adds	r4, #2
  40250a:	a91e      	add	r1, sp, #120	; 0x78
  40250c:	2202      	movs	r2, #2
  40250e:	2b07      	cmp	r3, #7
  402510:	9427      	str	r4, [sp, #156]	; 0x9c
  402512:	9326      	str	r3, [sp, #152]	; 0x98
  402514:	e888 0006 	stmia.w	r8, {r1, r2}
  402518:	f300 83d6 	bgt.w	402cc8 <_svfprintf_r+0xac4>
  40251c:	f108 0808 	add.w	r8, r8, #8
  402520:	2d80      	cmp	r5, #128	; 0x80
  402522:	f000 8315 	beq.w	402b50 <_svfprintf_r+0x94c>
  402526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402528:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40252a:	1a9f      	subs	r7, r3, r2
  40252c:	2f00      	cmp	r7, #0
  40252e:	dd36      	ble.n	40259e <_svfprintf_r+0x39a>
  402530:	2f10      	cmp	r7, #16
  402532:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402534:	4d8e      	ldr	r5, [pc, #568]	; (402770 <_svfprintf_r+0x56c>)
  402536:	dd27      	ble.n	402588 <_svfprintf_r+0x384>
  402538:	4642      	mov	r2, r8
  40253a:	4621      	mov	r1, r4
  40253c:	46b0      	mov	r8, r6
  40253e:	f04f 0b10 	mov.w	fp, #16
  402542:	462e      	mov	r6, r5
  402544:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402546:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402548:	e004      	b.n	402554 <_svfprintf_r+0x350>
  40254a:	3f10      	subs	r7, #16
  40254c:	2f10      	cmp	r7, #16
  40254e:	f102 0208 	add.w	r2, r2, #8
  402552:	dd15      	ble.n	402580 <_svfprintf_r+0x37c>
  402554:	3301      	adds	r3, #1
  402556:	3110      	adds	r1, #16
  402558:	2b07      	cmp	r3, #7
  40255a:	9127      	str	r1, [sp, #156]	; 0x9c
  40255c:	9326      	str	r3, [sp, #152]	; 0x98
  40255e:	e882 0840 	stmia.w	r2, {r6, fp}
  402562:	ddf2      	ble.n	40254a <_svfprintf_r+0x346>
  402564:	aa25      	add	r2, sp, #148	; 0x94
  402566:	4629      	mov	r1, r5
  402568:	4620      	mov	r0, r4
  40256a:	f002 ffb7 	bl	4054dc <__ssprint_r>
  40256e:	2800      	cmp	r0, #0
  402570:	f47f af1a 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402574:	3f10      	subs	r7, #16
  402576:	2f10      	cmp	r7, #16
  402578:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40257a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40257c:	464a      	mov	r2, r9
  40257e:	dce9      	bgt.n	402554 <_svfprintf_r+0x350>
  402580:	4635      	mov	r5, r6
  402582:	460c      	mov	r4, r1
  402584:	4646      	mov	r6, r8
  402586:	4690      	mov	r8, r2
  402588:	3301      	adds	r3, #1
  40258a:	443c      	add	r4, r7
  40258c:	2b07      	cmp	r3, #7
  40258e:	9427      	str	r4, [sp, #156]	; 0x9c
  402590:	9326      	str	r3, [sp, #152]	; 0x98
  402592:	e888 00a0 	stmia.w	r8, {r5, r7}
  402596:	f300 8381 	bgt.w	402c9c <_svfprintf_r+0xa98>
  40259a:	f108 0808 	add.w	r8, r8, #8
  40259e:	9b07      	ldr	r3, [sp, #28]
  4025a0:	05df      	lsls	r7, r3, #23
  4025a2:	f100 8268 	bmi.w	402a76 <_svfprintf_r+0x872>
  4025a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025a8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4025aa:	f8c8 6000 	str.w	r6, [r8]
  4025ae:	3301      	adds	r3, #1
  4025b0:	440c      	add	r4, r1
  4025b2:	2b07      	cmp	r3, #7
  4025b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4025b6:	f8c8 1004 	str.w	r1, [r8, #4]
  4025ba:	9326      	str	r3, [sp, #152]	; 0x98
  4025bc:	f300 834d 	bgt.w	402c5a <_svfprintf_r+0xa56>
  4025c0:	f108 0808 	add.w	r8, r8, #8
  4025c4:	9b07      	ldr	r3, [sp, #28]
  4025c6:	075b      	lsls	r3, r3, #29
  4025c8:	d53a      	bpl.n	402640 <_svfprintf_r+0x43c>
  4025ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4025cc:	9a08      	ldr	r2, [sp, #32]
  4025ce:	1a9d      	subs	r5, r3, r2
  4025d0:	2d00      	cmp	r5, #0
  4025d2:	dd35      	ble.n	402640 <_svfprintf_r+0x43c>
  4025d4:	2d10      	cmp	r5, #16
  4025d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025d8:	dd20      	ble.n	40261c <_svfprintf_r+0x418>
  4025da:	2610      	movs	r6, #16
  4025dc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4025de:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4025e2:	e004      	b.n	4025ee <_svfprintf_r+0x3ea>
  4025e4:	3d10      	subs	r5, #16
  4025e6:	2d10      	cmp	r5, #16
  4025e8:	f108 0808 	add.w	r8, r8, #8
  4025ec:	dd16      	ble.n	40261c <_svfprintf_r+0x418>
  4025ee:	3301      	adds	r3, #1
  4025f0:	4a5e      	ldr	r2, [pc, #376]	; (40276c <_svfprintf_r+0x568>)
  4025f2:	9326      	str	r3, [sp, #152]	; 0x98
  4025f4:	3410      	adds	r4, #16
  4025f6:	2b07      	cmp	r3, #7
  4025f8:	9427      	str	r4, [sp, #156]	; 0x9c
  4025fa:	e888 0044 	stmia.w	r8, {r2, r6}
  4025fe:	ddf1      	ble.n	4025e4 <_svfprintf_r+0x3e0>
  402600:	aa25      	add	r2, sp, #148	; 0x94
  402602:	4659      	mov	r1, fp
  402604:	4638      	mov	r0, r7
  402606:	f002 ff69 	bl	4054dc <__ssprint_r>
  40260a:	2800      	cmp	r0, #0
  40260c:	f47f aecc 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402610:	3d10      	subs	r5, #16
  402612:	2d10      	cmp	r5, #16
  402614:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402616:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402618:	46c8      	mov	r8, r9
  40261a:	dce8      	bgt.n	4025ee <_svfprintf_r+0x3ea>
  40261c:	3301      	adds	r3, #1
  40261e:	4a53      	ldr	r2, [pc, #332]	; (40276c <_svfprintf_r+0x568>)
  402620:	9326      	str	r3, [sp, #152]	; 0x98
  402622:	442c      	add	r4, r5
  402624:	2b07      	cmp	r3, #7
  402626:	9427      	str	r4, [sp, #156]	; 0x9c
  402628:	e888 0024 	stmia.w	r8, {r2, r5}
  40262c:	dd08      	ble.n	402640 <_svfprintf_r+0x43c>
  40262e:	aa25      	add	r2, sp, #148	; 0x94
  402630:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402632:	980c      	ldr	r0, [sp, #48]	; 0x30
  402634:	f002 ff52 	bl	4054dc <__ssprint_r>
  402638:	2800      	cmp	r0, #0
  40263a:	f47f aeb5 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  40263e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402640:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402642:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402644:	9908      	ldr	r1, [sp, #32]
  402646:	428a      	cmp	r2, r1
  402648:	bfac      	ite	ge
  40264a:	189b      	addge	r3, r3, r2
  40264c:	185b      	addlt	r3, r3, r1
  40264e:	9309      	str	r3, [sp, #36]	; 0x24
  402650:	2c00      	cmp	r4, #0
  402652:	f040 830d 	bne.w	402c70 <_svfprintf_r+0xa6c>
  402656:	2300      	movs	r3, #0
  402658:	9326      	str	r3, [sp, #152]	; 0x98
  40265a:	46c8      	mov	r8, r9
  40265c:	e5f9      	b.n	402252 <_svfprintf_r+0x4e>
  40265e:	9311      	str	r3, [sp, #68]	; 0x44
  402660:	f01b 0320 	ands.w	r3, fp, #32
  402664:	f040 81e3 	bne.w	402a2e <_svfprintf_r+0x82a>
  402668:	f01b 0210 	ands.w	r2, fp, #16
  40266c:	f040 842e 	bne.w	402ecc <_svfprintf_r+0xcc8>
  402670:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402674:	f000 842a 	beq.w	402ecc <_svfprintf_r+0xcc8>
  402678:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40267a:	4613      	mov	r3, r2
  40267c:	460a      	mov	r2, r1
  40267e:	3204      	adds	r2, #4
  402680:	880c      	ldrh	r4, [r1, #0]
  402682:	920f      	str	r2, [sp, #60]	; 0x3c
  402684:	2500      	movs	r5, #0
  402686:	e6b0      	b.n	4023ea <_svfprintf_r+0x1e6>
  402688:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40268a:	9311      	str	r3, [sp, #68]	; 0x44
  40268c:	6816      	ldr	r6, [r2, #0]
  40268e:	2400      	movs	r4, #0
  402690:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402694:	1d15      	adds	r5, r2, #4
  402696:	2e00      	cmp	r6, #0
  402698:	f000 86a7 	beq.w	4033ea <_svfprintf_r+0x11e6>
  40269c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40269e:	1c53      	adds	r3, r2, #1
  4026a0:	f000 8609 	beq.w	4032b6 <_svfprintf_r+0x10b2>
  4026a4:	4621      	mov	r1, r4
  4026a6:	4630      	mov	r0, r6
  4026a8:	f002 fa8a 	bl	404bc0 <memchr>
  4026ac:	2800      	cmp	r0, #0
  4026ae:	f000 86e1 	beq.w	403474 <_svfprintf_r+0x1270>
  4026b2:	1b83      	subs	r3, r0, r6
  4026b4:	930e      	str	r3, [sp, #56]	; 0x38
  4026b6:	940a      	str	r4, [sp, #40]	; 0x28
  4026b8:	950f      	str	r5, [sp, #60]	; 0x3c
  4026ba:	f8cd b01c 	str.w	fp, [sp, #28]
  4026be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4026c2:	9308      	str	r3, [sp, #32]
  4026c4:	9412      	str	r4, [sp, #72]	; 0x48
  4026c6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026ca:	e6b3      	b.n	402434 <_svfprintf_r+0x230>
  4026cc:	f89a 3000 	ldrb.w	r3, [sl]
  4026d0:	2201      	movs	r2, #1
  4026d2:	212b      	movs	r1, #43	; 0x2b
  4026d4:	e5ee      	b.n	4022b4 <_svfprintf_r+0xb0>
  4026d6:	f04b 0b20 	orr.w	fp, fp, #32
  4026da:	f89a 3000 	ldrb.w	r3, [sl]
  4026de:	e5e9      	b.n	4022b4 <_svfprintf_r+0xb0>
  4026e0:	9311      	str	r3, [sp, #68]	; 0x44
  4026e2:	2a00      	cmp	r2, #0
  4026e4:	f040 8795 	bne.w	403612 <_svfprintf_r+0x140e>
  4026e8:	4b22      	ldr	r3, [pc, #136]	; (402774 <_svfprintf_r+0x570>)
  4026ea:	9318      	str	r3, [sp, #96]	; 0x60
  4026ec:	f01b 0f20 	tst.w	fp, #32
  4026f0:	f040 8111 	bne.w	402916 <_svfprintf_r+0x712>
  4026f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026f6:	f01b 0f10 	tst.w	fp, #16
  4026fa:	4613      	mov	r3, r2
  4026fc:	f040 83e1 	bne.w	402ec2 <_svfprintf_r+0xcbe>
  402700:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402704:	f000 83dd 	beq.w	402ec2 <_svfprintf_r+0xcbe>
  402708:	3304      	adds	r3, #4
  40270a:	8814      	ldrh	r4, [r2, #0]
  40270c:	930f      	str	r3, [sp, #60]	; 0x3c
  40270e:	2500      	movs	r5, #0
  402710:	f01b 0f01 	tst.w	fp, #1
  402714:	f000 810c 	beq.w	402930 <_svfprintf_r+0x72c>
  402718:	ea54 0305 	orrs.w	r3, r4, r5
  40271c:	f000 8108 	beq.w	402930 <_svfprintf_r+0x72c>
  402720:	2330      	movs	r3, #48	; 0x30
  402722:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402726:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40272a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40272e:	f04b 0b02 	orr.w	fp, fp, #2
  402732:	2302      	movs	r3, #2
  402734:	e659      	b.n	4023ea <_svfprintf_r+0x1e6>
  402736:	f89a 3000 	ldrb.w	r3, [sl]
  40273a:	2900      	cmp	r1, #0
  40273c:	f47f adba 	bne.w	4022b4 <_svfprintf_r+0xb0>
  402740:	2201      	movs	r2, #1
  402742:	2120      	movs	r1, #32
  402744:	e5b6      	b.n	4022b4 <_svfprintf_r+0xb0>
  402746:	f04b 0b01 	orr.w	fp, fp, #1
  40274a:	f89a 3000 	ldrb.w	r3, [sl]
  40274e:	e5b1      	b.n	4022b4 <_svfprintf_r+0xb0>
  402750:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402752:	6823      	ldr	r3, [r4, #0]
  402754:	930d      	str	r3, [sp, #52]	; 0x34
  402756:	4618      	mov	r0, r3
  402758:	2800      	cmp	r0, #0
  40275a:	4623      	mov	r3, r4
  40275c:	f103 0304 	add.w	r3, r3, #4
  402760:	f6ff ae0a 	blt.w	402378 <_svfprintf_r+0x174>
  402764:	930f      	str	r3, [sp, #60]	; 0x3c
  402766:	f89a 3000 	ldrb.w	r3, [sl]
  40276a:	e5a3      	b.n	4022b4 <_svfprintf_r+0xb0>
  40276c:	00406cfc 	.word	0x00406cfc
  402770:	00406d0c 	.word	0x00406d0c
  402774:	00406cdc 	.word	0x00406cdc
  402778:	f04b 0b10 	orr.w	fp, fp, #16
  40277c:	f01b 0f20 	tst.w	fp, #32
  402780:	9311      	str	r3, [sp, #68]	; 0x44
  402782:	f43f ae23 	beq.w	4023cc <_svfprintf_r+0x1c8>
  402786:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402788:	3507      	adds	r5, #7
  40278a:	f025 0307 	bic.w	r3, r5, #7
  40278e:	f103 0208 	add.w	r2, r3, #8
  402792:	e9d3 4500 	ldrd	r4, r5, [r3]
  402796:	920f      	str	r2, [sp, #60]	; 0x3c
  402798:	2301      	movs	r3, #1
  40279a:	e626      	b.n	4023ea <_svfprintf_r+0x1e6>
  40279c:	f89a 3000 	ldrb.w	r3, [sl]
  4027a0:	2b2a      	cmp	r3, #42	; 0x2a
  4027a2:	f10a 0401 	add.w	r4, sl, #1
  4027a6:	f000 8727 	beq.w	4035f8 <_svfprintf_r+0x13f4>
  4027aa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4027ae:	2809      	cmp	r0, #9
  4027b0:	46a2      	mov	sl, r4
  4027b2:	f200 86ad 	bhi.w	403510 <_svfprintf_r+0x130c>
  4027b6:	2300      	movs	r3, #0
  4027b8:	461c      	mov	r4, r3
  4027ba:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4027be:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4027c2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4027c6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4027ca:	2809      	cmp	r0, #9
  4027cc:	d9f5      	bls.n	4027ba <_svfprintf_r+0x5b6>
  4027ce:	940a      	str	r4, [sp, #40]	; 0x28
  4027d0:	e572      	b.n	4022b8 <_svfprintf_r+0xb4>
  4027d2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4027d6:	f89a 3000 	ldrb.w	r3, [sl]
  4027da:	e56b      	b.n	4022b4 <_svfprintf_r+0xb0>
  4027dc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4027e0:	f89a 3000 	ldrb.w	r3, [sl]
  4027e4:	e566      	b.n	4022b4 <_svfprintf_r+0xb0>
  4027e6:	f89a 3000 	ldrb.w	r3, [sl]
  4027ea:	2b6c      	cmp	r3, #108	; 0x6c
  4027ec:	bf03      	ittte	eq
  4027ee:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4027f2:	f04b 0b20 	orreq.w	fp, fp, #32
  4027f6:	f10a 0a01 	addeq.w	sl, sl, #1
  4027fa:	f04b 0b10 	orrne.w	fp, fp, #16
  4027fe:	e559      	b.n	4022b4 <_svfprintf_r+0xb0>
  402800:	2a00      	cmp	r2, #0
  402802:	f040 8711 	bne.w	403628 <_svfprintf_r+0x1424>
  402806:	f01b 0f20 	tst.w	fp, #32
  40280a:	f040 84f9 	bne.w	403200 <_svfprintf_r+0xffc>
  40280e:	f01b 0f10 	tst.w	fp, #16
  402812:	f040 84ac 	bne.w	40316e <_svfprintf_r+0xf6a>
  402816:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40281a:	f000 84a8 	beq.w	40316e <_svfprintf_r+0xf6a>
  40281e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402820:	6813      	ldr	r3, [r2, #0]
  402822:	3204      	adds	r2, #4
  402824:	920f      	str	r2, [sp, #60]	; 0x3c
  402826:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40282a:	801a      	strh	r2, [r3, #0]
  40282c:	e511      	b.n	402252 <_svfprintf_r+0x4e>
  40282e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402830:	4bb3      	ldr	r3, [pc, #716]	; (402b00 <_svfprintf_r+0x8fc>)
  402832:	680c      	ldr	r4, [r1, #0]
  402834:	9318      	str	r3, [sp, #96]	; 0x60
  402836:	2230      	movs	r2, #48	; 0x30
  402838:	2378      	movs	r3, #120	; 0x78
  40283a:	3104      	adds	r1, #4
  40283c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402840:	9311      	str	r3, [sp, #68]	; 0x44
  402842:	f04b 0b02 	orr.w	fp, fp, #2
  402846:	910f      	str	r1, [sp, #60]	; 0x3c
  402848:	2500      	movs	r5, #0
  40284a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40284e:	2302      	movs	r3, #2
  402850:	e5cb      	b.n	4023ea <_svfprintf_r+0x1e6>
  402852:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402854:	9311      	str	r3, [sp, #68]	; 0x44
  402856:	680a      	ldr	r2, [r1, #0]
  402858:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40285c:	2300      	movs	r3, #0
  40285e:	460a      	mov	r2, r1
  402860:	461f      	mov	r7, r3
  402862:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402866:	3204      	adds	r2, #4
  402868:	2301      	movs	r3, #1
  40286a:	9308      	str	r3, [sp, #32]
  40286c:	f8cd b01c 	str.w	fp, [sp, #28]
  402870:	970a      	str	r7, [sp, #40]	; 0x28
  402872:	9712      	str	r7, [sp, #72]	; 0x48
  402874:	920f      	str	r2, [sp, #60]	; 0x3c
  402876:	930e      	str	r3, [sp, #56]	; 0x38
  402878:	ae28      	add	r6, sp, #160	; 0xa0
  40287a:	e5df      	b.n	40243c <_svfprintf_r+0x238>
  40287c:	9311      	str	r3, [sp, #68]	; 0x44
  40287e:	2a00      	cmp	r2, #0
  402880:	f040 86ea 	bne.w	403658 <_svfprintf_r+0x1454>
  402884:	f01b 0f20 	tst.w	fp, #32
  402888:	d15d      	bne.n	402946 <_svfprintf_r+0x742>
  40288a:	f01b 0f10 	tst.w	fp, #16
  40288e:	f040 8308 	bne.w	402ea2 <_svfprintf_r+0xc9e>
  402892:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402896:	f000 8304 	beq.w	402ea2 <_svfprintf_r+0xc9e>
  40289a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40289c:	f9b1 4000 	ldrsh.w	r4, [r1]
  4028a0:	3104      	adds	r1, #4
  4028a2:	17e5      	asrs	r5, r4, #31
  4028a4:	4622      	mov	r2, r4
  4028a6:	462b      	mov	r3, r5
  4028a8:	910f      	str	r1, [sp, #60]	; 0x3c
  4028aa:	2a00      	cmp	r2, #0
  4028ac:	f173 0300 	sbcs.w	r3, r3, #0
  4028b0:	db58      	blt.n	402964 <_svfprintf_r+0x760>
  4028b2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4028b4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4028b8:	1c4a      	adds	r2, r1, #1
  4028ba:	f04f 0301 	mov.w	r3, #1
  4028be:	f47f ad9b 	bne.w	4023f8 <_svfprintf_r+0x1f4>
  4028c2:	ea54 0205 	orrs.w	r2, r4, r5
  4028c6:	f000 81df 	beq.w	402c88 <_svfprintf_r+0xa84>
  4028ca:	f8cd b01c 	str.w	fp, [sp, #28]
  4028ce:	2b01      	cmp	r3, #1
  4028d0:	f000 827b 	beq.w	402dca <_svfprintf_r+0xbc6>
  4028d4:	2b02      	cmp	r3, #2
  4028d6:	f040 8206 	bne.w	402ce6 <_svfprintf_r+0xae2>
  4028da:	9818      	ldr	r0, [sp, #96]	; 0x60
  4028dc:	464e      	mov	r6, r9
  4028de:	0923      	lsrs	r3, r4, #4
  4028e0:	f004 010f 	and.w	r1, r4, #15
  4028e4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4028e8:	092a      	lsrs	r2, r5, #4
  4028ea:	461c      	mov	r4, r3
  4028ec:	4615      	mov	r5, r2
  4028ee:	5c43      	ldrb	r3, [r0, r1]
  4028f0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4028f4:	ea54 0305 	orrs.w	r3, r4, r5
  4028f8:	d1f1      	bne.n	4028de <_svfprintf_r+0x6da>
  4028fa:	eba9 0306 	sub.w	r3, r9, r6
  4028fe:	930e      	str	r3, [sp, #56]	; 0x38
  402900:	e590      	b.n	402424 <_svfprintf_r+0x220>
  402902:	9311      	str	r3, [sp, #68]	; 0x44
  402904:	2a00      	cmp	r2, #0
  402906:	f040 86a3 	bne.w	403650 <_svfprintf_r+0x144c>
  40290a:	4b7e      	ldr	r3, [pc, #504]	; (402b04 <_svfprintf_r+0x900>)
  40290c:	9318      	str	r3, [sp, #96]	; 0x60
  40290e:	f01b 0f20 	tst.w	fp, #32
  402912:	f43f aeef 	beq.w	4026f4 <_svfprintf_r+0x4f0>
  402916:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402918:	3507      	adds	r5, #7
  40291a:	f025 0307 	bic.w	r3, r5, #7
  40291e:	f103 0208 	add.w	r2, r3, #8
  402922:	f01b 0f01 	tst.w	fp, #1
  402926:	920f      	str	r2, [sp, #60]	; 0x3c
  402928:	e9d3 4500 	ldrd	r4, r5, [r3]
  40292c:	f47f aef4 	bne.w	402718 <_svfprintf_r+0x514>
  402930:	2302      	movs	r3, #2
  402932:	e55a      	b.n	4023ea <_svfprintf_r+0x1e6>
  402934:	9311      	str	r3, [sp, #68]	; 0x44
  402936:	2a00      	cmp	r2, #0
  402938:	f040 8686 	bne.w	403648 <_svfprintf_r+0x1444>
  40293c:	f04b 0b10 	orr.w	fp, fp, #16
  402940:	f01b 0f20 	tst.w	fp, #32
  402944:	d0a1      	beq.n	40288a <_svfprintf_r+0x686>
  402946:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402948:	3507      	adds	r5, #7
  40294a:	f025 0507 	bic.w	r5, r5, #7
  40294e:	e9d5 2300 	ldrd	r2, r3, [r5]
  402952:	2a00      	cmp	r2, #0
  402954:	f105 0108 	add.w	r1, r5, #8
  402958:	461d      	mov	r5, r3
  40295a:	f173 0300 	sbcs.w	r3, r3, #0
  40295e:	910f      	str	r1, [sp, #60]	; 0x3c
  402960:	4614      	mov	r4, r2
  402962:	daa6      	bge.n	4028b2 <_svfprintf_r+0x6ae>
  402964:	272d      	movs	r7, #45	; 0x2d
  402966:	4264      	negs	r4, r4
  402968:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40296c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402970:	2301      	movs	r3, #1
  402972:	e53d      	b.n	4023f0 <_svfprintf_r+0x1ec>
  402974:	9311      	str	r3, [sp, #68]	; 0x44
  402976:	2a00      	cmp	r2, #0
  402978:	f040 8662 	bne.w	403640 <_svfprintf_r+0x143c>
  40297c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40297e:	3507      	adds	r5, #7
  402980:	f025 0307 	bic.w	r3, r5, #7
  402984:	f103 0208 	add.w	r2, r3, #8
  402988:	920f      	str	r2, [sp, #60]	; 0x3c
  40298a:	681a      	ldr	r2, [r3, #0]
  40298c:	9215      	str	r2, [sp, #84]	; 0x54
  40298e:	685b      	ldr	r3, [r3, #4]
  402990:	9314      	str	r3, [sp, #80]	; 0x50
  402992:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402994:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402996:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40299a:	4628      	mov	r0, r5
  40299c:	4621      	mov	r1, r4
  40299e:	f04f 32ff 	mov.w	r2, #4294967295
  4029a2:	4b59      	ldr	r3, [pc, #356]	; (402b08 <_svfprintf_r+0x904>)
  4029a4:	f003 fa96 	bl	405ed4 <__aeabi_dcmpun>
  4029a8:	2800      	cmp	r0, #0
  4029aa:	f040 834a 	bne.w	403042 <_svfprintf_r+0xe3e>
  4029ae:	4628      	mov	r0, r5
  4029b0:	4621      	mov	r1, r4
  4029b2:	f04f 32ff 	mov.w	r2, #4294967295
  4029b6:	4b54      	ldr	r3, [pc, #336]	; (402b08 <_svfprintf_r+0x904>)
  4029b8:	f003 fa6e 	bl	405e98 <__aeabi_dcmple>
  4029bc:	2800      	cmp	r0, #0
  4029be:	f040 8340 	bne.w	403042 <_svfprintf_r+0xe3e>
  4029c2:	a815      	add	r0, sp, #84	; 0x54
  4029c4:	c80d      	ldmia	r0, {r0, r2, r3}
  4029c6:	9914      	ldr	r1, [sp, #80]	; 0x50
  4029c8:	f003 fa5c 	bl	405e84 <__aeabi_dcmplt>
  4029cc:	2800      	cmp	r0, #0
  4029ce:	f040 8530 	bne.w	403432 <_svfprintf_r+0x122e>
  4029d2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029d6:	4e4d      	ldr	r6, [pc, #308]	; (402b0c <_svfprintf_r+0x908>)
  4029d8:	4b4d      	ldr	r3, [pc, #308]	; (402b10 <_svfprintf_r+0x90c>)
  4029da:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4029de:	9007      	str	r0, [sp, #28]
  4029e0:	9811      	ldr	r0, [sp, #68]	; 0x44
  4029e2:	2203      	movs	r2, #3
  4029e4:	2100      	movs	r1, #0
  4029e6:	9208      	str	r2, [sp, #32]
  4029e8:	910a      	str	r1, [sp, #40]	; 0x28
  4029ea:	2847      	cmp	r0, #71	; 0x47
  4029ec:	bfd8      	it	le
  4029ee:	461e      	movle	r6, r3
  4029f0:	920e      	str	r2, [sp, #56]	; 0x38
  4029f2:	9112      	str	r1, [sp, #72]	; 0x48
  4029f4:	e51e      	b.n	402434 <_svfprintf_r+0x230>
  4029f6:	f04b 0b08 	orr.w	fp, fp, #8
  4029fa:	f89a 3000 	ldrb.w	r3, [sl]
  4029fe:	e459      	b.n	4022b4 <_svfprintf_r+0xb0>
  402a00:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a04:	2300      	movs	r3, #0
  402a06:	461c      	mov	r4, r3
  402a08:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402a0c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402a10:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402a14:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a18:	2809      	cmp	r0, #9
  402a1a:	d9f5      	bls.n	402a08 <_svfprintf_r+0x804>
  402a1c:	940d      	str	r4, [sp, #52]	; 0x34
  402a1e:	e44b      	b.n	4022b8 <_svfprintf_r+0xb4>
  402a20:	f04b 0b10 	orr.w	fp, fp, #16
  402a24:	9311      	str	r3, [sp, #68]	; 0x44
  402a26:	f01b 0320 	ands.w	r3, fp, #32
  402a2a:	f43f ae1d 	beq.w	402668 <_svfprintf_r+0x464>
  402a2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a30:	3507      	adds	r5, #7
  402a32:	f025 0307 	bic.w	r3, r5, #7
  402a36:	f103 0208 	add.w	r2, r3, #8
  402a3a:	e9d3 4500 	ldrd	r4, r5, [r3]
  402a3e:	920f      	str	r2, [sp, #60]	; 0x3c
  402a40:	2300      	movs	r3, #0
  402a42:	e4d2      	b.n	4023ea <_svfprintf_r+0x1e6>
  402a44:	9311      	str	r3, [sp, #68]	; 0x44
  402a46:	2a00      	cmp	r2, #0
  402a48:	f040 85e7 	bne.w	40361a <_svfprintf_r+0x1416>
  402a4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402a4e:	2a00      	cmp	r2, #0
  402a50:	f43f aca3 	beq.w	40239a <_svfprintf_r+0x196>
  402a54:	2300      	movs	r3, #0
  402a56:	2101      	movs	r1, #1
  402a58:	461f      	mov	r7, r3
  402a5a:	9108      	str	r1, [sp, #32]
  402a5c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402a60:	f8cd b01c 	str.w	fp, [sp, #28]
  402a64:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402a68:	930a      	str	r3, [sp, #40]	; 0x28
  402a6a:	9312      	str	r3, [sp, #72]	; 0x48
  402a6c:	910e      	str	r1, [sp, #56]	; 0x38
  402a6e:	ae28      	add	r6, sp, #160	; 0xa0
  402a70:	e4e4      	b.n	40243c <_svfprintf_r+0x238>
  402a72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a74:	e534      	b.n	4024e0 <_svfprintf_r+0x2dc>
  402a76:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a78:	2b65      	cmp	r3, #101	; 0x65
  402a7a:	f340 80a7 	ble.w	402bcc <_svfprintf_r+0x9c8>
  402a7e:	a815      	add	r0, sp, #84	; 0x54
  402a80:	c80d      	ldmia	r0, {r0, r2, r3}
  402a82:	9914      	ldr	r1, [sp, #80]	; 0x50
  402a84:	f003 f9f4 	bl	405e70 <__aeabi_dcmpeq>
  402a88:	2800      	cmp	r0, #0
  402a8a:	f000 8150 	beq.w	402d2e <_svfprintf_r+0xb2a>
  402a8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a90:	4a20      	ldr	r2, [pc, #128]	; (402b14 <_svfprintf_r+0x910>)
  402a92:	f8c8 2000 	str.w	r2, [r8]
  402a96:	3301      	adds	r3, #1
  402a98:	3401      	adds	r4, #1
  402a9a:	2201      	movs	r2, #1
  402a9c:	2b07      	cmp	r3, #7
  402a9e:	9427      	str	r4, [sp, #156]	; 0x9c
  402aa0:	9326      	str	r3, [sp, #152]	; 0x98
  402aa2:	f8c8 2004 	str.w	r2, [r8, #4]
  402aa6:	f300 836a 	bgt.w	40317e <_svfprintf_r+0xf7a>
  402aaa:	f108 0808 	add.w	r8, r8, #8
  402aae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ab0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402ab2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ab4:	4293      	cmp	r3, r2
  402ab6:	db03      	blt.n	402ac0 <_svfprintf_r+0x8bc>
  402ab8:	9b07      	ldr	r3, [sp, #28]
  402aba:	07dd      	lsls	r5, r3, #31
  402abc:	f57f ad82 	bpl.w	4025c4 <_svfprintf_r+0x3c0>
  402ac0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac2:	9919      	ldr	r1, [sp, #100]	; 0x64
  402ac4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402ac6:	f8c8 2000 	str.w	r2, [r8]
  402aca:	3301      	adds	r3, #1
  402acc:	440c      	add	r4, r1
  402ace:	2b07      	cmp	r3, #7
  402ad0:	f8c8 1004 	str.w	r1, [r8, #4]
  402ad4:	9427      	str	r4, [sp, #156]	; 0x9c
  402ad6:	9326      	str	r3, [sp, #152]	; 0x98
  402ad8:	f300 839e 	bgt.w	403218 <_svfprintf_r+0x1014>
  402adc:	f108 0808 	add.w	r8, r8, #8
  402ae0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ae2:	1e5e      	subs	r6, r3, #1
  402ae4:	2e00      	cmp	r6, #0
  402ae6:	f77f ad6d 	ble.w	4025c4 <_svfprintf_r+0x3c0>
  402aea:	2e10      	cmp	r6, #16
  402aec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402aee:	4d0a      	ldr	r5, [pc, #40]	; (402b18 <_svfprintf_r+0x914>)
  402af0:	f340 81f5 	ble.w	402ede <_svfprintf_r+0xcda>
  402af4:	4622      	mov	r2, r4
  402af6:	2710      	movs	r7, #16
  402af8:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402afc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402afe:	e013      	b.n	402b28 <_svfprintf_r+0x924>
  402b00:	00406cdc 	.word	0x00406cdc
  402b04:	00406cc8 	.word	0x00406cc8
  402b08:	7fefffff 	.word	0x7fefffff
  402b0c:	00406cbc 	.word	0x00406cbc
  402b10:	00406cb8 	.word	0x00406cb8
  402b14:	00406cf8 	.word	0x00406cf8
  402b18:	00406d0c 	.word	0x00406d0c
  402b1c:	f108 0808 	add.w	r8, r8, #8
  402b20:	3e10      	subs	r6, #16
  402b22:	2e10      	cmp	r6, #16
  402b24:	f340 81da 	ble.w	402edc <_svfprintf_r+0xcd8>
  402b28:	3301      	adds	r3, #1
  402b2a:	3210      	adds	r2, #16
  402b2c:	2b07      	cmp	r3, #7
  402b2e:	9227      	str	r2, [sp, #156]	; 0x9c
  402b30:	9326      	str	r3, [sp, #152]	; 0x98
  402b32:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b36:	ddf1      	ble.n	402b1c <_svfprintf_r+0x918>
  402b38:	aa25      	add	r2, sp, #148	; 0x94
  402b3a:	4621      	mov	r1, r4
  402b3c:	4658      	mov	r0, fp
  402b3e:	f002 fccd 	bl	4054dc <__ssprint_r>
  402b42:	2800      	cmp	r0, #0
  402b44:	f47f ac30 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402b48:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b4c:	46c8      	mov	r8, r9
  402b4e:	e7e7      	b.n	402b20 <_svfprintf_r+0x91c>
  402b50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b52:	9a08      	ldr	r2, [sp, #32]
  402b54:	1a9f      	subs	r7, r3, r2
  402b56:	2f00      	cmp	r7, #0
  402b58:	f77f ace5 	ble.w	402526 <_svfprintf_r+0x322>
  402b5c:	2f10      	cmp	r7, #16
  402b5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b60:	4db6      	ldr	r5, [pc, #728]	; (402e3c <_svfprintf_r+0xc38>)
  402b62:	dd27      	ble.n	402bb4 <_svfprintf_r+0x9b0>
  402b64:	4642      	mov	r2, r8
  402b66:	4621      	mov	r1, r4
  402b68:	46b0      	mov	r8, r6
  402b6a:	f04f 0b10 	mov.w	fp, #16
  402b6e:	462e      	mov	r6, r5
  402b70:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b72:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402b74:	e004      	b.n	402b80 <_svfprintf_r+0x97c>
  402b76:	3f10      	subs	r7, #16
  402b78:	2f10      	cmp	r7, #16
  402b7a:	f102 0208 	add.w	r2, r2, #8
  402b7e:	dd15      	ble.n	402bac <_svfprintf_r+0x9a8>
  402b80:	3301      	adds	r3, #1
  402b82:	3110      	adds	r1, #16
  402b84:	2b07      	cmp	r3, #7
  402b86:	9127      	str	r1, [sp, #156]	; 0x9c
  402b88:	9326      	str	r3, [sp, #152]	; 0x98
  402b8a:	e882 0840 	stmia.w	r2, {r6, fp}
  402b8e:	ddf2      	ble.n	402b76 <_svfprintf_r+0x972>
  402b90:	aa25      	add	r2, sp, #148	; 0x94
  402b92:	4629      	mov	r1, r5
  402b94:	4620      	mov	r0, r4
  402b96:	f002 fca1 	bl	4054dc <__ssprint_r>
  402b9a:	2800      	cmp	r0, #0
  402b9c:	f47f ac04 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402ba0:	3f10      	subs	r7, #16
  402ba2:	2f10      	cmp	r7, #16
  402ba4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402ba6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ba8:	464a      	mov	r2, r9
  402baa:	dce9      	bgt.n	402b80 <_svfprintf_r+0x97c>
  402bac:	4635      	mov	r5, r6
  402bae:	460c      	mov	r4, r1
  402bb0:	4646      	mov	r6, r8
  402bb2:	4690      	mov	r8, r2
  402bb4:	3301      	adds	r3, #1
  402bb6:	443c      	add	r4, r7
  402bb8:	2b07      	cmp	r3, #7
  402bba:	9427      	str	r4, [sp, #156]	; 0x9c
  402bbc:	9326      	str	r3, [sp, #152]	; 0x98
  402bbe:	e888 00a0 	stmia.w	r8, {r5, r7}
  402bc2:	f300 8232 	bgt.w	40302a <_svfprintf_r+0xe26>
  402bc6:	f108 0808 	add.w	r8, r8, #8
  402bca:	e4ac      	b.n	402526 <_svfprintf_r+0x322>
  402bcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402bce:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bd0:	2b01      	cmp	r3, #1
  402bd2:	f340 81fe 	ble.w	402fd2 <_svfprintf_r+0xdce>
  402bd6:	3701      	adds	r7, #1
  402bd8:	3401      	adds	r4, #1
  402bda:	2301      	movs	r3, #1
  402bdc:	2f07      	cmp	r7, #7
  402bde:	9427      	str	r4, [sp, #156]	; 0x9c
  402be0:	9726      	str	r7, [sp, #152]	; 0x98
  402be2:	f8c8 6000 	str.w	r6, [r8]
  402be6:	f8c8 3004 	str.w	r3, [r8, #4]
  402bea:	f300 8203 	bgt.w	402ff4 <_svfprintf_r+0xdf0>
  402bee:	f108 0808 	add.w	r8, r8, #8
  402bf2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402bf4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402bf6:	f8c8 3000 	str.w	r3, [r8]
  402bfa:	3701      	adds	r7, #1
  402bfc:	4414      	add	r4, r2
  402bfe:	2f07      	cmp	r7, #7
  402c00:	9427      	str	r4, [sp, #156]	; 0x9c
  402c02:	9726      	str	r7, [sp, #152]	; 0x98
  402c04:	f8c8 2004 	str.w	r2, [r8, #4]
  402c08:	f300 8200 	bgt.w	40300c <_svfprintf_r+0xe08>
  402c0c:	f108 0808 	add.w	r8, r8, #8
  402c10:	a815      	add	r0, sp, #84	; 0x54
  402c12:	c80d      	ldmia	r0, {r0, r2, r3}
  402c14:	9914      	ldr	r1, [sp, #80]	; 0x50
  402c16:	f003 f92b 	bl	405e70 <__aeabi_dcmpeq>
  402c1a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c1c:	2800      	cmp	r0, #0
  402c1e:	f040 8101 	bne.w	402e24 <_svfprintf_r+0xc20>
  402c22:	3b01      	subs	r3, #1
  402c24:	3701      	adds	r7, #1
  402c26:	3601      	adds	r6, #1
  402c28:	441c      	add	r4, r3
  402c2a:	2f07      	cmp	r7, #7
  402c2c:	9726      	str	r7, [sp, #152]	; 0x98
  402c2e:	9427      	str	r4, [sp, #156]	; 0x9c
  402c30:	f8c8 6000 	str.w	r6, [r8]
  402c34:	f8c8 3004 	str.w	r3, [r8, #4]
  402c38:	f300 8127 	bgt.w	402e8a <_svfprintf_r+0xc86>
  402c3c:	f108 0808 	add.w	r8, r8, #8
  402c40:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402c42:	f8c8 2004 	str.w	r2, [r8, #4]
  402c46:	3701      	adds	r7, #1
  402c48:	4414      	add	r4, r2
  402c4a:	ab21      	add	r3, sp, #132	; 0x84
  402c4c:	2f07      	cmp	r7, #7
  402c4e:	9427      	str	r4, [sp, #156]	; 0x9c
  402c50:	9726      	str	r7, [sp, #152]	; 0x98
  402c52:	f8c8 3000 	str.w	r3, [r8]
  402c56:	f77f acb3 	ble.w	4025c0 <_svfprintf_r+0x3bc>
  402c5a:	aa25      	add	r2, sp, #148	; 0x94
  402c5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c60:	f002 fc3c 	bl	4054dc <__ssprint_r>
  402c64:	2800      	cmp	r0, #0
  402c66:	f47f ab9f 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402c6a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c6c:	46c8      	mov	r8, r9
  402c6e:	e4a9      	b.n	4025c4 <_svfprintf_r+0x3c0>
  402c70:	aa25      	add	r2, sp, #148	; 0x94
  402c72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c74:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c76:	f002 fc31 	bl	4054dc <__ssprint_r>
  402c7a:	2800      	cmp	r0, #0
  402c7c:	f43f aceb 	beq.w	402656 <_svfprintf_r+0x452>
  402c80:	f7ff bb92 	b.w	4023a8 <_svfprintf_r+0x1a4>
  402c84:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402c88:	2b01      	cmp	r3, #1
  402c8a:	f000 8134 	beq.w	402ef6 <_svfprintf_r+0xcf2>
  402c8e:	2b02      	cmp	r3, #2
  402c90:	d125      	bne.n	402cde <_svfprintf_r+0xada>
  402c92:	f8cd b01c 	str.w	fp, [sp, #28]
  402c96:	2400      	movs	r4, #0
  402c98:	2500      	movs	r5, #0
  402c9a:	e61e      	b.n	4028da <_svfprintf_r+0x6d6>
  402c9c:	aa25      	add	r2, sp, #148	; 0x94
  402c9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ca0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ca2:	f002 fc1b 	bl	4054dc <__ssprint_r>
  402ca6:	2800      	cmp	r0, #0
  402ca8:	f47f ab7e 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402cac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cae:	46c8      	mov	r8, r9
  402cb0:	e475      	b.n	40259e <_svfprintf_r+0x39a>
  402cb2:	aa25      	add	r2, sp, #148	; 0x94
  402cb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cb8:	f002 fc10 	bl	4054dc <__ssprint_r>
  402cbc:	2800      	cmp	r0, #0
  402cbe:	f47f ab73 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402cc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cc4:	46c8      	mov	r8, r9
  402cc6:	e41b      	b.n	402500 <_svfprintf_r+0x2fc>
  402cc8:	aa25      	add	r2, sp, #148	; 0x94
  402cca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ccc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cce:	f002 fc05 	bl	4054dc <__ssprint_r>
  402cd2:	2800      	cmp	r0, #0
  402cd4:	f47f ab68 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402cd8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cda:	46c8      	mov	r8, r9
  402cdc:	e420      	b.n	402520 <_svfprintf_r+0x31c>
  402cde:	f8cd b01c 	str.w	fp, [sp, #28]
  402ce2:	2400      	movs	r4, #0
  402ce4:	2500      	movs	r5, #0
  402ce6:	4649      	mov	r1, r9
  402ce8:	e000      	b.n	402cec <_svfprintf_r+0xae8>
  402cea:	4631      	mov	r1, r6
  402cec:	08e2      	lsrs	r2, r4, #3
  402cee:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402cf2:	08e8      	lsrs	r0, r5, #3
  402cf4:	f004 0307 	and.w	r3, r4, #7
  402cf8:	4605      	mov	r5, r0
  402cfa:	4614      	mov	r4, r2
  402cfc:	3330      	adds	r3, #48	; 0x30
  402cfe:	ea54 0205 	orrs.w	r2, r4, r5
  402d02:	f801 3c01 	strb.w	r3, [r1, #-1]
  402d06:	f101 36ff 	add.w	r6, r1, #4294967295
  402d0a:	d1ee      	bne.n	402cea <_svfprintf_r+0xae6>
  402d0c:	9a07      	ldr	r2, [sp, #28]
  402d0e:	07d2      	lsls	r2, r2, #31
  402d10:	f57f adf3 	bpl.w	4028fa <_svfprintf_r+0x6f6>
  402d14:	2b30      	cmp	r3, #48	; 0x30
  402d16:	f43f adf0 	beq.w	4028fa <_svfprintf_r+0x6f6>
  402d1a:	3902      	subs	r1, #2
  402d1c:	2330      	movs	r3, #48	; 0x30
  402d1e:	f806 3c01 	strb.w	r3, [r6, #-1]
  402d22:	eba9 0301 	sub.w	r3, r9, r1
  402d26:	930e      	str	r3, [sp, #56]	; 0x38
  402d28:	460e      	mov	r6, r1
  402d2a:	f7ff bb7b 	b.w	402424 <_svfprintf_r+0x220>
  402d2e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402d30:	2900      	cmp	r1, #0
  402d32:	f340 822e 	ble.w	403192 <_svfprintf_r+0xf8e>
  402d36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402d38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d3a:	4293      	cmp	r3, r2
  402d3c:	bfa8      	it	ge
  402d3e:	4613      	movge	r3, r2
  402d40:	2b00      	cmp	r3, #0
  402d42:	461f      	mov	r7, r3
  402d44:	dd0d      	ble.n	402d62 <_svfprintf_r+0xb5e>
  402d46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d48:	f8c8 6000 	str.w	r6, [r8]
  402d4c:	3301      	adds	r3, #1
  402d4e:	443c      	add	r4, r7
  402d50:	2b07      	cmp	r3, #7
  402d52:	9427      	str	r4, [sp, #156]	; 0x9c
  402d54:	f8c8 7004 	str.w	r7, [r8, #4]
  402d58:	9326      	str	r3, [sp, #152]	; 0x98
  402d5a:	f300 831f 	bgt.w	40339c <_svfprintf_r+0x1198>
  402d5e:	f108 0808 	add.w	r8, r8, #8
  402d62:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402d64:	2f00      	cmp	r7, #0
  402d66:	bfa8      	it	ge
  402d68:	1bdb      	subge	r3, r3, r7
  402d6a:	2b00      	cmp	r3, #0
  402d6c:	461f      	mov	r7, r3
  402d6e:	f340 80d6 	ble.w	402f1e <_svfprintf_r+0xd1a>
  402d72:	2f10      	cmp	r7, #16
  402d74:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d76:	4d31      	ldr	r5, [pc, #196]	; (402e3c <_svfprintf_r+0xc38>)
  402d78:	f340 81ed 	ble.w	403156 <_svfprintf_r+0xf52>
  402d7c:	4642      	mov	r2, r8
  402d7e:	4621      	mov	r1, r4
  402d80:	46b0      	mov	r8, r6
  402d82:	f04f 0b10 	mov.w	fp, #16
  402d86:	462e      	mov	r6, r5
  402d88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402d8c:	e004      	b.n	402d98 <_svfprintf_r+0xb94>
  402d8e:	3208      	adds	r2, #8
  402d90:	3f10      	subs	r7, #16
  402d92:	2f10      	cmp	r7, #16
  402d94:	f340 81db 	ble.w	40314e <_svfprintf_r+0xf4a>
  402d98:	3301      	adds	r3, #1
  402d9a:	3110      	adds	r1, #16
  402d9c:	2b07      	cmp	r3, #7
  402d9e:	9127      	str	r1, [sp, #156]	; 0x9c
  402da0:	9326      	str	r3, [sp, #152]	; 0x98
  402da2:	e882 0840 	stmia.w	r2, {r6, fp}
  402da6:	ddf2      	ble.n	402d8e <_svfprintf_r+0xb8a>
  402da8:	aa25      	add	r2, sp, #148	; 0x94
  402daa:	4629      	mov	r1, r5
  402dac:	4620      	mov	r0, r4
  402dae:	f002 fb95 	bl	4054dc <__ssprint_r>
  402db2:	2800      	cmp	r0, #0
  402db4:	f47f aaf8 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402db8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402dba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dbc:	464a      	mov	r2, r9
  402dbe:	e7e7      	b.n	402d90 <_svfprintf_r+0xb8c>
  402dc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402dc2:	930e      	str	r3, [sp, #56]	; 0x38
  402dc4:	464e      	mov	r6, r9
  402dc6:	f7ff bb2d 	b.w	402424 <_svfprintf_r+0x220>
  402dca:	2d00      	cmp	r5, #0
  402dcc:	bf08      	it	eq
  402dce:	2c0a      	cmpeq	r4, #10
  402dd0:	f0c0 808f 	bcc.w	402ef2 <_svfprintf_r+0xcee>
  402dd4:	464e      	mov	r6, r9
  402dd6:	4620      	mov	r0, r4
  402dd8:	4629      	mov	r1, r5
  402dda:	220a      	movs	r2, #10
  402ddc:	2300      	movs	r3, #0
  402dde:	f003 f8b7 	bl	405f50 <__aeabi_uldivmod>
  402de2:	3230      	adds	r2, #48	; 0x30
  402de4:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402de8:	4620      	mov	r0, r4
  402dea:	4629      	mov	r1, r5
  402dec:	2300      	movs	r3, #0
  402dee:	220a      	movs	r2, #10
  402df0:	f003 f8ae 	bl	405f50 <__aeabi_uldivmod>
  402df4:	4604      	mov	r4, r0
  402df6:	460d      	mov	r5, r1
  402df8:	ea54 0305 	orrs.w	r3, r4, r5
  402dfc:	d1eb      	bne.n	402dd6 <_svfprintf_r+0xbd2>
  402dfe:	eba9 0306 	sub.w	r3, r9, r6
  402e02:	930e      	str	r3, [sp, #56]	; 0x38
  402e04:	f7ff bb0e 	b.w	402424 <_svfprintf_r+0x220>
  402e08:	aa25      	add	r2, sp, #148	; 0x94
  402e0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e0c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e0e:	f002 fb65 	bl	4054dc <__ssprint_r>
  402e12:	2800      	cmp	r0, #0
  402e14:	f47f aac8 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402e18:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402e1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e1e:	46c8      	mov	r8, r9
  402e20:	f7ff bb5e 	b.w	4024e0 <_svfprintf_r+0x2dc>
  402e24:	1e5e      	subs	r6, r3, #1
  402e26:	2e00      	cmp	r6, #0
  402e28:	f77f af0a 	ble.w	402c40 <_svfprintf_r+0xa3c>
  402e2c:	2e10      	cmp	r6, #16
  402e2e:	4d03      	ldr	r5, [pc, #12]	; (402e3c <_svfprintf_r+0xc38>)
  402e30:	dd22      	ble.n	402e78 <_svfprintf_r+0xc74>
  402e32:	4622      	mov	r2, r4
  402e34:	f04f 0b10 	mov.w	fp, #16
  402e38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402e3a:	e006      	b.n	402e4a <_svfprintf_r+0xc46>
  402e3c:	00406d0c 	.word	0x00406d0c
  402e40:	3e10      	subs	r6, #16
  402e42:	2e10      	cmp	r6, #16
  402e44:	f108 0808 	add.w	r8, r8, #8
  402e48:	dd15      	ble.n	402e76 <_svfprintf_r+0xc72>
  402e4a:	3701      	adds	r7, #1
  402e4c:	3210      	adds	r2, #16
  402e4e:	2f07      	cmp	r7, #7
  402e50:	9227      	str	r2, [sp, #156]	; 0x9c
  402e52:	9726      	str	r7, [sp, #152]	; 0x98
  402e54:	e888 0820 	stmia.w	r8, {r5, fp}
  402e58:	ddf2      	ble.n	402e40 <_svfprintf_r+0xc3c>
  402e5a:	aa25      	add	r2, sp, #148	; 0x94
  402e5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e5e:	4620      	mov	r0, r4
  402e60:	f002 fb3c 	bl	4054dc <__ssprint_r>
  402e64:	2800      	cmp	r0, #0
  402e66:	f47f aa9f 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402e6a:	3e10      	subs	r6, #16
  402e6c:	2e10      	cmp	r6, #16
  402e6e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e70:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e72:	46c8      	mov	r8, r9
  402e74:	dce9      	bgt.n	402e4a <_svfprintf_r+0xc46>
  402e76:	4614      	mov	r4, r2
  402e78:	3701      	adds	r7, #1
  402e7a:	4434      	add	r4, r6
  402e7c:	2f07      	cmp	r7, #7
  402e7e:	9427      	str	r4, [sp, #156]	; 0x9c
  402e80:	9726      	str	r7, [sp, #152]	; 0x98
  402e82:	e888 0060 	stmia.w	r8, {r5, r6}
  402e86:	f77f aed9 	ble.w	402c3c <_svfprintf_r+0xa38>
  402e8a:	aa25      	add	r2, sp, #148	; 0x94
  402e8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e90:	f002 fb24 	bl	4054dc <__ssprint_r>
  402e94:	2800      	cmp	r0, #0
  402e96:	f47f aa87 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402e9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e9c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e9e:	46c8      	mov	r8, r9
  402ea0:	e6ce      	b.n	402c40 <_svfprintf_r+0xa3c>
  402ea2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ea4:	6814      	ldr	r4, [r2, #0]
  402ea6:	4613      	mov	r3, r2
  402ea8:	3304      	adds	r3, #4
  402eaa:	17e5      	asrs	r5, r4, #31
  402eac:	930f      	str	r3, [sp, #60]	; 0x3c
  402eae:	4622      	mov	r2, r4
  402eb0:	462b      	mov	r3, r5
  402eb2:	e4fa      	b.n	4028aa <_svfprintf_r+0x6a6>
  402eb4:	3204      	adds	r2, #4
  402eb6:	681c      	ldr	r4, [r3, #0]
  402eb8:	920f      	str	r2, [sp, #60]	; 0x3c
  402eba:	2301      	movs	r3, #1
  402ebc:	2500      	movs	r5, #0
  402ebe:	f7ff ba94 	b.w	4023ea <_svfprintf_r+0x1e6>
  402ec2:	681c      	ldr	r4, [r3, #0]
  402ec4:	3304      	adds	r3, #4
  402ec6:	930f      	str	r3, [sp, #60]	; 0x3c
  402ec8:	2500      	movs	r5, #0
  402eca:	e421      	b.n	402710 <_svfprintf_r+0x50c>
  402ecc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402ece:	460a      	mov	r2, r1
  402ed0:	3204      	adds	r2, #4
  402ed2:	680c      	ldr	r4, [r1, #0]
  402ed4:	920f      	str	r2, [sp, #60]	; 0x3c
  402ed6:	2500      	movs	r5, #0
  402ed8:	f7ff ba87 	b.w	4023ea <_svfprintf_r+0x1e6>
  402edc:	4614      	mov	r4, r2
  402ede:	3301      	adds	r3, #1
  402ee0:	4434      	add	r4, r6
  402ee2:	2b07      	cmp	r3, #7
  402ee4:	9427      	str	r4, [sp, #156]	; 0x9c
  402ee6:	9326      	str	r3, [sp, #152]	; 0x98
  402ee8:	e888 0060 	stmia.w	r8, {r5, r6}
  402eec:	f77f ab68 	ble.w	4025c0 <_svfprintf_r+0x3bc>
  402ef0:	e6b3      	b.n	402c5a <_svfprintf_r+0xa56>
  402ef2:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402ef6:	f8cd b01c 	str.w	fp, [sp, #28]
  402efa:	ae42      	add	r6, sp, #264	; 0x108
  402efc:	3430      	adds	r4, #48	; 0x30
  402efe:	2301      	movs	r3, #1
  402f00:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402f04:	930e      	str	r3, [sp, #56]	; 0x38
  402f06:	f7ff ba8d 	b.w	402424 <_svfprintf_r+0x220>
  402f0a:	aa25      	add	r2, sp, #148	; 0x94
  402f0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f10:	f002 fae4 	bl	4054dc <__ssprint_r>
  402f14:	2800      	cmp	r0, #0
  402f16:	f47f aa47 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402f1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f1c:	46c8      	mov	r8, r9
  402f1e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402f20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f22:	429a      	cmp	r2, r3
  402f24:	db44      	blt.n	402fb0 <_svfprintf_r+0xdac>
  402f26:	9b07      	ldr	r3, [sp, #28]
  402f28:	07d9      	lsls	r1, r3, #31
  402f2a:	d441      	bmi.n	402fb0 <_svfprintf_r+0xdac>
  402f2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f2e:	9812      	ldr	r0, [sp, #72]	; 0x48
  402f30:	1a9a      	subs	r2, r3, r2
  402f32:	1a1d      	subs	r5, r3, r0
  402f34:	4295      	cmp	r5, r2
  402f36:	bfa8      	it	ge
  402f38:	4615      	movge	r5, r2
  402f3a:	2d00      	cmp	r5, #0
  402f3c:	dd0e      	ble.n	402f5c <_svfprintf_r+0xd58>
  402f3e:	9926      	ldr	r1, [sp, #152]	; 0x98
  402f40:	f8c8 5004 	str.w	r5, [r8, #4]
  402f44:	3101      	adds	r1, #1
  402f46:	4406      	add	r6, r0
  402f48:	442c      	add	r4, r5
  402f4a:	2907      	cmp	r1, #7
  402f4c:	f8c8 6000 	str.w	r6, [r8]
  402f50:	9427      	str	r4, [sp, #156]	; 0x9c
  402f52:	9126      	str	r1, [sp, #152]	; 0x98
  402f54:	f300 823b 	bgt.w	4033ce <_svfprintf_r+0x11ca>
  402f58:	f108 0808 	add.w	r8, r8, #8
  402f5c:	2d00      	cmp	r5, #0
  402f5e:	bfac      	ite	ge
  402f60:	1b56      	subge	r6, r2, r5
  402f62:	4616      	movlt	r6, r2
  402f64:	2e00      	cmp	r6, #0
  402f66:	f77f ab2d 	ble.w	4025c4 <_svfprintf_r+0x3c0>
  402f6a:	2e10      	cmp	r6, #16
  402f6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f6e:	4db0      	ldr	r5, [pc, #704]	; (403230 <_svfprintf_r+0x102c>)
  402f70:	ddb5      	ble.n	402ede <_svfprintf_r+0xcda>
  402f72:	4622      	mov	r2, r4
  402f74:	2710      	movs	r7, #16
  402f76:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402f7a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402f7c:	e004      	b.n	402f88 <_svfprintf_r+0xd84>
  402f7e:	f108 0808 	add.w	r8, r8, #8
  402f82:	3e10      	subs	r6, #16
  402f84:	2e10      	cmp	r6, #16
  402f86:	dda9      	ble.n	402edc <_svfprintf_r+0xcd8>
  402f88:	3301      	adds	r3, #1
  402f8a:	3210      	adds	r2, #16
  402f8c:	2b07      	cmp	r3, #7
  402f8e:	9227      	str	r2, [sp, #156]	; 0x9c
  402f90:	9326      	str	r3, [sp, #152]	; 0x98
  402f92:	e888 00a0 	stmia.w	r8, {r5, r7}
  402f96:	ddf2      	ble.n	402f7e <_svfprintf_r+0xd7a>
  402f98:	aa25      	add	r2, sp, #148	; 0x94
  402f9a:	4621      	mov	r1, r4
  402f9c:	4658      	mov	r0, fp
  402f9e:	f002 fa9d 	bl	4054dc <__ssprint_r>
  402fa2:	2800      	cmp	r0, #0
  402fa4:	f47f aa00 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  402fa8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402faa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fac:	46c8      	mov	r8, r9
  402fae:	e7e8      	b.n	402f82 <_svfprintf_r+0xd7e>
  402fb0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fb2:	9819      	ldr	r0, [sp, #100]	; 0x64
  402fb4:	991a      	ldr	r1, [sp, #104]	; 0x68
  402fb6:	f8c8 1000 	str.w	r1, [r8]
  402fba:	3301      	adds	r3, #1
  402fbc:	4404      	add	r4, r0
  402fbe:	2b07      	cmp	r3, #7
  402fc0:	9427      	str	r4, [sp, #156]	; 0x9c
  402fc2:	f8c8 0004 	str.w	r0, [r8, #4]
  402fc6:	9326      	str	r3, [sp, #152]	; 0x98
  402fc8:	f300 81f5 	bgt.w	4033b6 <_svfprintf_r+0x11b2>
  402fcc:	f108 0808 	add.w	r8, r8, #8
  402fd0:	e7ac      	b.n	402f2c <_svfprintf_r+0xd28>
  402fd2:	9b07      	ldr	r3, [sp, #28]
  402fd4:	07da      	lsls	r2, r3, #31
  402fd6:	f53f adfe 	bmi.w	402bd6 <_svfprintf_r+0x9d2>
  402fda:	3701      	adds	r7, #1
  402fdc:	3401      	adds	r4, #1
  402fde:	2301      	movs	r3, #1
  402fe0:	2f07      	cmp	r7, #7
  402fe2:	9427      	str	r4, [sp, #156]	; 0x9c
  402fe4:	9726      	str	r7, [sp, #152]	; 0x98
  402fe6:	f8c8 6000 	str.w	r6, [r8]
  402fea:	f8c8 3004 	str.w	r3, [r8, #4]
  402fee:	f77f ae25 	ble.w	402c3c <_svfprintf_r+0xa38>
  402ff2:	e74a      	b.n	402e8a <_svfprintf_r+0xc86>
  402ff4:	aa25      	add	r2, sp, #148	; 0x94
  402ff6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ff8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ffa:	f002 fa6f 	bl	4054dc <__ssprint_r>
  402ffe:	2800      	cmp	r0, #0
  403000:	f47f a9d2 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  403004:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403006:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403008:	46c8      	mov	r8, r9
  40300a:	e5f2      	b.n	402bf2 <_svfprintf_r+0x9ee>
  40300c:	aa25      	add	r2, sp, #148	; 0x94
  40300e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403010:	980c      	ldr	r0, [sp, #48]	; 0x30
  403012:	f002 fa63 	bl	4054dc <__ssprint_r>
  403016:	2800      	cmp	r0, #0
  403018:	f47f a9c6 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  40301c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40301e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403020:	46c8      	mov	r8, r9
  403022:	e5f5      	b.n	402c10 <_svfprintf_r+0xa0c>
  403024:	464e      	mov	r6, r9
  403026:	f7ff b9fd 	b.w	402424 <_svfprintf_r+0x220>
  40302a:	aa25      	add	r2, sp, #148	; 0x94
  40302c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40302e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403030:	f002 fa54 	bl	4054dc <__ssprint_r>
  403034:	2800      	cmp	r0, #0
  403036:	f47f a9b7 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  40303a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40303c:	46c8      	mov	r8, r9
  40303e:	f7ff ba72 	b.w	402526 <_svfprintf_r+0x322>
  403042:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403044:	4622      	mov	r2, r4
  403046:	4620      	mov	r0, r4
  403048:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40304a:	4623      	mov	r3, r4
  40304c:	4621      	mov	r1, r4
  40304e:	f002 ff41 	bl	405ed4 <__aeabi_dcmpun>
  403052:	2800      	cmp	r0, #0
  403054:	f040 8286 	bne.w	403564 <_svfprintf_r+0x1360>
  403058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40305a:	3301      	adds	r3, #1
  40305c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40305e:	f023 0320 	bic.w	r3, r3, #32
  403062:	930e      	str	r3, [sp, #56]	; 0x38
  403064:	f000 81e2 	beq.w	40342c <_svfprintf_r+0x1228>
  403068:	2b47      	cmp	r3, #71	; 0x47
  40306a:	f000 811e 	beq.w	4032aa <_svfprintf_r+0x10a6>
  40306e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403072:	9307      	str	r3, [sp, #28]
  403074:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403076:	1e1f      	subs	r7, r3, #0
  403078:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40307a:	9308      	str	r3, [sp, #32]
  40307c:	bfbb      	ittet	lt
  40307e:	463b      	movlt	r3, r7
  403080:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403084:	2300      	movge	r3, #0
  403086:	232d      	movlt	r3, #45	; 0x2d
  403088:	9310      	str	r3, [sp, #64]	; 0x40
  40308a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40308c:	2b66      	cmp	r3, #102	; 0x66
  40308e:	f000 81bb 	beq.w	403408 <_svfprintf_r+0x1204>
  403092:	2b46      	cmp	r3, #70	; 0x46
  403094:	f000 80df 	beq.w	403256 <_svfprintf_r+0x1052>
  403098:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40309a:	9a08      	ldr	r2, [sp, #32]
  40309c:	2b45      	cmp	r3, #69	; 0x45
  40309e:	bf0c      	ite	eq
  4030a0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4030a2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4030a4:	a823      	add	r0, sp, #140	; 0x8c
  4030a6:	a920      	add	r1, sp, #128	; 0x80
  4030a8:	bf08      	it	eq
  4030aa:	1c5d      	addeq	r5, r3, #1
  4030ac:	9004      	str	r0, [sp, #16]
  4030ae:	9103      	str	r1, [sp, #12]
  4030b0:	a81f      	add	r0, sp, #124	; 0x7c
  4030b2:	2102      	movs	r1, #2
  4030b4:	463b      	mov	r3, r7
  4030b6:	9002      	str	r0, [sp, #8]
  4030b8:	9501      	str	r5, [sp, #4]
  4030ba:	9100      	str	r1, [sp, #0]
  4030bc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030be:	f000 fb73 	bl	4037a8 <_dtoa_r>
  4030c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030c4:	2b67      	cmp	r3, #103	; 0x67
  4030c6:	4606      	mov	r6, r0
  4030c8:	f040 81e0 	bne.w	40348c <_svfprintf_r+0x1288>
  4030cc:	f01b 0f01 	tst.w	fp, #1
  4030d0:	f000 8246 	beq.w	403560 <_svfprintf_r+0x135c>
  4030d4:	1974      	adds	r4, r6, r5
  4030d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4030d8:	9808      	ldr	r0, [sp, #32]
  4030da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4030dc:	4639      	mov	r1, r7
  4030de:	f002 fec7 	bl	405e70 <__aeabi_dcmpeq>
  4030e2:	2800      	cmp	r0, #0
  4030e4:	f040 8165 	bne.w	4033b2 <_svfprintf_r+0x11ae>
  4030e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030ea:	42a3      	cmp	r3, r4
  4030ec:	d206      	bcs.n	4030fc <_svfprintf_r+0xef8>
  4030ee:	2130      	movs	r1, #48	; 0x30
  4030f0:	1c5a      	adds	r2, r3, #1
  4030f2:	9223      	str	r2, [sp, #140]	; 0x8c
  4030f4:	7019      	strb	r1, [r3, #0]
  4030f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030f8:	429c      	cmp	r4, r3
  4030fa:	d8f9      	bhi.n	4030f0 <_svfprintf_r+0xeec>
  4030fc:	1b9b      	subs	r3, r3, r6
  4030fe:	9313      	str	r3, [sp, #76]	; 0x4c
  403100:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403102:	2b47      	cmp	r3, #71	; 0x47
  403104:	f000 80e9 	beq.w	4032da <_svfprintf_r+0x10d6>
  403108:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40310a:	2b65      	cmp	r3, #101	; 0x65
  40310c:	f340 81cd 	ble.w	4034aa <_svfprintf_r+0x12a6>
  403110:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403112:	2b66      	cmp	r3, #102	; 0x66
  403114:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403116:	9312      	str	r3, [sp, #72]	; 0x48
  403118:	f000 819e 	beq.w	403458 <_svfprintf_r+0x1254>
  40311c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40311e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403120:	4619      	mov	r1, r3
  403122:	4291      	cmp	r1, r2
  403124:	f300 818a 	bgt.w	40343c <_svfprintf_r+0x1238>
  403128:	f01b 0f01 	tst.w	fp, #1
  40312c:	f040 8213 	bne.w	403556 <_svfprintf_r+0x1352>
  403130:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403134:	9308      	str	r3, [sp, #32]
  403136:	2367      	movs	r3, #103	; 0x67
  403138:	920e      	str	r2, [sp, #56]	; 0x38
  40313a:	9311      	str	r3, [sp, #68]	; 0x44
  40313c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40313e:	2b00      	cmp	r3, #0
  403140:	f040 80c4 	bne.w	4032cc <_svfprintf_r+0x10c8>
  403144:	930a      	str	r3, [sp, #40]	; 0x28
  403146:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40314a:	f7ff b973 	b.w	402434 <_svfprintf_r+0x230>
  40314e:	4635      	mov	r5, r6
  403150:	460c      	mov	r4, r1
  403152:	4646      	mov	r6, r8
  403154:	4690      	mov	r8, r2
  403156:	3301      	adds	r3, #1
  403158:	443c      	add	r4, r7
  40315a:	2b07      	cmp	r3, #7
  40315c:	9427      	str	r4, [sp, #156]	; 0x9c
  40315e:	9326      	str	r3, [sp, #152]	; 0x98
  403160:	e888 00a0 	stmia.w	r8, {r5, r7}
  403164:	f73f aed1 	bgt.w	402f0a <_svfprintf_r+0xd06>
  403168:	f108 0808 	add.w	r8, r8, #8
  40316c:	e6d7      	b.n	402f1e <_svfprintf_r+0xd1a>
  40316e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403170:	6813      	ldr	r3, [r2, #0]
  403172:	3204      	adds	r2, #4
  403174:	920f      	str	r2, [sp, #60]	; 0x3c
  403176:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403178:	601a      	str	r2, [r3, #0]
  40317a:	f7ff b86a 	b.w	402252 <_svfprintf_r+0x4e>
  40317e:	aa25      	add	r2, sp, #148	; 0x94
  403180:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403182:	980c      	ldr	r0, [sp, #48]	; 0x30
  403184:	f002 f9aa 	bl	4054dc <__ssprint_r>
  403188:	2800      	cmp	r0, #0
  40318a:	f47f a90d 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  40318e:	46c8      	mov	r8, r9
  403190:	e48d      	b.n	402aae <_svfprintf_r+0x8aa>
  403192:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403194:	4a27      	ldr	r2, [pc, #156]	; (403234 <_svfprintf_r+0x1030>)
  403196:	f8c8 2000 	str.w	r2, [r8]
  40319a:	3301      	adds	r3, #1
  40319c:	3401      	adds	r4, #1
  40319e:	2201      	movs	r2, #1
  4031a0:	2b07      	cmp	r3, #7
  4031a2:	9427      	str	r4, [sp, #156]	; 0x9c
  4031a4:	9326      	str	r3, [sp, #152]	; 0x98
  4031a6:	f8c8 2004 	str.w	r2, [r8, #4]
  4031aa:	dc72      	bgt.n	403292 <_svfprintf_r+0x108e>
  4031ac:	f108 0808 	add.w	r8, r8, #8
  4031b0:	b929      	cbnz	r1, 4031be <_svfprintf_r+0xfba>
  4031b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4031b4:	b91b      	cbnz	r3, 4031be <_svfprintf_r+0xfba>
  4031b6:	9b07      	ldr	r3, [sp, #28]
  4031b8:	07d8      	lsls	r0, r3, #31
  4031ba:	f57f aa03 	bpl.w	4025c4 <_svfprintf_r+0x3c0>
  4031be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031c0:	9819      	ldr	r0, [sp, #100]	; 0x64
  4031c2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4031c4:	f8c8 2000 	str.w	r2, [r8]
  4031c8:	3301      	adds	r3, #1
  4031ca:	4602      	mov	r2, r0
  4031cc:	4422      	add	r2, r4
  4031ce:	2b07      	cmp	r3, #7
  4031d0:	9227      	str	r2, [sp, #156]	; 0x9c
  4031d2:	f8c8 0004 	str.w	r0, [r8, #4]
  4031d6:	9326      	str	r3, [sp, #152]	; 0x98
  4031d8:	f300 818d 	bgt.w	4034f6 <_svfprintf_r+0x12f2>
  4031dc:	f108 0808 	add.w	r8, r8, #8
  4031e0:	2900      	cmp	r1, #0
  4031e2:	f2c0 8165 	blt.w	4034b0 <_svfprintf_r+0x12ac>
  4031e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4031e8:	f8c8 6000 	str.w	r6, [r8]
  4031ec:	3301      	adds	r3, #1
  4031ee:	188c      	adds	r4, r1, r2
  4031f0:	2b07      	cmp	r3, #7
  4031f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4031f4:	9326      	str	r3, [sp, #152]	; 0x98
  4031f6:	f8c8 1004 	str.w	r1, [r8, #4]
  4031fa:	f77f a9e1 	ble.w	4025c0 <_svfprintf_r+0x3bc>
  4031fe:	e52c      	b.n	402c5a <_svfprintf_r+0xa56>
  403200:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403202:	9909      	ldr	r1, [sp, #36]	; 0x24
  403204:	6813      	ldr	r3, [r2, #0]
  403206:	17cd      	asrs	r5, r1, #31
  403208:	4608      	mov	r0, r1
  40320a:	3204      	adds	r2, #4
  40320c:	4629      	mov	r1, r5
  40320e:	920f      	str	r2, [sp, #60]	; 0x3c
  403210:	e9c3 0100 	strd	r0, r1, [r3]
  403214:	f7ff b81d 	b.w	402252 <_svfprintf_r+0x4e>
  403218:	aa25      	add	r2, sp, #148	; 0x94
  40321a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40321c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40321e:	f002 f95d 	bl	4054dc <__ssprint_r>
  403222:	2800      	cmp	r0, #0
  403224:	f47f a8c0 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  403228:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40322a:	46c8      	mov	r8, r9
  40322c:	e458      	b.n	402ae0 <_svfprintf_r+0x8dc>
  40322e:	bf00      	nop
  403230:	00406d0c 	.word	0x00406d0c
  403234:	00406cf8 	.word	0x00406cf8
  403238:	2140      	movs	r1, #64	; 0x40
  40323a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40323c:	f001 fa0a 	bl	404654 <_malloc_r>
  403240:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403242:	6010      	str	r0, [r2, #0]
  403244:	6110      	str	r0, [r2, #16]
  403246:	2800      	cmp	r0, #0
  403248:	f000 81f2 	beq.w	403630 <_svfprintf_r+0x142c>
  40324c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40324e:	2340      	movs	r3, #64	; 0x40
  403250:	6153      	str	r3, [r2, #20]
  403252:	f7fe bfee 	b.w	402232 <_svfprintf_r+0x2e>
  403256:	a823      	add	r0, sp, #140	; 0x8c
  403258:	a920      	add	r1, sp, #128	; 0x80
  40325a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40325c:	9004      	str	r0, [sp, #16]
  40325e:	9103      	str	r1, [sp, #12]
  403260:	a81f      	add	r0, sp, #124	; 0x7c
  403262:	2103      	movs	r1, #3
  403264:	9002      	str	r0, [sp, #8]
  403266:	9a08      	ldr	r2, [sp, #32]
  403268:	9401      	str	r4, [sp, #4]
  40326a:	463b      	mov	r3, r7
  40326c:	9100      	str	r1, [sp, #0]
  40326e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403270:	f000 fa9a 	bl	4037a8 <_dtoa_r>
  403274:	4625      	mov	r5, r4
  403276:	4606      	mov	r6, r0
  403278:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40327a:	2b46      	cmp	r3, #70	; 0x46
  40327c:	eb06 0405 	add.w	r4, r6, r5
  403280:	f47f af29 	bne.w	4030d6 <_svfprintf_r+0xed2>
  403284:	7833      	ldrb	r3, [r6, #0]
  403286:	2b30      	cmp	r3, #48	; 0x30
  403288:	f000 8178 	beq.w	40357c <_svfprintf_r+0x1378>
  40328c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40328e:	442c      	add	r4, r5
  403290:	e721      	b.n	4030d6 <_svfprintf_r+0xed2>
  403292:	aa25      	add	r2, sp, #148	; 0x94
  403294:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403296:	980c      	ldr	r0, [sp, #48]	; 0x30
  403298:	f002 f920 	bl	4054dc <__ssprint_r>
  40329c:	2800      	cmp	r0, #0
  40329e:	f47f a883 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  4032a2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4032a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032a6:	46c8      	mov	r8, r9
  4032a8:	e782      	b.n	4031b0 <_svfprintf_r+0xfac>
  4032aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032ac:	2b00      	cmp	r3, #0
  4032ae:	bf08      	it	eq
  4032b0:	2301      	moveq	r3, #1
  4032b2:	930a      	str	r3, [sp, #40]	; 0x28
  4032b4:	e6db      	b.n	40306e <_svfprintf_r+0xe6a>
  4032b6:	4630      	mov	r0, r6
  4032b8:	940a      	str	r4, [sp, #40]	; 0x28
  4032ba:	f002 f8a1 	bl	405400 <strlen>
  4032be:	950f      	str	r5, [sp, #60]	; 0x3c
  4032c0:	900e      	str	r0, [sp, #56]	; 0x38
  4032c2:	f8cd b01c 	str.w	fp, [sp, #28]
  4032c6:	4603      	mov	r3, r0
  4032c8:	f7ff b9f9 	b.w	4026be <_svfprintf_r+0x4ba>
  4032cc:	272d      	movs	r7, #45	; 0x2d
  4032ce:	2300      	movs	r3, #0
  4032d0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4032d4:	930a      	str	r3, [sp, #40]	; 0x28
  4032d6:	f7ff b8ae 	b.w	402436 <_svfprintf_r+0x232>
  4032da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4032dc:	9312      	str	r3, [sp, #72]	; 0x48
  4032de:	461a      	mov	r2, r3
  4032e0:	3303      	adds	r3, #3
  4032e2:	db04      	blt.n	4032ee <_svfprintf_r+0x10ea>
  4032e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032e6:	4619      	mov	r1, r3
  4032e8:	4291      	cmp	r1, r2
  4032ea:	f6bf af17 	bge.w	40311c <_svfprintf_r+0xf18>
  4032ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032f0:	3b02      	subs	r3, #2
  4032f2:	9311      	str	r3, [sp, #68]	; 0x44
  4032f4:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4032f8:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4032fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032fe:	3b01      	subs	r3, #1
  403300:	2b00      	cmp	r3, #0
  403302:	931f      	str	r3, [sp, #124]	; 0x7c
  403304:	bfbd      	ittte	lt
  403306:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403308:	f1c3 0301 	rsblt	r3, r3, #1
  40330c:	222d      	movlt	r2, #45	; 0x2d
  40330e:	222b      	movge	r2, #43	; 0x2b
  403310:	2b09      	cmp	r3, #9
  403312:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403316:	f340 8116 	ble.w	403546 <_svfprintf_r+0x1342>
  40331a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40331e:	4620      	mov	r0, r4
  403320:	4dab      	ldr	r5, [pc, #684]	; (4035d0 <_svfprintf_r+0x13cc>)
  403322:	e000      	b.n	403326 <_svfprintf_r+0x1122>
  403324:	4610      	mov	r0, r2
  403326:	fb85 1203 	smull	r1, r2, r5, r3
  40332a:	17d9      	asrs	r1, r3, #31
  40332c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403330:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403334:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403338:	3230      	adds	r2, #48	; 0x30
  40333a:	2909      	cmp	r1, #9
  40333c:	f800 2c01 	strb.w	r2, [r0, #-1]
  403340:	460b      	mov	r3, r1
  403342:	f100 32ff 	add.w	r2, r0, #4294967295
  403346:	dced      	bgt.n	403324 <_svfprintf_r+0x1120>
  403348:	3330      	adds	r3, #48	; 0x30
  40334a:	3802      	subs	r0, #2
  40334c:	b2d9      	uxtb	r1, r3
  40334e:	4284      	cmp	r4, r0
  403350:	f802 1c01 	strb.w	r1, [r2, #-1]
  403354:	f240 8165 	bls.w	403622 <_svfprintf_r+0x141e>
  403358:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  40335c:	4613      	mov	r3, r2
  40335e:	e001      	b.n	403364 <_svfprintf_r+0x1160>
  403360:	f813 1b01 	ldrb.w	r1, [r3], #1
  403364:	f800 1b01 	strb.w	r1, [r0], #1
  403368:	42a3      	cmp	r3, r4
  40336a:	d1f9      	bne.n	403360 <_svfprintf_r+0x115c>
  40336c:	3301      	adds	r3, #1
  40336e:	1a9b      	subs	r3, r3, r2
  403370:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403374:	4413      	add	r3, r2
  403376:	aa21      	add	r2, sp, #132	; 0x84
  403378:	1a9b      	subs	r3, r3, r2
  40337a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40337c:	931b      	str	r3, [sp, #108]	; 0x6c
  40337e:	2a01      	cmp	r2, #1
  403380:	4413      	add	r3, r2
  403382:	930e      	str	r3, [sp, #56]	; 0x38
  403384:	f340 8119 	ble.w	4035ba <_svfprintf_r+0x13b6>
  403388:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40338a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40338c:	4413      	add	r3, r2
  40338e:	930e      	str	r3, [sp, #56]	; 0x38
  403390:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403394:	9308      	str	r3, [sp, #32]
  403396:	2300      	movs	r3, #0
  403398:	9312      	str	r3, [sp, #72]	; 0x48
  40339a:	e6cf      	b.n	40313c <_svfprintf_r+0xf38>
  40339c:	aa25      	add	r2, sp, #148	; 0x94
  40339e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033a2:	f002 f89b 	bl	4054dc <__ssprint_r>
  4033a6:	2800      	cmp	r0, #0
  4033a8:	f47e affe 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  4033ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033ae:	46c8      	mov	r8, r9
  4033b0:	e4d7      	b.n	402d62 <_svfprintf_r+0xb5e>
  4033b2:	4623      	mov	r3, r4
  4033b4:	e6a2      	b.n	4030fc <_svfprintf_r+0xef8>
  4033b6:	aa25      	add	r2, sp, #148	; 0x94
  4033b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033ba:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033bc:	f002 f88e 	bl	4054dc <__ssprint_r>
  4033c0:	2800      	cmp	r0, #0
  4033c2:	f47e aff1 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  4033c6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4033c8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033ca:	46c8      	mov	r8, r9
  4033cc:	e5ae      	b.n	402f2c <_svfprintf_r+0xd28>
  4033ce:	aa25      	add	r2, sp, #148	; 0x94
  4033d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033d4:	f002 f882 	bl	4054dc <__ssprint_r>
  4033d8:	2800      	cmp	r0, #0
  4033da:	f47e afe5 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  4033de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4033e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4033e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033e4:	1a9a      	subs	r2, r3, r2
  4033e6:	46c8      	mov	r8, r9
  4033e8:	e5b8      	b.n	402f5c <_svfprintf_r+0xd58>
  4033ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033ec:	9612      	str	r6, [sp, #72]	; 0x48
  4033ee:	2b06      	cmp	r3, #6
  4033f0:	bf28      	it	cs
  4033f2:	2306      	movcs	r3, #6
  4033f4:	960a      	str	r6, [sp, #40]	; 0x28
  4033f6:	4637      	mov	r7, r6
  4033f8:	9308      	str	r3, [sp, #32]
  4033fa:	950f      	str	r5, [sp, #60]	; 0x3c
  4033fc:	f8cd b01c 	str.w	fp, [sp, #28]
  403400:	930e      	str	r3, [sp, #56]	; 0x38
  403402:	4e74      	ldr	r6, [pc, #464]	; (4035d4 <_svfprintf_r+0x13d0>)
  403404:	f7ff b816 	b.w	402434 <_svfprintf_r+0x230>
  403408:	a823      	add	r0, sp, #140	; 0x8c
  40340a:	a920      	add	r1, sp, #128	; 0x80
  40340c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40340e:	9004      	str	r0, [sp, #16]
  403410:	9103      	str	r1, [sp, #12]
  403412:	a81f      	add	r0, sp, #124	; 0x7c
  403414:	2103      	movs	r1, #3
  403416:	9002      	str	r0, [sp, #8]
  403418:	9a08      	ldr	r2, [sp, #32]
  40341a:	9501      	str	r5, [sp, #4]
  40341c:	463b      	mov	r3, r7
  40341e:	9100      	str	r1, [sp, #0]
  403420:	980c      	ldr	r0, [sp, #48]	; 0x30
  403422:	f000 f9c1 	bl	4037a8 <_dtoa_r>
  403426:	4606      	mov	r6, r0
  403428:	1944      	adds	r4, r0, r5
  40342a:	e72b      	b.n	403284 <_svfprintf_r+0x1080>
  40342c:	2306      	movs	r3, #6
  40342e:	930a      	str	r3, [sp, #40]	; 0x28
  403430:	e61d      	b.n	40306e <_svfprintf_r+0xe6a>
  403432:	272d      	movs	r7, #45	; 0x2d
  403434:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403438:	f7ff bacd 	b.w	4029d6 <_svfprintf_r+0x7d2>
  40343c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40343e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403440:	4413      	add	r3, r2
  403442:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403444:	930e      	str	r3, [sp, #56]	; 0x38
  403446:	2a00      	cmp	r2, #0
  403448:	f340 80b0 	ble.w	4035ac <_svfprintf_r+0x13a8>
  40344c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403450:	9308      	str	r3, [sp, #32]
  403452:	2367      	movs	r3, #103	; 0x67
  403454:	9311      	str	r3, [sp, #68]	; 0x44
  403456:	e671      	b.n	40313c <_svfprintf_r+0xf38>
  403458:	2b00      	cmp	r3, #0
  40345a:	f340 80c3 	ble.w	4035e4 <_svfprintf_r+0x13e0>
  40345e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403460:	2a00      	cmp	r2, #0
  403462:	f040 8099 	bne.w	403598 <_svfprintf_r+0x1394>
  403466:	f01b 0f01 	tst.w	fp, #1
  40346a:	f040 8095 	bne.w	403598 <_svfprintf_r+0x1394>
  40346e:	9308      	str	r3, [sp, #32]
  403470:	930e      	str	r3, [sp, #56]	; 0x38
  403472:	e663      	b.n	40313c <_svfprintf_r+0xf38>
  403474:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403476:	9308      	str	r3, [sp, #32]
  403478:	930e      	str	r3, [sp, #56]	; 0x38
  40347a:	900a      	str	r0, [sp, #40]	; 0x28
  40347c:	950f      	str	r5, [sp, #60]	; 0x3c
  40347e:	f8cd b01c 	str.w	fp, [sp, #28]
  403482:	9012      	str	r0, [sp, #72]	; 0x48
  403484:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403488:	f7fe bfd4 	b.w	402434 <_svfprintf_r+0x230>
  40348c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40348e:	2b47      	cmp	r3, #71	; 0x47
  403490:	f47f ae20 	bne.w	4030d4 <_svfprintf_r+0xed0>
  403494:	f01b 0f01 	tst.w	fp, #1
  403498:	f47f aeee 	bne.w	403278 <_svfprintf_r+0x1074>
  40349c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40349e:	1b9b      	subs	r3, r3, r6
  4034a0:	9313      	str	r3, [sp, #76]	; 0x4c
  4034a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4034a4:	2b47      	cmp	r3, #71	; 0x47
  4034a6:	f43f af18 	beq.w	4032da <_svfprintf_r+0x10d6>
  4034aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4034ac:	9312      	str	r3, [sp, #72]	; 0x48
  4034ae:	e721      	b.n	4032f4 <_svfprintf_r+0x10f0>
  4034b0:	424f      	negs	r7, r1
  4034b2:	3110      	adds	r1, #16
  4034b4:	4d48      	ldr	r5, [pc, #288]	; (4035d8 <_svfprintf_r+0x13d4>)
  4034b6:	da2f      	bge.n	403518 <_svfprintf_r+0x1314>
  4034b8:	2410      	movs	r4, #16
  4034ba:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4034be:	e004      	b.n	4034ca <_svfprintf_r+0x12c6>
  4034c0:	f108 0808 	add.w	r8, r8, #8
  4034c4:	3f10      	subs	r7, #16
  4034c6:	2f10      	cmp	r7, #16
  4034c8:	dd26      	ble.n	403518 <_svfprintf_r+0x1314>
  4034ca:	3301      	adds	r3, #1
  4034cc:	3210      	adds	r2, #16
  4034ce:	2b07      	cmp	r3, #7
  4034d0:	9227      	str	r2, [sp, #156]	; 0x9c
  4034d2:	9326      	str	r3, [sp, #152]	; 0x98
  4034d4:	f8c8 5000 	str.w	r5, [r8]
  4034d8:	f8c8 4004 	str.w	r4, [r8, #4]
  4034dc:	ddf0      	ble.n	4034c0 <_svfprintf_r+0x12bc>
  4034de:	aa25      	add	r2, sp, #148	; 0x94
  4034e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034e2:	4658      	mov	r0, fp
  4034e4:	f001 fffa 	bl	4054dc <__ssprint_r>
  4034e8:	2800      	cmp	r0, #0
  4034ea:	f47e af5d 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  4034ee:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4034f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034f2:	46c8      	mov	r8, r9
  4034f4:	e7e6      	b.n	4034c4 <_svfprintf_r+0x12c0>
  4034f6:	aa25      	add	r2, sp, #148	; 0x94
  4034f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034fc:	f001 ffee 	bl	4054dc <__ssprint_r>
  403500:	2800      	cmp	r0, #0
  403502:	f47e af51 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  403506:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403508:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40350a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40350c:	46c8      	mov	r8, r9
  40350e:	e667      	b.n	4031e0 <_svfprintf_r+0xfdc>
  403510:	2000      	movs	r0, #0
  403512:	900a      	str	r0, [sp, #40]	; 0x28
  403514:	f7fe bed0 	b.w	4022b8 <_svfprintf_r+0xb4>
  403518:	3301      	adds	r3, #1
  40351a:	443a      	add	r2, r7
  40351c:	2b07      	cmp	r3, #7
  40351e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403522:	9227      	str	r2, [sp, #156]	; 0x9c
  403524:	9326      	str	r3, [sp, #152]	; 0x98
  403526:	f108 0808 	add.w	r8, r8, #8
  40352a:	f77f ae5c 	ble.w	4031e6 <_svfprintf_r+0xfe2>
  40352e:	aa25      	add	r2, sp, #148	; 0x94
  403530:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403532:	980c      	ldr	r0, [sp, #48]	; 0x30
  403534:	f001 ffd2 	bl	4054dc <__ssprint_r>
  403538:	2800      	cmp	r0, #0
  40353a:	f47e af35 	bne.w	4023a8 <_svfprintf_r+0x1a4>
  40353e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403540:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403542:	46c8      	mov	r8, r9
  403544:	e64f      	b.n	4031e6 <_svfprintf_r+0xfe2>
  403546:	3330      	adds	r3, #48	; 0x30
  403548:	2230      	movs	r2, #48	; 0x30
  40354a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40354e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403552:	ab22      	add	r3, sp, #136	; 0x88
  403554:	e70f      	b.n	403376 <_svfprintf_r+0x1172>
  403556:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403558:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40355a:	4413      	add	r3, r2
  40355c:	930e      	str	r3, [sp, #56]	; 0x38
  40355e:	e775      	b.n	40344c <_svfprintf_r+0x1248>
  403560:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403562:	e5cb      	b.n	4030fc <_svfprintf_r+0xef8>
  403564:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403566:	4e1d      	ldr	r6, [pc, #116]	; (4035dc <_svfprintf_r+0x13d8>)
  403568:	2b00      	cmp	r3, #0
  40356a:	bfb6      	itet	lt
  40356c:	272d      	movlt	r7, #45	; 0x2d
  40356e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403572:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403576:	4b1a      	ldr	r3, [pc, #104]	; (4035e0 <_svfprintf_r+0x13dc>)
  403578:	f7ff ba2f 	b.w	4029da <_svfprintf_r+0x7d6>
  40357c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40357e:	9808      	ldr	r0, [sp, #32]
  403580:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403582:	4639      	mov	r1, r7
  403584:	f002 fc74 	bl	405e70 <__aeabi_dcmpeq>
  403588:	2800      	cmp	r0, #0
  40358a:	f47f ae7f 	bne.w	40328c <_svfprintf_r+0x1088>
  40358e:	f1c5 0501 	rsb	r5, r5, #1
  403592:	951f      	str	r5, [sp, #124]	; 0x7c
  403594:	442c      	add	r4, r5
  403596:	e59e      	b.n	4030d6 <_svfprintf_r+0xed2>
  403598:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40359a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40359c:	4413      	add	r3, r2
  40359e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4035a0:	441a      	add	r2, r3
  4035a2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4035a6:	920e      	str	r2, [sp, #56]	; 0x38
  4035a8:	9308      	str	r3, [sp, #32]
  4035aa:	e5c7      	b.n	40313c <_svfprintf_r+0xf38>
  4035ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4035b0:	f1c3 0301 	rsb	r3, r3, #1
  4035b4:	441a      	add	r2, r3
  4035b6:	4613      	mov	r3, r2
  4035b8:	e7d0      	b.n	40355c <_svfprintf_r+0x1358>
  4035ba:	f01b 0301 	ands.w	r3, fp, #1
  4035be:	9312      	str	r3, [sp, #72]	; 0x48
  4035c0:	f47f aee2 	bne.w	403388 <_svfprintf_r+0x1184>
  4035c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4035c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4035ca:	9308      	str	r3, [sp, #32]
  4035cc:	e5b6      	b.n	40313c <_svfprintf_r+0xf38>
  4035ce:	bf00      	nop
  4035d0:	66666667 	.word	0x66666667
  4035d4:	00406cf0 	.word	0x00406cf0
  4035d8:	00406d0c 	.word	0x00406d0c
  4035dc:	00406cc4 	.word	0x00406cc4
  4035e0:	00406cc0 	.word	0x00406cc0
  4035e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035e6:	b913      	cbnz	r3, 4035ee <_svfprintf_r+0x13ea>
  4035e8:	f01b 0f01 	tst.w	fp, #1
  4035ec:	d002      	beq.n	4035f4 <_svfprintf_r+0x13f0>
  4035ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4035f0:	3301      	adds	r3, #1
  4035f2:	e7d4      	b.n	40359e <_svfprintf_r+0x139a>
  4035f4:	2301      	movs	r3, #1
  4035f6:	e73a      	b.n	40346e <_svfprintf_r+0x126a>
  4035f8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4035fa:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4035fe:	6828      	ldr	r0, [r5, #0]
  403600:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403604:	900a      	str	r0, [sp, #40]	; 0x28
  403606:	4628      	mov	r0, r5
  403608:	3004      	adds	r0, #4
  40360a:	46a2      	mov	sl, r4
  40360c:	900f      	str	r0, [sp, #60]	; 0x3c
  40360e:	f7fe be51 	b.w	4022b4 <_svfprintf_r+0xb0>
  403612:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403616:	f7ff b867 	b.w	4026e8 <_svfprintf_r+0x4e4>
  40361a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40361e:	f7ff ba15 	b.w	402a4c <_svfprintf_r+0x848>
  403622:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403626:	e6a6      	b.n	403376 <_svfprintf_r+0x1172>
  403628:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40362c:	f7ff b8eb 	b.w	402806 <_svfprintf_r+0x602>
  403630:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403632:	230c      	movs	r3, #12
  403634:	6013      	str	r3, [r2, #0]
  403636:	f04f 33ff 	mov.w	r3, #4294967295
  40363a:	9309      	str	r3, [sp, #36]	; 0x24
  40363c:	f7fe bebd 	b.w	4023ba <_svfprintf_r+0x1b6>
  403640:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403644:	f7ff b99a 	b.w	40297c <_svfprintf_r+0x778>
  403648:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40364c:	f7ff b976 	b.w	40293c <_svfprintf_r+0x738>
  403650:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403654:	f7ff b959 	b.w	40290a <_svfprintf_r+0x706>
  403658:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40365c:	f7ff b912 	b.w	402884 <_svfprintf_r+0x680>

00403660 <register_fini>:
  403660:	4b02      	ldr	r3, [pc, #8]	; (40366c <register_fini+0xc>)
  403662:	b113      	cbz	r3, 40366a <register_fini+0xa>
  403664:	4802      	ldr	r0, [pc, #8]	; (403670 <register_fini+0x10>)
  403666:	f000 b805 	b.w	403674 <atexit>
  40366a:	4770      	bx	lr
  40366c:	00000000 	.word	0x00000000
  403670:	004045fd 	.word	0x004045fd

00403674 <atexit>:
  403674:	2300      	movs	r3, #0
  403676:	4601      	mov	r1, r0
  403678:	461a      	mov	r2, r3
  40367a:	4618      	mov	r0, r3
  40367c:	f001 bfac 	b.w	4055d8 <__register_exitproc>

00403680 <quorem>:
  403680:	6902      	ldr	r2, [r0, #16]
  403682:	690b      	ldr	r3, [r1, #16]
  403684:	4293      	cmp	r3, r2
  403686:	f300 808d 	bgt.w	4037a4 <quorem+0x124>
  40368a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40368e:	f103 38ff 	add.w	r8, r3, #4294967295
  403692:	f101 0714 	add.w	r7, r1, #20
  403696:	f100 0b14 	add.w	fp, r0, #20
  40369a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40369e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4036a2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4036a6:	b083      	sub	sp, #12
  4036a8:	3201      	adds	r2, #1
  4036aa:	fbb3 f9f2 	udiv	r9, r3, r2
  4036ae:	eb0b 0304 	add.w	r3, fp, r4
  4036b2:	9400      	str	r4, [sp, #0]
  4036b4:	eb07 0a04 	add.w	sl, r7, r4
  4036b8:	9301      	str	r3, [sp, #4]
  4036ba:	f1b9 0f00 	cmp.w	r9, #0
  4036be:	d039      	beq.n	403734 <quorem+0xb4>
  4036c0:	2500      	movs	r5, #0
  4036c2:	462e      	mov	r6, r5
  4036c4:	46bc      	mov	ip, r7
  4036c6:	46de      	mov	lr, fp
  4036c8:	f85c 4b04 	ldr.w	r4, [ip], #4
  4036cc:	f8de 3000 	ldr.w	r3, [lr]
  4036d0:	b2a2      	uxth	r2, r4
  4036d2:	fb09 5502 	mla	r5, r9, r2, r5
  4036d6:	0c22      	lsrs	r2, r4, #16
  4036d8:	0c2c      	lsrs	r4, r5, #16
  4036da:	fb09 4202 	mla	r2, r9, r2, r4
  4036de:	b2ad      	uxth	r5, r5
  4036e0:	1b75      	subs	r5, r6, r5
  4036e2:	b296      	uxth	r6, r2
  4036e4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4036e8:	fa15 f383 	uxtah	r3, r5, r3
  4036ec:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4036f0:	b29b      	uxth	r3, r3
  4036f2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4036f6:	45e2      	cmp	sl, ip
  4036f8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4036fc:	f84e 3b04 	str.w	r3, [lr], #4
  403700:	ea4f 4626 	mov.w	r6, r6, asr #16
  403704:	d2e0      	bcs.n	4036c8 <quorem+0x48>
  403706:	9b00      	ldr	r3, [sp, #0]
  403708:	f85b 3003 	ldr.w	r3, [fp, r3]
  40370c:	b993      	cbnz	r3, 403734 <quorem+0xb4>
  40370e:	9c01      	ldr	r4, [sp, #4]
  403710:	1f23      	subs	r3, r4, #4
  403712:	459b      	cmp	fp, r3
  403714:	d20c      	bcs.n	403730 <quorem+0xb0>
  403716:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40371a:	b94b      	cbnz	r3, 403730 <quorem+0xb0>
  40371c:	f1a4 0308 	sub.w	r3, r4, #8
  403720:	e002      	b.n	403728 <quorem+0xa8>
  403722:	681a      	ldr	r2, [r3, #0]
  403724:	3b04      	subs	r3, #4
  403726:	b91a      	cbnz	r2, 403730 <quorem+0xb0>
  403728:	459b      	cmp	fp, r3
  40372a:	f108 38ff 	add.w	r8, r8, #4294967295
  40372e:	d3f8      	bcc.n	403722 <quorem+0xa2>
  403730:	f8c0 8010 	str.w	r8, [r0, #16]
  403734:	4604      	mov	r4, r0
  403736:	f001 fd37 	bl	4051a8 <__mcmp>
  40373a:	2800      	cmp	r0, #0
  40373c:	db2e      	blt.n	40379c <quorem+0x11c>
  40373e:	f109 0901 	add.w	r9, r9, #1
  403742:	465d      	mov	r5, fp
  403744:	2300      	movs	r3, #0
  403746:	f857 1b04 	ldr.w	r1, [r7], #4
  40374a:	6828      	ldr	r0, [r5, #0]
  40374c:	b28a      	uxth	r2, r1
  40374e:	1a9a      	subs	r2, r3, r2
  403750:	0c0b      	lsrs	r3, r1, #16
  403752:	fa12 f280 	uxtah	r2, r2, r0
  403756:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40375a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40375e:	b292      	uxth	r2, r2
  403760:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403764:	45ba      	cmp	sl, r7
  403766:	f845 2b04 	str.w	r2, [r5], #4
  40376a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40376e:	d2ea      	bcs.n	403746 <quorem+0xc6>
  403770:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403774:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403778:	b982      	cbnz	r2, 40379c <quorem+0x11c>
  40377a:	1f1a      	subs	r2, r3, #4
  40377c:	4593      	cmp	fp, r2
  40377e:	d20b      	bcs.n	403798 <quorem+0x118>
  403780:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403784:	b942      	cbnz	r2, 403798 <quorem+0x118>
  403786:	3b08      	subs	r3, #8
  403788:	e002      	b.n	403790 <quorem+0x110>
  40378a:	681a      	ldr	r2, [r3, #0]
  40378c:	3b04      	subs	r3, #4
  40378e:	b91a      	cbnz	r2, 403798 <quorem+0x118>
  403790:	459b      	cmp	fp, r3
  403792:	f108 38ff 	add.w	r8, r8, #4294967295
  403796:	d3f8      	bcc.n	40378a <quorem+0x10a>
  403798:	f8c4 8010 	str.w	r8, [r4, #16]
  40379c:	4648      	mov	r0, r9
  40379e:	b003      	add	sp, #12
  4037a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037a4:	2000      	movs	r0, #0
  4037a6:	4770      	bx	lr

004037a8 <_dtoa_r>:
  4037a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4037ae:	b09b      	sub	sp, #108	; 0x6c
  4037b0:	4604      	mov	r4, r0
  4037b2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4037b4:	4692      	mov	sl, r2
  4037b6:	469b      	mov	fp, r3
  4037b8:	b141      	cbz	r1, 4037cc <_dtoa_r+0x24>
  4037ba:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4037bc:	604a      	str	r2, [r1, #4]
  4037be:	2301      	movs	r3, #1
  4037c0:	4093      	lsls	r3, r2
  4037c2:	608b      	str	r3, [r1, #8]
  4037c4:	f001 fb18 	bl	404df8 <_Bfree>
  4037c8:	2300      	movs	r3, #0
  4037ca:	6423      	str	r3, [r4, #64]	; 0x40
  4037cc:	f1bb 0f00 	cmp.w	fp, #0
  4037d0:	465d      	mov	r5, fp
  4037d2:	db35      	blt.n	403840 <_dtoa_r+0x98>
  4037d4:	2300      	movs	r3, #0
  4037d6:	6033      	str	r3, [r6, #0]
  4037d8:	4b9d      	ldr	r3, [pc, #628]	; (403a50 <_dtoa_r+0x2a8>)
  4037da:	43ab      	bics	r3, r5
  4037dc:	d015      	beq.n	40380a <_dtoa_r+0x62>
  4037de:	4650      	mov	r0, sl
  4037e0:	4659      	mov	r1, fp
  4037e2:	2200      	movs	r2, #0
  4037e4:	2300      	movs	r3, #0
  4037e6:	f002 fb43 	bl	405e70 <__aeabi_dcmpeq>
  4037ea:	4680      	mov	r8, r0
  4037ec:	2800      	cmp	r0, #0
  4037ee:	d02d      	beq.n	40384c <_dtoa_r+0xa4>
  4037f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4037f2:	2301      	movs	r3, #1
  4037f4:	6013      	str	r3, [r2, #0]
  4037f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4037f8:	2b00      	cmp	r3, #0
  4037fa:	f000 80bd 	beq.w	403978 <_dtoa_r+0x1d0>
  4037fe:	4895      	ldr	r0, [pc, #596]	; (403a54 <_dtoa_r+0x2ac>)
  403800:	6018      	str	r0, [r3, #0]
  403802:	3801      	subs	r0, #1
  403804:	b01b      	add	sp, #108	; 0x6c
  403806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40380a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40380c:	f242 730f 	movw	r3, #9999	; 0x270f
  403810:	6013      	str	r3, [r2, #0]
  403812:	f1ba 0f00 	cmp.w	sl, #0
  403816:	d10d      	bne.n	403834 <_dtoa_r+0x8c>
  403818:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40381c:	b955      	cbnz	r5, 403834 <_dtoa_r+0x8c>
  40381e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403820:	488d      	ldr	r0, [pc, #564]	; (403a58 <_dtoa_r+0x2b0>)
  403822:	2b00      	cmp	r3, #0
  403824:	d0ee      	beq.n	403804 <_dtoa_r+0x5c>
  403826:	f100 0308 	add.w	r3, r0, #8
  40382a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40382c:	6013      	str	r3, [r2, #0]
  40382e:	b01b      	add	sp, #108	; 0x6c
  403830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403834:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403836:	4889      	ldr	r0, [pc, #548]	; (403a5c <_dtoa_r+0x2b4>)
  403838:	2b00      	cmp	r3, #0
  40383a:	d0e3      	beq.n	403804 <_dtoa_r+0x5c>
  40383c:	1cc3      	adds	r3, r0, #3
  40383e:	e7f4      	b.n	40382a <_dtoa_r+0x82>
  403840:	2301      	movs	r3, #1
  403842:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403846:	6033      	str	r3, [r6, #0]
  403848:	46ab      	mov	fp, r5
  40384a:	e7c5      	b.n	4037d8 <_dtoa_r+0x30>
  40384c:	aa18      	add	r2, sp, #96	; 0x60
  40384e:	ab19      	add	r3, sp, #100	; 0x64
  403850:	9201      	str	r2, [sp, #4]
  403852:	9300      	str	r3, [sp, #0]
  403854:	4652      	mov	r2, sl
  403856:	465b      	mov	r3, fp
  403858:	4620      	mov	r0, r4
  40385a:	f001 fd45 	bl	4052e8 <__d2b>
  40385e:	0d2b      	lsrs	r3, r5, #20
  403860:	4681      	mov	r9, r0
  403862:	d071      	beq.n	403948 <_dtoa_r+0x1a0>
  403864:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403868:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40386c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40386e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403872:	4650      	mov	r0, sl
  403874:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403878:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40387c:	2200      	movs	r2, #0
  40387e:	4b78      	ldr	r3, [pc, #480]	; (403a60 <_dtoa_r+0x2b8>)
  403880:	f7fe f80e 	bl	4018a0 <__aeabi_dsub>
  403884:	a36c      	add	r3, pc, #432	; (adr r3, 403a38 <_dtoa_r+0x290>)
  403886:	e9d3 2300 	ldrd	r2, r3, [r3]
  40388a:	f7fe f9bd 	bl	401c08 <__aeabi_dmul>
  40388e:	a36c      	add	r3, pc, #432	; (adr r3, 403a40 <_dtoa_r+0x298>)
  403890:	e9d3 2300 	ldrd	r2, r3, [r3]
  403894:	f7fe f806 	bl	4018a4 <__adddf3>
  403898:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40389c:	4630      	mov	r0, r6
  40389e:	f7fe f94d 	bl	401b3c <__aeabi_i2d>
  4038a2:	a369      	add	r3, pc, #420	; (adr r3, 403a48 <_dtoa_r+0x2a0>)
  4038a4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4038a8:	f7fe f9ae 	bl	401c08 <__aeabi_dmul>
  4038ac:	4602      	mov	r2, r0
  4038ae:	460b      	mov	r3, r1
  4038b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4038b4:	f7fd fff6 	bl	4018a4 <__adddf3>
  4038b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4038bc:	f002 fb20 	bl	405f00 <__aeabi_d2iz>
  4038c0:	2200      	movs	r2, #0
  4038c2:	9002      	str	r0, [sp, #8]
  4038c4:	2300      	movs	r3, #0
  4038c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4038ca:	f002 fadb 	bl	405e84 <__aeabi_dcmplt>
  4038ce:	2800      	cmp	r0, #0
  4038d0:	f040 8173 	bne.w	403bba <_dtoa_r+0x412>
  4038d4:	9d02      	ldr	r5, [sp, #8]
  4038d6:	2d16      	cmp	r5, #22
  4038d8:	f200 815d 	bhi.w	403b96 <_dtoa_r+0x3ee>
  4038dc:	4b61      	ldr	r3, [pc, #388]	; (403a64 <_dtoa_r+0x2bc>)
  4038de:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4038e2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4038e6:	4652      	mov	r2, sl
  4038e8:	465b      	mov	r3, fp
  4038ea:	f002 fae9 	bl	405ec0 <__aeabi_dcmpgt>
  4038ee:	2800      	cmp	r0, #0
  4038f0:	f000 81c5 	beq.w	403c7e <_dtoa_r+0x4d6>
  4038f4:	1e6b      	subs	r3, r5, #1
  4038f6:	9302      	str	r3, [sp, #8]
  4038f8:	2300      	movs	r3, #0
  4038fa:	930e      	str	r3, [sp, #56]	; 0x38
  4038fc:	1bbf      	subs	r7, r7, r6
  4038fe:	1e7b      	subs	r3, r7, #1
  403900:	9306      	str	r3, [sp, #24]
  403902:	f100 8154 	bmi.w	403bae <_dtoa_r+0x406>
  403906:	2300      	movs	r3, #0
  403908:	9308      	str	r3, [sp, #32]
  40390a:	9b02      	ldr	r3, [sp, #8]
  40390c:	2b00      	cmp	r3, #0
  40390e:	f2c0 8145 	blt.w	403b9c <_dtoa_r+0x3f4>
  403912:	9a06      	ldr	r2, [sp, #24]
  403914:	930d      	str	r3, [sp, #52]	; 0x34
  403916:	4611      	mov	r1, r2
  403918:	4419      	add	r1, r3
  40391a:	2300      	movs	r3, #0
  40391c:	9106      	str	r1, [sp, #24]
  40391e:	930c      	str	r3, [sp, #48]	; 0x30
  403920:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403922:	2b09      	cmp	r3, #9
  403924:	d82a      	bhi.n	40397c <_dtoa_r+0x1d4>
  403926:	2b05      	cmp	r3, #5
  403928:	f340 865b 	ble.w	4045e2 <_dtoa_r+0xe3a>
  40392c:	3b04      	subs	r3, #4
  40392e:	9324      	str	r3, [sp, #144]	; 0x90
  403930:	2500      	movs	r5, #0
  403932:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403934:	3b02      	subs	r3, #2
  403936:	2b03      	cmp	r3, #3
  403938:	f200 8642 	bhi.w	4045c0 <_dtoa_r+0xe18>
  40393c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403940:	02c903d4 	.word	0x02c903d4
  403944:	046103df 	.word	0x046103df
  403948:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40394a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40394c:	443e      	add	r6, r7
  40394e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403952:	2b20      	cmp	r3, #32
  403954:	f340 818e 	ble.w	403c74 <_dtoa_r+0x4cc>
  403958:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40395c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403960:	409d      	lsls	r5, r3
  403962:	fa2a f000 	lsr.w	r0, sl, r0
  403966:	4328      	orrs	r0, r5
  403968:	f7fe f8d8 	bl	401b1c <__aeabi_ui2d>
  40396c:	2301      	movs	r3, #1
  40396e:	3e01      	subs	r6, #1
  403970:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403974:	9314      	str	r3, [sp, #80]	; 0x50
  403976:	e781      	b.n	40387c <_dtoa_r+0xd4>
  403978:	483b      	ldr	r0, [pc, #236]	; (403a68 <_dtoa_r+0x2c0>)
  40397a:	e743      	b.n	403804 <_dtoa_r+0x5c>
  40397c:	2100      	movs	r1, #0
  40397e:	6461      	str	r1, [r4, #68]	; 0x44
  403980:	4620      	mov	r0, r4
  403982:	9125      	str	r1, [sp, #148]	; 0x94
  403984:	f001 fa12 	bl	404dac <_Balloc>
  403988:	f04f 33ff 	mov.w	r3, #4294967295
  40398c:	930a      	str	r3, [sp, #40]	; 0x28
  40398e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403990:	930f      	str	r3, [sp, #60]	; 0x3c
  403992:	2301      	movs	r3, #1
  403994:	9004      	str	r0, [sp, #16]
  403996:	6420      	str	r0, [r4, #64]	; 0x40
  403998:	9224      	str	r2, [sp, #144]	; 0x90
  40399a:	930b      	str	r3, [sp, #44]	; 0x2c
  40399c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40399e:	2b00      	cmp	r3, #0
  4039a0:	f2c0 80d9 	blt.w	403b56 <_dtoa_r+0x3ae>
  4039a4:	9a02      	ldr	r2, [sp, #8]
  4039a6:	2a0e      	cmp	r2, #14
  4039a8:	f300 80d5 	bgt.w	403b56 <_dtoa_r+0x3ae>
  4039ac:	4b2d      	ldr	r3, [pc, #180]	; (403a64 <_dtoa_r+0x2bc>)
  4039ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4039b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4039ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4039bc:	2b00      	cmp	r3, #0
  4039be:	f2c0 83ba 	blt.w	404136 <_dtoa_r+0x98e>
  4039c2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4039c6:	4650      	mov	r0, sl
  4039c8:	462a      	mov	r2, r5
  4039ca:	4633      	mov	r3, r6
  4039cc:	4659      	mov	r1, fp
  4039ce:	f7fe fa45 	bl	401e5c <__aeabi_ddiv>
  4039d2:	f002 fa95 	bl	405f00 <__aeabi_d2iz>
  4039d6:	4680      	mov	r8, r0
  4039d8:	f7fe f8b0 	bl	401b3c <__aeabi_i2d>
  4039dc:	462a      	mov	r2, r5
  4039de:	4633      	mov	r3, r6
  4039e0:	f7fe f912 	bl	401c08 <__aeabi_dmul>
  4039e4:	460b      	mov	r3, r1
  4039e6:	4602      	mov	r2, r0
  4039e8:	4659      	mov	r1, fp
  4039ea:	4650      	mov	r0, sl
  4039ec:	f7fd ff58 	bl	4018a0 <__aeabi_dsub>
  4039f0:	9d04      	ldr	r5, [sp, #16]
  4039f2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4039f6:	702b      	strb	r3, [r5, #0]
  4039f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039fa:	2b01      	cmp	r3, #1
  4039fc:	4606      	mov	r6, r0
  4039fe:	460f      	mov	r7, r1
  403a00:	f105 0501 	add.w	r5, r5, #1
  403a04:	d068      	beq.n	403ad8 <_dtoa_r+0x330>
  403a06:	2200      	movs	r2, #0
  403a08:	4b18      	ldr	r3, [pc, #96]	; (403a6c <_dtoa_r+0x2c4>)
  403a0a:	f7fe f8fd 	bl	401c08 <__aeabi_dmul>
  403a0e:	2200      	movs	r2, #0
  403a10:	2300      	movs	r3, #0
  403a12:	4606      	mov	r6, r0
  403a14:	460f      	mov	r7, r1
  403a16:	f002 fa2b 	bl	405e70 <__aeabi_dcmpeq>
  403a1a:	2800      	cmp	r0, #0
  403a1c:	f040 8088 	bne.w	403b30 <_dtoa_r+0x388>
  403a20:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403a24:	f04f 0a00 	mov.w	sl, #0
  403a28:	f8df b040 	ldr.w	fp, [pc, #64]	; 403a6c <_dtoa_r+0x2c4>
  403a2c:	940c      	str	r4, [sp, #48]	; 0x30
  403a2e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403a32:	e028      	b.n	403a86 <_dtoa_r+0x2de>
  403a34:	f3af 8000 	nop.w
  403a38:	636f4361 	.word	0x636f4361
  403a3c:	3fd287a7 	.word	0x3fd287a7
  403a40:	8b60c8b3 	.word	0x8b60c8b3
  403a44:	3fc68a28 	.word	0x3fc68a28
  403a48:	509f79fb 	.word	0x509f79fb
  403a4c:	3fd34413 	.word	0x3fd34413
  403a50:	7ff00000 	.word	0x7ff00000
  403a54:	00406cf9 	.word	0x00406cf9
  403a58:	00406d1c 	.word	0x00406d1c
  403a5c:	00406d28 	.word	0x00406d28
  403a60:	3ff80000 	.word	0x3ff80000
  403a64:	00406d58 	.word	0x00406d58
  403a68:	00406cf8 	.word	0x00406cf8
  403a6c:	40240000 	.word	0x40240000
  403a70:	f7fe f8ca 	bl	401c08 <__aeabi_dmul>
  403a74:	2200      	movs	r2, #0
  403a76:	2300      	movs	r3, #0
  403a78:	4606      	mov	r6, r0
  403a7a:	460f      	mov	r7, r1
  403a7c:	f002 f9f8 	bl	405e70 <__aeabi_dcmpeq>
  403a80:	2800      	cmp	r0, #0
  403a82:	f040 83c1 	bne.w	404208 <_dtoa_r+0xa60>
  403a86:	4642      	mov	r2, r8
  403a88:	464b      	mov	r3, r9
  403a8a:	4630      	mov	r0, r6
  403a8c:	4639      	mov	r1, r7
  403a8e:	f7fe f9e5 	bl	401e5c <__aeabi_ddiv>
  403a92:	f002 fa35 	bl	405f00 <__aeabi_d2iz>
  403a96:	4604      	mov	r4, r0
  403a98:	f7fe f850 	bl	401b3c <__aeabi_i2d>
  403a9c:	4642      	mov	r2, r8
  403a9e:	464b      	mov	r3, r9
  403aa0:	f7fe f8b2 	bl	401c08 <__aeabi_dmul>
  403aa4:	4602      	mov	r2, r0
  403aa6:	460b      	mov	r3, r1
  403aa8:	4630      	mov	r0, r6
  403aaa:	4639      	mov	r1, r7
  403aac:	f7fd fef8 	bl	4018a0 <__aeabi_dsub>
  403ab0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403ab4:	9e04      	ldr	r6, [sp, #16]
  403ab6:	f805 eb01 	strb.w	lr, [r5], #1
  403aba:	eba5 0e06 	sub.w	lr, r5, r6
  403abe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403ac0:	45b6      	cmp	lr, r6
  403ac2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403ac6:	4652      	mov	r2, sl
  403ac8:	465b      	mov	r3, fp
  403aca:	d1d1      	bne.n	403a70 <_dtoa_r+0x2c8>
  403acc:	46a0      	mov	r8, r4
  403ace:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403ad2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403ad4:	4606      	mov	r6, r0
  403ad6:	460f      	mov	r7, r1
  403ad8:	4632      	mov	r2, r6
  403ada:	463b      	mov	r3, r7
  403adc:	4630      	mov	r0, r6
  403ade:	4639      	mov	r1, r7
  403ae0:	f7fd fee0 	bl	4018a4 <__adddf3>
  403ae4:	4606      	mov	r6, r0
  403ae6:	460f      	mov	r7, r1
  403ae8:	4602      	mov	r2, r0
  403aea:	460b      	mov	r3, r1
  403aec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403af0:	f002 f9c8 	bl	405e84 <__aeabi_dcmplt>
  403af4:	b948      	cbnz	r0, 403b0a <_dtoa_r+0x362>
  403af6:	4632      	mov	r2, r6
  403af8:	463b      	mov	r3, r7
  403afa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403afe:	f002 f9b7 	bl	405e70 <__aeabi_dcmpeq>
  403b02:	b1a8      	cbz	r0, 403b30 <_dtoa_r+0x388>
  403b04:	f018 0f01 	tst.w	r8, #1
  403b08:	d012      	beq.n	403b30 <_dtoa_r+0x388>
  403b0a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403b0e:	9a04      	ldr	r2, [sp, #16]
  403b10:	1e6b      	subs	r3, r5, #1
  403b12:	e004      	b.n	403b1e <_dtoa_r+0x376>
  403b14:	429a      	cmp	r2, r3
  403b16:	f000 8401 	beq.w	40431c <_dtoa_r+0xb74>
  403b1a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403b1e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403b22:	f103 0501 	add.w	r5, r3, #1
  403b26:	d0f5      	beq.n	403b14 <_dtoa_r+0x36c>
  403b28:	f108 0801 	add.w	r8, r8, #1
  403b2c:	f883 8000 	strb.w	r8, [r3]
  403b30:	4649      	mov	r1, r9
  403b32:	4620      	mov	r0, r4
  403b34:	f001 f960 	bl	404df8 <_Bfree>
  403b38:	2200      	movs	r2, #0
  403b3a:	9b02      	ldr	r3, [sp, #8]
  403b3c:	702a      	strb	r2, [r5, #0]
  403b3e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403b40:	3301      	adds	r3, #1
  403b42:	6013      	str	r3, [r2, #0]
  403b44:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403b46:	2b00      	cmp	r3, #0
  403b48:	f000 839e 	beq.w	404288 <_dtoa_r+0xae0>
  403b4c:	9804      	ldr	r0, [sp, #16]
  403b4e:	601d      	str	r5, [r3, #0]
  403b50:	b01b      	add	sp, #108	; 0x6c
  403b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403b58:	2a00      	cmp	r2, #0
  403b5a:	d03e      	beq.n	403bda <_dtoa_r+0x432>
  403b5c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403b5e:	2a01      	cmp	r2, #1
  403b60:	f340 8311 	ble.w	404186 <_dtoa_r+0x9de>
  403b64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403b68:	1e5f      	subs	r7, r3, #1
  403b6a:	42ba      	cmp	r2, r7
  403b6c:	f2c0 838f 	blt.w	40428e <_dtoa_r+0xae6>
  403b70:	1bd7      	subs	r7, r2, r7
  403b72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b74:	2b00      	cmp	r3, #0
  403b76:	f2c0 848b 	blt.w	404490 <_dtoa_r+0xce8>
  403b7a:	9d08      	ldr	r5, [sp, #32]
  403b7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b7e:	9a08      	ldr	r2, [sp, #32]
  403b80:	441a      	add	r2, r3
  403b82:	9208      	str	r2, [sp, #32]
  403b84:	9a06      	ldr	r2, [sp, #24]
  403b86:	2101      	movs	r1, #1
  403b88:	441a      	add	r2, r3
  403b8a:	4620      	mov	r0, r4
  403b8c:	9206      	str	r2, [sp, #24]
  403b8e:	f001 f9cd 	bl	404f2c <__i2b>
  403b92:	4606      	mov	r6, r0
  403b94:	e024      	b.n	403be0 <_dtoa_r+0x438>
  403b96:	2301      	movs	r3, #1
  403b98:	930e      	str	r3, [sp, #56]	; 0x38
  403b9a:	e6af      	b.n	4038fc <_dtoa_r+0x154>
  403b9c:	9a08      	ldr	r2, [sp, #32]
  403b9e:	9b02      	ldr	r3, [sp, #8]
  403ba0:	1ad2      	subs	r2, r2, r3
  403ba2:	425b      	negs	r3, r3
  403ba4:	930c      	str	r3, [sp, #48]	; 0x30
  403ba6:	2300      	movs	r3, #0
  403ba8:	9208      	str	r2, [sp, #32]
  403baa:	930d      	str	r3, [sp, #52]	; 0x34
  403bac:	e6b8      	b.n	403920 <_dtoa_r+0x178>
  403bae:	f1c7 0301 	rsb	r3, r7, #1
  403bb2:	9308      	str	r3, [sp, #32]
  403bb4:	2300      	movs	r3, #0
  403bb6:	9306      	str	r3, [sp, #24]
  403bb8:	e6a7      	b.n	40390a <_dtoa_r+0x162>
  403bba:	9d02      	ldr	r5, [sp, #8]
  403bbc:	4628      	mov	r0, r5
  403bbe:	f7fd ffbd 	bl	401b3c <__aeabi_i2d>
  403bc2:	4602      	mov	r2, r0
  403bc4:	460b      	mov	r3, r1
  403bc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403bca:	f002 f951 	bl	405e70 <__aeabi_dcmpeq>
  403bce:	2800      	cmp	r0, #0
  403bd0:	f47f ae80 	bne.w	4038d4 <_dtoa_r+0x12c>
  403bd4:	1e6b      	subs	r3, r5, #1
  403bd6:	9302      	str	r3, [sp, #8]
  403bd8:	e67c      	b.n	4038d4 <_dtoa_r+0x12c>
  403bda:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403bdc:	9d08      	ldr	r5, [sp, #32]
  403bde:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403be0:	2d00      	cmp	r5, #0
  403be2:	dd0c      	ble.n	403bfe <_dtoa_r+0x456>
  403be4:	9906      	ldr	r1, [sp, #24]
  403be6:	2900      	cmp	r1, #0
  403be8:	460b      	mov	r3, r1
  403bea:	dd08      	ble.n	403bfe <_dtoa_r+0x456>
  403bec:	42a9      	cmp	r1, r5
  403bee:	9a08      	ldr	r2, [sp, #32]
  403bf0:	bfa8      	it	ge
  403bf2:	462b      	movge	r3, r5
  403bf4:	1ad2      	subs	r2, r2, r3
  403bf6:	1aed      	subs	r5, r5, r3
  403bf8:	1acb      	subs	r3, r1, r3
  403bfa:	9208      	str	r2, [sp, #32]
  403bfc:	9306      	str	r3, [sp, #24]
  403bfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c00:	b1d3      	cbz	r3, 403c38 <_dtoa_r+0x490>
  403c02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c04:	2b00      	cmp	r3, #0
  403c06:	f000 82b7 	beq.w	404178 <_dtoa_r+0x9d0>
  403c0a:	2f00      	cmp	r7, #0
  403c0c:	dd10      	ble.n	403c30 <_dtoa_r+0x488>
  403c0e:	4631      	mov	r1, r6
  403c10:	463a      	mov	r2, r7
  403c12:	4620      	mov	r0, r4
  403c14:	f001 fa26 	bl	405064 <__pow5mult>
  403c18:	464a      	mov	r2, r9
  403c1a:	4601      	mov	r1, r0
  403c1c:	4606      	mov	r6, r0
  403c1e:	4620      	mov	r0, r4
  403c20:	f001 f98e 	bl	404f40 <__multiply>
  403c24:	4649      	mov	r1, r9
  403c26:	4680      	mov	r8, r0
  403c28:	4620      	mov	r0, r4
  403c2a:	f001 f8e5 	bl	404df8 <_Bfree>
  403c2e:	46c1      	mov	r9, r8
  403c30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c32:	1bda      	subs	r2, r3, r7
  403c34:	f040 82a1 	bne.w	40417a <_dtoa_r+0x9d2>
  403c38:	2101      	movs	r1, #1
  403c3a:	4620      	mov	r0, r4
  403c3c:	f001 f976 	bl	404f2c <__i2b>
  403c40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c42:	2b00      	cmp	r3, #0
  403c44:	4680      	mov	r8, r0
  403c46:	dd1c      	ble.n	403c82 <_dtoa_r+0x4da>
  403c48:	4601      	mov	r1, r0
  403c4a:	461a      	mov	r2, r3
  403c4c:	4620      	mov	r0, r4
  403c4e:	f001 fa09 	bl	405064 <__pow5mult>
  403c52:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c54:	2b01      	cmp	r3, #1
  403c56:	4680      	mov	r8, r0
  403c58:	f340 8254 	ble.w	404104 <_dtoa_r+0x95c>
  403c5c:	2300      	movs	r3, #0
  403c5e:	930c      	str	r3, [sp, #48]	; 0x30
  403c60:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403c64:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403c68:	6918      	ldr	r0, [r3, #16]
  403c6a:	f001 f90f 	bl	404e8c <__hi0bits>
  403c6e:	f1c0 0020 	rsb	r0, r0, #32
  403c72:	e010      	b.n	403c96 <_dtoa_r+0x4ee>
  403c74:	f1c3 0520 	rsb	r5, r3, #32
  403c78:	fa0a f005 	lsl.w	r0, sl, r5
  403c7c:	e674      	b.n	403968 <_dtoa_r+0x1c0>
  403c7e:	900e      	str	r0, [sp, #56]	; 0x38
  403c80:	e63c      	b.n	4038fc <_dtoa_r+0x154>
  403c82:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c84:	2b01      	cmp	r3, #1
  403c86:	f340 8287 	ble.w	404198 <_dtoa_r+0x9f0>
  403c8a:	2300      	movs	r3, #0
  403c8c:	930c      	str	r3, [sp, #48]	; 0x30
  403c8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c90:	2001      	movs	r0, #1
  403c92:	2b00      	cmp	r3, #0
  403c94:	d1e4      	bne.n	403c60 <_dtoa_r+0x4b8>
  403c96:	9a06      	ldr	r2, [sp, #24]
  403c98:	4410      	add	r0, r2
  403c9a:	f010 001f 	ands.w	r0, r0, #31
  403c9e:	f000 80a1 	beq.w	403de4 <_dtoa_r+0x63c>
  403ca2:	f1c0 0320 	rsb	r3, r0, #32
  403ca6:	2b04      	cmp	r3, #4
  403ca8:	f340 849e 	ble.w	4045e8 <_dtoa_r+0xe40>
  403cac:	9b08      	ldr	r3, [sp, #32]
  403cae:	f1c0 001c 	rsb	r0, r0, #28
  403cb2:	4403      	add	r3, r0
  403cb4:	9308      	str	r3, [sp, #32]
  403cb6:	4613      	mov	r3, r2
  403cb8:	4403      	add	r3, r0
  403cba:	4405      	add	r5, r0
  403cbc:	9306      	str	r3, [sp, #24]
  403cbe:	9b08      	ldr	r3, [sp, #32]
  403cc0:	2b00      	cmp	r3, #0
  403cc2:	dd05      	ble.n	403cd0 <_dtoa_r+0x528>
  403cc4:	4649      	mov	r1, r9
  403cc6:	461a      	mov	r2, r3
  403cc8:	4620      	mov	r0, r4
  403cca:	f001 fa1b 	bl	405104 <__lshift>
  403cce:	4681      	mov	r9, r0
  403cd0:	9b06      	ldr	r3, [sp, #24]
  403cd2:	2b00      	cmp	r3, #0
  403cd4:	dd05      	ble.n	403ce2 <_dtoa_r+0x53a>
  403cd6:	4641      	mov	r1, r8
  403cd8:	461a      	mov	r2, r3
  403cda:	4620      	mov	r0, r4
  403cdc:	f001 fa12 	bl	405104 <__lshift>
  403ce0:	4680      	mov	r8, r0
  403ce2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ce4:	2b00      	cmp	r3, #0
  403ce6:	f040 8086 	bne.w	403df6 <_dtoa_r+0x64e>
  403cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cec:	2b00      	cmp	r3, #0
  403cee:	f340 8266 	ble.w	4041be <_dtoa_r+0xa16>
  403cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403cf4:	2b00      	cmp	r3, #0
  403cf6:	f000 8098 	beq.w	403e2a <_dtoa_r+0x682>
  403cfa:	2d00      	cmp	r5, #0
  403cfc:	dd05      	ble.n	403d0a <_dtoa_r+0x562>
  403cfe:	4631      	mov	r1, r6
  403d00:	462a      	mov	r2, r5
  403d02:	4620      	mov	r0, r4
  403d04:	f001 f9fe 	bl	405104 <__lshift>
  403d08:	4606      	mov	r6, r0
  403d0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d0c:	2b00      	cmp	r3, #0
  403d0e:	f040 8337 	bne.w	404380 <_dtoa_r+0xbd8>
  403d12:	9606      	str	r6, [sp, #24]
  403d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d16:	9a04      	ldr	r2, [sp, #16]
  403d18:	f8dd b018 	ldr.w	fp, [sp, #24]
  403d1c:	3b01      	subs	r3, #1
  403d1e:	18d3      	adds	r3, r2, r3
  403d20:	930b      	str	r3, [sp, #44]	; 0x2c
  403d22:	f00a 0301 	and.w	r3, sl, #1
  403d26:	930c      	str	r3, [sp, #48]	; 0x30
  403d28:	4617      	mov	r7, r2
  403d2a:	46c2      	mov	sl, r8
  403d2c:	4651      	mov	r1, sl
  403d2e:	4648      	mov	r0, r9
  403d30:	f7ff fca6 	bl	403680 <quorem>
  403d34:	4631      	mov	r1, r6
  403d36:	4605      	mov	r5, r0
  403d38:	4648      	mov	r0, r9
  403d3a:	f001 fa35 	bl	4051a8 <__mcmp>
  403d3e:	465a      	mov	r2, fp
  403d40:	900a      	str	r0, [sp, #40]	; 0x28
  403d42:	4651      	mov	r1, sl
  403d44:	4620      	mov	r0, r4
  403d46:	f001 fa4b 	bl	4051e0 <__mdiff>
  403d4a:	68c2      	ldr	r2, [r0, #12]
  403d4c:	4680      	mov	r8, r0
  403d4e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403d52:	2a00      	cmp	r2, #0
  403d54:	f040 822b 	bne.w	4041ae <_dtoa_r+0xa06>
  403d58:	4601      	mov	r1, r0
  403d5a:	4648      	mov	r0, r9
  403d5c:	9308      	str	r3, [sp, #32]
  403d5e:	f001 fa23 	bl	4051a8 <__mcmp>
  403d62:	4641      	mov	r1, r8
  403d64:	9006      	str	r0, [sp, #24]
  403d66:	4620      	mov	r0, r4
  403d68:	f001 f846 	bl	404df8 <_Bfree>
  403d6c:	9a06      	ldr	r2, [sp, #24]
  403d6e:	9b08      	ldr	r3, [sp, #32]
  403d70:	b932      	cbnz	r2, 403d80 <_dtoa_r+0x5d8>
  403d72:	9924      	ldr	r1, [sp, #144]	; 0x90
  403d74:	b921      	cbnz	r1, 403d80 <_dtoa_r+0x5d8>
  403d76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d78:	2a00      	cmp	r2, #0
  403d7a:	f000 83ef 	beq.w	40455c <_dtoa_r+0xdb4>
  403d7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403d80:	990a      	ldr	r1, [sp, #40]	; 0x28
  403d82:	2900      	cmp	r1, #0
  403d84:	f2c0 829f 	blt.w	4042c6 <_dtoa_r+0xb1e>
  403d88:	d105      	bne.n	403d96 <_dtoa_r+0x5ee>
  403d8a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403d8c:	b919      	cbnz	r1, 403d96 <_dtoa_r+0x5ee>
  403d8e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403d90:	2900      	cmp	r1, #0
  403d92:	f000 8298 	beq.w	4042c6 <_dtoa_r+0xb1e>
  403d96:	2a00      	cmp	r2, #0
  403d98:	f300 8306 	bgt.w	4043a8 <_dtoa_r+0xc00>
  403d9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403d9e:	703b      	strb	r3, [r7, #0]
  403da0:	f107 0801 	add.w	r8, r7, #1
  403da4:	4297      	cmp	r7, r2
  403da6:	4645      	mov	r5, r8
  403da8:	f000 830c 	beq.w	4043c4 <_dtoa_r+0xc1c>
  403dac:	4649      	mov	r1, r9
  403dae:	2300      	movs	r3, #0
  403db0:	220a      	movs	r2, #10
  403db2:	4620      	mov	r0, r4
  403db4:	f001 f82a 	bl	404e0c <__multadd>
  403db8:	455e      	cmp	r6, fp
  403dba:	4681      	mov	r9, r0
  403dbc:	4631      	mov	r1, r6
  403dbe:	f04f 0300 	mov.w	r3, #0
  403dc2:	f04f 020a 	mov.w	r2, #10
  403dc6:	4620      	mov	r0, r4
  403dc8:	f000 81eb 	beq.w	4041a2 <_dtoa_r+0x9fa>
  403dcc:	f001 f81e 	bl	404e0c <__multadd>
  403dd0:	4659      	mov	r1, fp
  403dd2:	4606      	mov	r6, r0
  403dd4:	2300      	movs	r3, #0
  403dd6:	220a      	movs	r2, #10
  403dd8:	4620      	mov	r0, r4
  403dda:	f001 f817 	bl	404e0c <__multadd>
  403dde:	4647      	mov	r7, r8
  403de0:	4683      	mov	fp, r0
  403de2:	e7a3      	b.n	403d2c <_dtoa_r+0x584>
  403de4:	201c      	movs	r0, #28
  403de6:	9b08      	ldr	r3, [sp, #32]
  403de8:	4403      	add	r3, r0
  403dea:	9308      	str	r3, [sp, #32]
  403dec:	9b06      	ldr	r3, [sp, #24]
  403dee:	4403      	add	r3, r0
  403df0:	4405      	add	r5, r0
  403df2:	9306      	str	r3, [sp, #24]
  403df4:	e763      	b.n	403cbe <_dtoa_r+0x516>
  403df6:	4641      	mov	r1, r8
  403df8:	4648      	mov	r0, r9
  403dfa:	f001 f9d5 	bl	4051a8 <__mcmp>
  403dfe:	2800      	cmp	r0, #0
  403e00:	f6bf af73 	bge.w	403cea <_dtoa_r+0x542>
  403e04:	9f02      	ldr	r7, [sp, #8]
  403e06:	4649      	mov	r1, r9
  403e08:	2300      	movs	r3, #0
  403e0a:	220a      	movs	r2, #10
  403e0c:	4620      	mov	r0, r4
  403e0e:	3f01      	subs	r7, #1
  403e10:	9702      	str	r7, [sp, #8]
  403e12:	f000 fffb 	bl	404e0c <__multadd>
  403e16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e18:	4681      	mov	r9, r0
  403e1a:	2b00      	cmp	r3, #0
  403e1c:	f040 83b6 	bne.w	40458c <_dtoa_r+0xde4>
  403e20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e22:	2b00      	cmp	r3, #0
  403e24:	f340 83bf 	ble.w	4045a6 <_dtoa_r+0xdfe>
  403e28:	930a      	str	r3, [sp, #40]	; 0x28
  403e2a:	f8dd b010 	ldr.w	fp, [sp, #16]
  403e2e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403e30:	465d      	mov	r5, fp
  403e32:	e002      	b.n	403e3a <_dtoa_r+0x692>
  403e34:	f000 ffea 	bl	404e0c <__multadd>
  403e38:	4681      	mov	r9, r0
  403e3a:	4641      	mov	r1, r8
  403e3c:	4648      	mov	r0, r9
  403e3e:	f7ff fc1f 	bl	403680 <quorem>
  403e42:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403e46:	f805 ab01 	strb.w	sl, [r5], #1
  403e4a:	eba5 030b 	sub.w	r3, r5, fp
  403e4e:	42bb      	cmp	r3, r7
  403e50:	f04f 020a 	mov.w	r2, #10
  403e54:	f04f 0300 	mov.w	r3, #0
  403e58:	4649      	mov	r1, r9
  403e5a:	4620      	mov	r0, r4
  403e5c:	dbea      	blt.n	403e34 <_dtoa_r+0x68c>
  403e5e:	9b04      	ldr	r3, [sp, #16]
  403e60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403e62:	2a01      	cmp	r2, #1
  403e64:	bfac      	ite	ge
  403e66:	189b      	addge	r3, r3, r2
  403e68:	3301      	addlt	r3, #1
  403e6a:	461d      	mov	r5, r3
  403e6c:	f04f 0b00 	mov.w	fp, #0
  403e70:	4649      	mov	r1, r9
  403e72:	2201      	movs	r2, #1
  403e74:	4620      	mov	r0, r4
  403e76:	f001 f945 	bl	405104 <__lshift>
  403e7a:	4641      	mov	r1, r8
  403e7c:	4681      	mov	r9, r0
  403e7e:	f001 f993 	bl	4051a8 <__mcmp>
  403e82:	2800      	cmp	r0, #0
  403e84:	f340 823d 	ble.w	404302 <_dtoa_r+0xb5a>
  403e88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403e8c:	9904      	ldr	r1, [sp, #16]
  403e8e:	1e6b      	subs	r3, r5, #1
  403e90:	e004      	b.n	403e9c <_dtoa_r+0x6f4>
  403e92:	428b      	cmp	r3, r1
  403e94:	f000 81ae 	beq.w	4041f4 <_dtoa_r+0xa4c>
  403e98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403e9c:	2a39      	cmp	r2, #57	; 0x39
  403e9e:	f103 0501 	add.w	r5, r3, #1
  403ea2:	d0f6      	beq.n	403e92 <_dtoa_r+0x6ea>
  403ea4:	3201      	adds	r2, #1
  403ea6:	701a      	strb	r2, [r3, #0]
  403ea8:	4641      	mov	r1, r8
  403eaa:	4620      	mov	r0, r4
  403eac:	f000 ffa4 	bl	404df8 <_Bfree>
  403eb0:	2e00      	cmp	r6, #0
  403eb2:	f43f ae3d 	beq.w	403b30 <_dtoa_r+0x388>
  403eb6:	f1bb 0f00 	cmp.w	fp, #0
  403eba:	d005      	beq.n	403ec8 <_dtoa_r+0x720>
  403ebc:	45b3      	cmp	fp, r6
  403ebe:	d003      	beq.n	403ec8 <_dtoa_r+0x720>
  403ec0:	4659      	mov	r1, fp
  403ec2:	4620      	mov	r0, r4
  403ec4:	f000 ff98 	bl	404df8 <_Bfree>
  403ec8:	4631      	mov	r1, r6
  403eca:	4620      	mov	r0, r4
  403ecc:	f000 ff94 	bl	404df8 <_Bfree>
  403ed0:	e62e      	b.n	403b30 <_dtoa_r+0x388>
  403ed2:	2300      	movs	r3, #0
  403ed4:	930b      	str	r3, [sp, #44]	; 0x2c
  403ed6:	9b02      	ldr	r3, [sp, #8]
  403ed8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403eda:	4413      	add	r3, r2
  403edc:	930f      	str	r3, [sp, #60]	; 0x3c
  403ede:	3301      	adds	r3, #1
  403ee0:	2b01      	cmp	r3, #1
  403ee2:	461f      	mov	r7, r3
  403ee4:	461e      	mov	r6, r3
  403ee6:	930a      	str	r3, [sp, #40]	; 0x28
  403ee8:	bfb8      	it	lt
  403eea:	2701      	movlt	r7, #1
  403eec:	2100      	movs	r1, #0
  403eee:	2f17      	cmp	r7, #23
  403ef0:	6461      	str	r1, [r4, #68]	; 0x44
  403ef2:	d90a      	bls.n	403f0a <_dtoa_r+0x762>
  403ef4:	2201      	movs	r2, #1
  403ef6:	2304      	movs	r3, #4
  403ef8:	005b      	lsls	r3, r3, #1
  403efa:	f103 0014 	add.w	r0, r3, #20
  403efe:	4287      	cmp	r7, r0
  403f00:	4611      	mov	r1, r2
  403f02:	f102 0201 	add.w	r2, r2, #1
  403f06:	d2f7      	bcs.n	403ef8 <_dtoa_r+0x750>
  403f08:	6461      	str	r1, [r4, #68]	; 0x44
  403f0a:	4620      	mov	r0, r4
  403f0c:	f000 ff4e 	bl	404dac <_Balloc>
  403f10:	2e0e      	cmp	r6, #14
  403f12:	9004      	str	r0, [sp, #16]
  403f14:	6420      	str	r0, [r4, #64]	; 0x40
  403f16:	f63f ad41 	bhi.w	40399c <_dtoa_r+0x1f4>
  403f1a:	2d00      	cmp	r5, #0
  403f1c:	f43f ad3e 	beq.w	40399c <_dtoa_r+0x1f4>
  403f20:	9902      	ldr	r1, [sp, #8]
  403f22:	2900      	cmp	r1, #0
  403f24:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403f28:	f340 8202 	ble.w	404330 <_dtoa_r+0xb88>
  403f2c:	4bb8      	ldr	r3, [pc, #736]	; (404210 <_dtoa_r+0xa68>)
  403f2e:	f001 020f 	and.w	r2, r1, #15
  403f32:	110d      	asrs	r5, r1, #4
  403f34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f38:	06e9      	lsls	r1, r5, #27
  403f3a:	e9d3 6700 	ldrd	r6, r7, [r3]
  403f3e:	f140 81ae 	bpl.w	40429e <_dtoa_r+0xaf6>
  403f42:	4bb4      	ldr	r3, [pc, #720]	; (404214 <_dtoa_r+0xa6c>)
  403f44:	4650      	mov	r0, sl
  403f46:	4659      	mov	r1, fp
  403f48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403f4c:	f7fd ff86 	bl	401e5c <__aeabi_ddiv>
  403f50:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403f54:	f005 050f 	and.w	r5, r5, #15
  403f58:	f04f 0a03 	mov.w	sl, #3
  403f5c:	b18d      	cbz	r5, 403f82 <_dtoa_r+0x7da>
  403f5e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404214 <_dtoa_r+0xa6c>
  403f62:	07ea      	lsls	r2, r5, #31
  403f64:	d509      	bpl.n	403f7a <_dtoa_r+0x7d2>
  403f66:	4630      	mov	r0, r6
  403f68:	4639      	mov	r1, r7
  403f6a:	e9d8 2300 	ldrd	r2, r3, [r8]
  403f6e:	f7fd fe4b 	bl	401c08 <__aeabi_dmul>
  403f72:	f10a 0a01 	add.w	sl, sl, #1
  403f76:	4606      	mov	r6, r0
  403f78:	460f      	mov	r7, r1
  403f7a:	106d      	asrs	r5, r5, #1
  403f7c:	f108 0808 	add.w	r8, r8, #8
  403f80:	d1ef      	bne.n	403f62 <_dtoa_r+0x7ba>
  403f82:	463b      	mov	r3, r7
  403f84:	4632      	mov	r2, r6
  403f86:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403f8a:	f7fd ff67 	bl	401e5c <__aeabi_ddiv>
  403f8e:	4607      	mov	r7, r0
  403f90:	4688      	mov	r8, r1
  403f92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403f94:	b143      	cbz	r3, 403fa8 <_dtoa_r+0x800>
  403f96:	2200      	movs	r2, #0
  403f98:	4b9f      	ldr	r3, [pc, #636]	; (404218 <_dtoa_r+0xa70>)
  403f9a:	4638      	mov	r0, r7
  403f9c:	4641      	mov	r1, r8
  403f9e:	f001 ff71 	bl	405e84 <__aeabi_dcmplt>
  403fa2:	2800      	cmp	r0, #0
  403fa4:	f040 8286 	bne.w	4044b4 <_dtoa_r+0xd0c>
  403fa8:	4650      	mov	r0, sl
  403faa:	f7fd fdc7 	bl	401b3c <__aeabi_i2d>
  403fae:	463a      	mov	r2, r7
  403fb0:	4643      	mov	r3, r8
  403fb2:	f7fd fe29 	bl	401c08 <__aeabi_dmul>
  403fb6:	4b99      	ldr	r3, [pc, #612]	; (40421c <_dtoa_r+0xa74>)
  403fb8:	2200      	movs	r2, #0
  403fba:	f7fd fc73 	bl	4018a4 <__adddf3>
  403fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fc0:	4605      	mov	r5, r0
  403fc2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403fc6:	2b00      	cmp	r3, #0
  403fc8:	f000 813e 	beq.w	404248 <_dtoa_r+0xaa0>
  403fcc:	9b02      	ldr	r3, [sp, #8]
  403fce:	9315      	str	r3, [sp, #84]	; 0x54
  403fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fd2:	9312      	str	r3, [sp, #72]	; 0x48
  403fd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403fd6:	2b00      	cmp	r3, #0
  403fd8:	f000 81fa 	beq.w	4043d0 <_dtoa_r+0xc28>
  403fdc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403fde:	4b8c      	ldr	r3, [pc, #560]	; (404210 <_dtoa_r+0xa68>)
  403fe0:	498f      	ldr	r1, [pc, #572]	; (404220 <_dtoa_r+0xa78>)
  403fe2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403fe6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403fea:	2000      	movs	r0, #0
  403fec:	f7fd ff36 	bl	401e5c <__aeabi_ddiv>
  403ff0:	462a      	mov	r2, r5
  403ff2:	4633      	mov	r3, r6
  403ff4:	f7fd fc54 	bl	4018a0 <__aeabi_dsub>
  403ff8:	4682      	mov	sl, r0
  403ffa:	468b      	mov	fp, r1
  403ffc:	4638      	mov	r0, r7
  403ffe:	4641      	mov	r1, r8
  404000:	f001 ff7e 	bl	405f00 <__aeabi_d2iz>
  404004:	4605      	mov	r5, r0
  404006:	f7fd fd99 	bl	401b3c <__aeabi_i2d>
  40400a:	4602      	mov	r2, r0
  40400c:	460b      	mov	r3, r1
  40400e:	4638      	mov	r0, r7
  404010:	4641      	mov	r1, r8
  404012:	f7fd fc45 	bl	4018a0 <__aeabi_dsub>
  404016:	3530      	adds	r5, #48	; 0x30
  404018:	fa5f f885 	uxtb.w	r8, r5
  40401c:	9d04      	ldr	r5, [sp, #16]
  40401e:	4606      	mov	r6, r0
  404020:	460f      	mov	r7, r1
  404022:	f885 8000 	strb.w	r8, [r5]
  404026:	4602      	mov	r2, r0
  404028:	460b      	mov	r3, r1
  40402a:	4650      	mov	r0, sl
  40402c:	4659      	mov	r1, fp
  40402e:	3501      	adds	r5, #1
  404030:	f001 ff46 	bl	405ec0 <__aeabi_dcmpgt>
  404034:	2800      	cmp	r0, #0
  404036:	d154      	bne.n	4040e2 <_dtoa_r+0x93a>
  404038:	4632      	mov	r2, r6
  40403a:	463b      	mov	r3, r7
  40403c:	2000      	movs	r0, #0
  40403e:	4976      	ldr	r1, [pc, #472]	; (404218 <_dtoa_r+0xa70>)
  404040:	f7fd fc2e 	bl	4018a0 <__aeabi_dsub>
  404044:	4602      	mov	r2, r0
  404046:	460b      	mov	r3, r1
  404048:	4650      	mov	r0, sl
  40404a:	4659      	mov	r1, fp
  40404c:	f001 ff38 	bl	405ec0 <__aeabi_dcmpgt>
  404050:	2800      	cmp	r0, #0
  404052:	f040 8270 	bne.w	404536 <_dtoa_r+0xd8e>
  404056:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404058:	2a01      	cmp	r2, #1
  40405a:	f000 8111 	beq.w	404280 <_dtoa_r+0xad8>
  40405e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404060:	9a04      	ldr	r2, [sp, #16]
  404062:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404066:	4413      	add	r3, r2
  404068:	4699      	mov	r9, r3
  40406a:	e00d      	b.n	404088 <_dtoa_r+0x8e0>
  40406c:	2000      	movs	r0, #0
  40406e:	496a      	ldr	r1, [pc, #424]	; (404218 <_dtoa_r+0xa70>)
  404070:	f7fd fc16 	bl	4018a0 <__aeabi_dsub>
  404074:	4652      	mov	r2, sl
  404076:	465b      	mov	r3, fp
  404078:	f001 ff04 	bl	405e84 <__aeabi_dcmplt>
  40407c:	2800      	cmp	r0, #0
  40407e:	f040 8258 	bne.w	404532 <_dtoa_r+0xd8a>
  404082:	454d      	cmp	r5, r9
  404084:	f000 80fa 	beq.w	40427c <_dtoa_r+0xad4>
  404088:	4650      	mov	r0, sl
  40408a:	4659      	mov	r1, fp
  40408c:	2200      	movs	r2, #0
  40408e:	4b65      	ldr	r3, [pc, #404]	; (404224 <_dtoa_r+0xa7c>)
  404090:	f7fd fdba 	bl	401c08 <__aeabi_dmul>
  404094:	2200      	movs	r2, #0
  404096:	4b63      	ldr	r3, [pc, #396]	; (404224 <_dtoa_r+0xa7c>)
  404098:	4682      	mov	sl, r0
  40409a:	468b      	mov	fp, r1
  40409c:	4630      	mov	r0, r6
  40409e:	4639      	mov	r1, r7
  4040a0:	f7fd fdb2 	bl	401c08 <__aeabi_dmul>
  4040a4:	460f      	mov	r7, r1
  4040a6:	4606      	mov	r6, r0
  4040a8:	f001 ff2a 	bl	405f00 <__aeabi_d2iz>
  4040ac:	4680      	mov	r8, r0
  4040ae:	f7fd fd45 	bl	401b3c <__aeabi_i2d>
  4040b2:	4602      	mov	r2, r0
  4040b4:	460b      	mov	r3, r1
  4040b6:	4630      	mov	r0, r6
  4040b8:	4639      	mov	r1, r7
  4040ba:	f7fd fbf1 	bl	4018a0 <__aeabi_dsub>
  4040be:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4040c2:	fa5f f888 	uxtb.w	r8, r8
  4040c6:	4652      	mov	r2, sl
  4040c8:	465b      	mov	r3, fp
  4040ca:	f805 8b01 	strb.w	r8, [r5], #1
  4040ce:	4606      	mov	r6, r0
  4040d0:	460f      	mov	r7, r1
  4040d2:	f001 fed7 	bl	405e84 <__aeabi_dcmplt>
  4040d6:	4632      	mov	r2, r6
  4040d8:	463b      	mov	r3, r7
  4040da:	2800      	cmp	r0, #0
  4040dc:	d0c6      	beq.n	40406c <_dtoa_r+0x8c4>
  4040de:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4040e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4040e4:	9302      	str	r3, [sp, #8]
  4040e6:	e523      	b.n	403b30 <_dtoa_r+0x388>
  4040e8:	2300      	movs	r3, #0
  4040ea:	930b      	str	r3, [sp, #44]	; 0x2c
  4040ec:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4040ee:	2b00      	cmp	r3, #0
  4040f0:	f340 80dc 	ble.w	4042ac <_dtoa_r+0xb04>
  4040f4:	461f      	mov	r7, r3
  4040f6:	461e      	mov	r6, r3
  4040f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4040fa:	930a      	str	r3, [sp, #40]	; 0x28
  4040fc:	e6f6      	b.n	403eec <_dtoa_r+0x744>
  4040fe:	2301      	movs	r3, #1
  404100:	930b      	str	r3, [sp, #44]	; 0x2c
  404102:	e7f3      	b.n	4040ec <_dtoa_r+0x944>
  404104:	f1ba 0f00 	cmp.w	sl, #0
  404108:	f47f ada8 	bne.w	403c5c <_dtoa_r+0x4b4>
  40410c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404110:	2b00      	cmp	r3, #0
  404112:	f47f adba 	bne.w	403c8a <_dtoa_r+0x4e2>
  404116:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40411a:	0d3f      	lsrs	r7, r7, #20
  40411c:	053f      	lsls	r7, r7, #20
  40411e:	2f00      	cmp	r7, #0
  404120:	f000 820d 	beq.w	40453e <_dtoa_r+0xd96>
  404124:	9b08      	ldr	r3, [sp, #32]
  404126:	3301      	adds	r3, #1
  404128:	9308      	str	r3, [sp, #32]
  40412a:	9b06      	ldr	r3, [sp, #24]
  40412c:	3301      	adds	r3, #1
  40412e:	9306      	str	r3, [sp, #24]
  404130:	2301      	movs	r3, #1
  404132:	930c      	str	r3, [sp, #48]	; 0x30
  404134:	e5ab      	b.n	403c8e <_dtoa_r+0x4e6>
  404136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404138:	2b00      	cmp	r3, #0
  40413a:	f73f ac42 	bgt.w	4039c2 <_dtoa_r+0x21a>
  40413e:	f040 8221 	bne.w	404584 <_dtoa_r+0xddc>
  404142:	2200      	movs	r2, #0
  404144:	4b38      	ldr	r3, [pc, #224]	; (404228 <_dtoa_r+0xa80>)
  404146:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40414a:	f7fd fd5d 	bl	401c08 <__aeabi_dmul>
  40414e:	4652      	mov	r2, sl
  404150:	465b      	mov	r3, fp
  404152:	f001 feab 	bl	405eac <__aeabi_dcmpge>
  404156:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40415a:	4646      	mov	r6, r8
  40415c:	2800      	cmp	r0, #0
  40415e:	d041      	beq.n	4041e4 <_dtoa_r+0xa3c>
  404160:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404162:	9d04      	ldr	r5, [sp, #16]
  404164:	43db      	mvns	r3, r3
  404166:	9302      	str	r3, [sp, #8]
  404168:	4641      	mov	r1, r8
  40416a:	4620      	mov	r0, r4
  40416c:	f000 fe44 	bl	404df8 <_Bfree>
  404170:	2e00      	cmp	r6, #0
  404172:	f43f acdd 	beq.w	403b30 <_dtoa_r+0x388>
  404176:	e6a7      	b.n	403ec8 <_dtoa_r+0x720>
  404178:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40417a:	4649      	mov	r1, r9
  40417c:	4620      	mov	r0, r4
  40417e:	f000 ff71 	bl	405064 <__pow5mult>
  404182:	4681      	mov	r9, r0
  404184:	e558      	b.n	403c38 <_dtoa_r+0x490>
  404186:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404188:	2a00      	cmp	r2, #0
  40418a:	f000 8187 	beq.w	40449c <_dtoa_r+0xcf4>
  40418e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404192:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404194:	9d08      	ldr	r5, [sp, #32]
  404196:	e4f2      	b.n	403b7e <_dtoa_r+0x3d6>
  404198:	f1ba 0f00 	cmp.w	sl, #0
  40419c:	f47f ad75 	bne.w	403c8a <_dtoa_r+0x4e2>
  4041a0:	e7b4      	b.n	40410c <_dtoa_r+0x964>
  4041a2:	f000 fe33 	bl	404e0c <__multadd>
  4041a6:	4647      	mov	r7, r8
  4041a8:	4606      	mov	r6, r0
  4041aa:	4683      	mov	fp, r0
  4041ac:	e5be      	b.n	403d2c <_dtoa_r+0x584>
  4041ae:	4601      	mov	r1, r0
  4041b0:	4620      	mov	r0, r4
  4041b2:	9306      	str	r3, [sp, #24]
  4041b4:	f000 fe20 	bl	404df8 <_Bfree>
  4041b8:	2201      	movs	r2, #1
  4041ba:	9b06      	ldr	r3, [sp, #24]
  4041bc:	e5e0      	b.n	403d80 <_dtoa_r+0x5d8>
  4041be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041c0:	2b02      	cmp	r3, #2
  4041c2:	f77f ad96 	ble.w	403cf2 <_dtoa_r+0x54a>
  4041c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041c8:	2b00      	cmp	r3, #0
  4041ca:	d1c9      	bne.n	404160 <_dtoa_r+0x9b8>
  4041cc:	4641      	mov	r1, r8
  4041ce:	2205      	movs	r2, #5
  4041d0:	4620      	mov	r0, r4
  4041d2:	f000 fe1b 	bl	404e0c <__multadd>
  4041d6:	4601      	mov	r1, r0
  4041d8:	4680      	mov	r8, r0
  4041da:	4648      	mov	r0, r9
  4041dc:	f000 ffe4 	bl	4051a8 <__mcmp>
  4041e0:	2800      	cmp	r0, #0
  4041e2:	ddbd      	ble.n	404160 <_dtoa_r+0x9b8>
  4041e4:	9a02      	ldr	r2, [sp, #8]
  4041e6:	9904      	ldr	r1, [sp, #16]
  4041e8:	2331      	movs	r3, #49	; 0x31
  4041ea:	3201      	adds	r2, #1
  4041ec:	9202      	str	r2, [sp, #8]
  4041ee:	700b      	strb	r3, [r1, #0]
  4041f0:	1c4d      	adds	r5, r1, #1
  4041f2:	e7b9      	b.n	404168 <_dtoa_r+0x9c0>
  4041f4:	9a02      	ldr	r2, [sp, #8]
  4041f6:	3201      	adds	r2, #1
  4041f8:	9202      	str	r2, [sp, #8]
  4041fa:	9a04      	ldr	r2, [sp, #16]
  4041fc:	2331      	movs	r3, #49	; 0x31
  4041fe:	7013      	strb	r3, [r2, #0]
  404200:	e652      	b.n	403ea8 <_dtoa_r+0x700>
  404202:	2301      	movs	r3, #1
  404204:	930b      	str	r3, [sp, #44]	; 0x2c
  404206:	e666      	b.n	403ed6 <_dtoa_r+0x72e>
  404208:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40420c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40420e:	e48f      	b.n	403b30 <_dtoa_r+0x388>
  404210:	00406d58 	.word	0x00406d58
  404214:	00406d30 	.word	0x00406d30
  404218:	3ff00000 	.word	0x3ff00000
  40421c:	401c0000 	.word	0x401c0000
  404220:	3fe00000 	.word	0x3fe00000
  404224:	40240000 	.word	0x40240000
  404228:	40140000 	.word	0x40140000
  40422c:	4650      	mov	r0, sl
  40422e:	f7fd fc85 	bl	401b3c <__aeabi_i2d>
  404232:	463a      	mov	r2, r7
  404234:	4643      	mov	r3, r8
  404236:	f7fd fce7 	bl	401c08 <__aeabi_dmul>
  40423a:	2200      	movs	r2, #0
  40423c:	4bc1      	ldr	r3, [pc, #772]	; (404544 <_dtoa_r+0xd9c>)
  40423e:	f7fd fb31 	bl	4018a4 <__adddf3>
  404242:	4605      	mov	r5, r0
  404244:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404248:	4641      	mov	r1, r8
  40424a:	2200      	movs	r2, #0
  40424c:	4bbe      	ldr	r3, [pc, #760]	; (404548 <_dtoa_r+0xda0>)
  40424e:	4638      	mov	r0, r7
  404250:	f7fd fb26 	bl	4018a0 <__aeabi_dsub>
  404254:	462a      	mov	r2, r5
  404256:	4633      	mov	r3, r6
  404258:	4682      	mov	sl, r0
  40425a:	468b      	mov	fp, r1
  40425c:	f001 fe30 	bl	405ec0 <__aeabi_dcmpgt>
  404260:	4680      	mov	r8, r0
  404262:	2800      	cmp	r0, #0
  404264:	f040 8110 	bne.w	404488 <_dtoa_r+0xce0>
  404268:	462a      	mov	r2, r5
  40426a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40426e:	4650      	mov	r0, sl
  404270:	4659      	mov	r1, fp
  404272:	f001 fe07 	bl	405e84 <__aeabi_dcmplt>
  404276:	b118      	cbz	r0, 404280 <_dtoa_r+0xad8>
  404278:	4646      	mov	r6, r8
  40427a:	e771      	b.n	404160 <_dtoa_r+0x9b8>
  40427c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404280:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404284:	f7ff bb8a 	b.w	40399c <_dtoa_r+0x1f4>
  404288:	9804      	ldr	r0, [sp, #16]
  40428a:	f7ff babb 	b.w	403804 <_dtoa_r+0x5c>
  40428e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404290:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404292:	970c      	str	r7, [sp, #48]	; 0x30
  404294:	1afb      	subs	r3, r7, r3
  404296:	441a      	add	r2, r3
  404298:	920d      	str	r2, [sp, #52]	; 0x34
  40429a:	2700      	movs	r7, #0
  40429c:	e469      	b.n	403b72 <_dtoa_r+0x3ca>
  40429e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4042a2:	f04f 0a02 	mov.w	sl, #2
  4042a6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4042aa:	e657      	b.n	403f5c <_dtoa_r+0x7b4>
  4042ac:	2100      	movs	r1, #0
  4042ae:	2301      	movs	r3, #1
  4042b0:	6461      	str	r1, [r4, #68]	; 0x44
  4042b2:	4620      	mov	r0, r4
  4042b4:	9325      	str	r3, [sp, #148]	; 0x94
  4042b6:	f000 fd79 	bl	404dac <_Balloc>
  4042ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4042bc:	9004      	str	r0, [sp, #16]
  4042be:	6420      	str	r0, [r4, #64]	; 0x40
  4042c0:	930a      	str	r3, [sp, #40]	; 0x28
  4042c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4042c4:	e629      	b.n	403f1a <_dtoa_r+0x772>
  4042c6:	2a00      	cmp	r2, #0
  4042c8:	46d0      	mov	r8, sl
  4042ca:	f8cd b018 	str.w	fp, [sp, #24]
  4042ce:	469a      	mov	sl, r3
  4042d0:	dd11      	ble.n	4042f6 <_dtoa_r+0xb4e>
  4042d2:	4649      	mov	r1, r9
  4042d4:	2201      	movs	r2, #1
  4042d6:	4620      	mov	r0, r4
  4042d8:	f000 ff14 	bl	405104 <__lshift>
  4042dc:	4641      	mov	r1, r8
  4042de:	4681      	mov	r9, r0
  4042e0:	f000 ff62 	bl	4051a8 <__mcmp>
  4042e4:	2800      	cmp	r0, #0
  4042e6:	f340 8146 	ble.w	404576 <_dtoa_r+0xdce>
  4042ea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4042ee:	f000 8106 	beq.w	4044fe <_dtoa_r+0xd56>
  4042f2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4042f6:	46b3      	mov	fp, r6
  4042f8:	f887 a000 	strb.w	sl, [r7]
  4042fc:	1c7d      	adds	r5, r7, #1
  4042fe:	9e06      	ldr	r6, [sp, #24]
  404300:	e5d2      	b.n	403ea8 <_dtoa_r+0x700>
  404302:	d104      	bne.n	40430e <_dtoa_r+0xb66>
  404304:	f01a 0f01 	tst.w	sl, #1
  404308:	d001      	beq.n	40430e <_dtoa_r+0xb66>
  40430a:	e5bd      	b.n	403e88 <_dtoa_r+0x6e0>
  40430c:	4615      	mov	r5, r2
  40430e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404312:	2b30      	cmp	r3, #48	; 0x30
  404314:	f105 32ff 	add.w	r2, r5, #4294967295
  404318:	d0f8      	beq.n	40430c <_dtoa_r+0xb64>
  40431a:	e5c5      	b.n	403ea8 <_dtoa_r+0x700>
  40431c:	9904      	ldr	r1, [sp, #16]
  40431e:	2230      	movs	r2, #48	; 0x30
  404320:	700a      	strb	r2, [r1, #0]
  404322:	9a02      	ldr	r2, [sp, #8]
  404324:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404328:	3201      	adds	r2, #1
  40432a:	9202      	str	r2, [sp, #8]
  40432c:	f7ff bbfc 	b.w	403b28 <_dtoa_r+0x380>
  404330:	f000 80bb 	beq.w	4044aa <_dtoa_r+0xd02>
  404334:	9b02      	ldr	r3, [sp, #8]
  404336:	425d      	negs	r5, r3
  404338:	4b84      	ldr	r3, [pc, #528]	; (40454c <_dtoa_r+0xda4>)
  40433a:	f005 020f 	and.w	r2, r5, #15
  40433e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404342:	e9d3 2300 	ldrd	r2, r3, [r3]
  404346:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40434a:	f7fd fc5d 	bl	401c08 <__aeabi_dmul>
  40434e:	112d      	asrs	r5, r5, #4
  404350:	4607      	mov	r7, r0
  404352:	4688      	mov	r8, r1
  404354:	f000 812c 	beq.w	4045b0 <_dtoa_r+0xe08>
  404358:	4e7d      	ldr	r6, [pc, #500]	; (404550 <_dtoa_r+0xda8>)
  40435a:	f04f 0a02 	mov.w	sl, #2
  40435e:	07eb      	lsls	r3, r5, #31
  404360:	d509      	bpl.n	404376 <_dtoa_r+0xbce>
  404362:	4638      	mov	r0, r7
  404364:	4641      	mov	r1, r8
  404366:	e9d6 2300 	ldrd	r2, r3, [r6]
  40436a:	f7fd fc4d 	bl	401c08 <__aeabi_dmul>
  40436e:	f10a 0a01 	add.w	sl, sl, #1
  404372:	4607      	mov	r7, r0
  404374:	4688      	mov	r8, r1
  404376:	106d      	asrs	r5, r5, #1
  404378:	f106 0608 	add.w	r6, r6, #8
  40437c:	d1ef      	bne.n	40435e <_dtoa_r+0xbb6>
  40437e:	e608      	b.n	403f92 <_dtoa_r+0x7ea>
  404380:	6871      	ldr	r1, [r6, #4]
  404382:	4620      	mov	r0, r4
  404384:	f000 fd12 	bl	404dac <_Balloc>
  404388:	6933      	ldr	r3, [r6, #16]
  40438a:	3302      	adds	r3, #2
  40438c:	009a      	lsls	r2, r3, #2
  40438e:	4605      	mov	r5, r0
  404390:	f106 010c 	add.w	r1, r6, #12
  404394:	300c      	adds	r0, #12
  404396:	f000 fc63 	bl	404c60 <memcpy>
  40439a:	4629      	mov	r1, r5
  40439c:	2201      	movs	r2, #1
  40439e:	4620      	mov	r0, r4
  4043a0:	f000 feb0 	bl	405104 <__lshift>
  4043a4:	9006      	str	r0, [sp, #24]
  4043a6:	e4b5      	b.n	403d14 <_dtoa_r+0x56c>
  4043a8:	2b39      	cmp	r3, #57	; 0x39
  4043aa:	f8cd b018 	str.w	fp, [sp, #24]
  4043ae:	46d0      	mov	r8, sl
  4043b0:	f000 80a5 	beq.w	4044fe <_dtoa_r+0xd56>
  4043b4:	f103 0a01 	add.w	sl, r3, #1
  4043b8:	46b3      	mov	fp, r6
  4043ba:	f887 a000 	strb.w	sl, [r7]
  4043be:	1c7d      	adds	r5, r7, #1
  4043c0:	9e06      	ldr	r6, [sp, #24]
  4043c2:	e571      	b.n	403ea8 <_dtoa_r+0x700>
  4043c4:	465a      	mov	r2, fp
  4043c6:	46d0      	mov	r8, sl
  4043c8:	46b3      	mov	fp, r6
  4043ca:	469a      	mov	sl, r3
  4043cc:	4616      	mov	r6, r2
  4043ce:	e54f      	b.n	403e70 <_dtoa_r+0x6c8>
  4043d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4043d2:	495e      	ldr	r1, [pc, #376]	; (40454c <_dtoa_r+0xda4>)
  4043d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4043d8:	462a      	mov	r2, r5
  4043da:	4633      	mov	r3, r6
  4043dc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4043e0:	f7fd fc12 	bl	401c08 <__aeabi_dmul>
  4043e4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4043e8:	4638      	mov	r0, r7
  4043ea:	4641      	mov	r1, r8
  4043ec:	f001 fd88 	bl	405f00 <__aeabi_d2iz>
  4043f0:	4605      	mov	r5, r0
  4043f2:	f7fd fba3 	bl	401b3c <__aeabi_i2d>
  4043f6:	460b      	mov	r3, r1
  4043f8:	4602      	mov	r2, r0
  4043fa:	4641      	mov	r1, r8
  4043fc:	4638      	mov	r0, r7
  4043fe:	f7fd fa4f 	bl	4018a0 <__aeabi_dsub>
  404402:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404404:	460f      	mov	r7, r1
  404406:	9904      	ldr	r1, [sp, #16]
  404408:	3530      	adds	r5, #48	; 0x30
  40440a:	2b01      	cmp	r3, #1
  40440c:	700d      	strb	r5, [r1, #0]
  40440e:	4606      	mov	r6, r0
  404410:	f101 0501 	add.w	r5, r1, #1
  404414:	d026      	beq.n	404464 <_dtoa_r+0xcbc>
  404416:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404418:	9a04      	ldr	r2, [sp, #16]
  40441a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404558 <_dtoa_r+0xdb0>
  40441e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404422:	4413      	add	r3, r2
  404424:	f04f 0a00 	mov.w	sl, #0
  404428:	4699      	mov	r9, r3
  40442a:	4652      	mov	r2, sl
  40442c:	465b      	mov	r3, fp
  40442e:	4630      	mov	r0, r6
  404430:	4639      	mov	r1, r7
  404432:	f7fd fbe9 	bl	401c08 <__aeabi_dmul>
  404436:	460f      	mov	r7, r1
  404438:	4606      	mov	r6, r0
  40443a:	f001 fd61 	bl	405f00 <__aeabi_d2iz>
  40443e:	4680      	mov	r8, r0
  404440:	f7fd fb7c 	bl	401b3c <__aeabi_i2d>
  404444:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404448:	4602      	mov	r2, r0
  40444a:	460b      	mov	r3, r1
  40444c:	4630      	mov	r0, r6
  40444e:	4639      	mov	r1, r7
  404450:	f7fd fa26 	bl	4018a0 <__aeabi_dsub>
  404454:	f805 8b01 	strb.w	r8, [r5], #1
  404458:	454d      	cmp	r5, r9
  40445a:	4606      	mov	r6, r0
  40445c:	460f      	mov	r7, r1
  40445e:	d1e4      	bne.n	40442a <_dtoa_r+0xc82>
  404460:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404464:	4b3b      	ldr	r3, [pc, #236]	; (404554 <_dtoa_r+0xdac>)
  404466:	2200      	movs	r2, #0
  404468:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40446c:	f7fd fa1a 	bl	4018a4 <__adddf3>
  404470:	4632      	mov	r2, r6
  404472:	463b      	mov	r3, r7
  404474:	f001 fd06 	bl	405e84 <__aeabi_dcmplt>
  404478:	2800      	cmp	r0, #0
  40447a:	d046      	beq.n	40450a <_dtoa_r+0xd62>
  40447c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40447e:	9302      	str	r3, [sp, #8]
  404480:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404484:	f7ff bb43 	b.w	403b0e <_dtoa_r+0x366>
  404488:	f04f 0800 	mov.w	r8, #0
  40448c:	4646      	mov	r6, r8
  40448e:	e6a9      	b.n	4041e4 <_dtoa_r+0xa3c>
  404490:	9b08      	ldr	r3, [sp, #32]
  404492:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404494:	1a9d      	subs	r5, r3, r2
  404496:	2300      	movs	r3, #0
  404498:	f7ff bb71 	b.w	403b7e <_dtoa_r+0x3d6>
  40449c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40449e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4044a0:	9d08      	ldr	r5, [sp, #32]
  4044a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4044a6:	f7ff bb6a 	b.w	403b7e <_dtoa_r+0x3d6>
  4044aa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4044ae:	f04f 0a02 	mov.w	sl, #2
  4044b2:	e56e      	b.n	403f92 <_dtoa_r+0x7ea>
  4044b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044b6:	2b00      	cmp	r3, #0
  4044b8:	f43f aeb8 	beq.w	40422c <_dtoa_r+0xa84>
  4044bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044be:	2b00      	cmp	r3, #0
  4044c0:	f77f aede 	ble.w	404280 <_dtoa_r+0xad8>
  4044c4:	2200      	movs	r2, #0
  4044c6:	4b24      	ldr	r3, [pc, #144]	; (404558 <_dtoa_r+0xdb0>)
  4044c8:	4638      	mov	r0, r7
  4044ca:	4641      	mov	r1, r8
  4044cc:	f7fd fb9c 	bl	401c08 <__aeabi_dmul>
  4044d0:	4607      	mov	r7, r0
  4044d2:	4688      	mov	r8, r1
  4044d4:	f10a 0001 	add.w	r0, sl, #1
  4044d8:	f7fd fb30 	bl	401b3c <__aeabi_i2d>
  4044dc:	463a      	mov	r2, r7
  4044de:	4643      	mov	r3, r8
  4044e0:	f7fd fb92 	bl	401c08 <__aeabi_dmul>
  4044e4:	2200      	movs	r2, #0
  4044e6:	4b17      	ldr	r3, [pc, #92]	; (404544 <_dtoa_r+0xd9c>)
  4044e8:	f7fd f9dc 	bl	4018a4 <__adddf3>
  4044ec:	9a02      	ldr	r2, [sp, #8]
  4044ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044f0:	9312      	str	r3, [sp, #72]	; 0x48
  4044f2:	3a01      	subs	r2, #1
  4044f4:	4605      	mov	r5, r0
  4044f6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4044fa:	9215      	str	r2, [sp, #84]	; 0x54
  4044fc:	e56a      	b.n	403fd4 <_dtoa_r+0x82c>
  4044fe:	2239      	movs	r2, #57	; 0x39
  404500:	46b3      	mov	fp, r6
  404502:	703a      	strb	r2, [r7, #0]
  404504:	9e06      	ldr	r6, [sp, #24]
  404506:	1c7d      	adds	r5, r7, #1
  404508:	e4c0      	b.n	403e8c <_dtoa_r+0x6e4>
  40450a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40450e:	2000      	movs	r0, #0
  404510:	4910      	ldr	r1, [pc, #64]	; (404554 <_dtoa_r+0xdac>)
  404512:	f7fd f9c5 	bl	4018a0 <__aeabi_dsub>
  404516:	4632      	mov	r2, r6
  404518:	463b      	mov	r3, r7
  40451a:	f001 fcd1 	bl	405ec0 <__aeabi_dcmpgt>
  40451e:	b908      	cbnz	r0, 404524 <_dtoa_r+0xd7c>
  404520:	e6ae      	b.n	404280 <_dtoa_r+0xad8>
  404522:	4615      	mov	r5, r2
  404524:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404528:	2b30      	cmp	r3, #48	; 0x30
  40452a:	f105 32ff 	add.w	r2, r5, #4294967295
  40452e:	d0f8      	beq.n	404522 <_dtoa_r+0xd7a>
  404530:	e5d7      	b.n	4040e2 <_dtoa_r+0x93a>
  404532:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404536:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404538:	9302      	str	r3, [sp, #8]
  40453a:	f7ff bae8 	b.w	403b0e <_dtoa_r+0x366>
  40453e:	970c      	str	r7, [sp, #48]	; 0x30
  404540:	f7ff bba5 	b.w	403c8e <_dtoa_r+0x4e6>
  404544:	401c0000 	.word	0x401c0000
  404548:	40140000 	.word	0x40140000
  40454c:	00406d58 	.word	0x00406d58
  404550:	00406d30 	.word	0x00406d30
  404554:	3fe00000 	.word	0x3fe00000
  404558:	40240000 	.word	0x40240000
  40455c:	2b39      	cmp	r3, #57	; 0x39
  40455e:	f8cd b018 	str.w	fp, [sp, #24]
  404562:	46d0      	mov	r8, sl
  404564:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404568:	469a      	mov	sl, r3
  40456a:	d0c8      	beq.n	4044fe <_dtoa_r+0xd56>
  40456c:	f1bb 0f00 	cmp.w	fp, #0
  404570:	f73f aebf 	bgt.w	4042f2 <_dtoa_r+0xb4a>
  404574:	e6bf      	b.n	4042f6 <_dtoa_r+0xb4e>
  404576:	f47f aebe 	bne.w	4042f6 <_dtoa_r+0xb4e>
  40457a:	f01a 0f01 	tst.w	sl, #1
  40457e:	f43f aeba 	beq.w	4042f6 <_dtoa_r+0xb4e>
  404582:	e6b2      	b.n	4042ea <_dtoa_r+0xb42>
  404584:	f04f 0800 	mov.w	r8, #0
  404588:	4646      	mov	r6, r8
  40458a:	e5e9      	b.n	404160 <_dtoa_r+0x9b8>
  40458c:	4631      	mov	r1, r6
  40458e:	2300      	movs	r3, #0
  404590:	220a      	movs	r2, #10
  404592:	4620      	mov	r0, r4
  404594:	f000 fc3a 	bl	404e0c <__multadd>
  404598:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40459a:	2b00      	cmp	r3, #0
  40459c:	4606      	mov	r6, r0
  40459e:	dd0a      	ble.n	4045b6 <_dtoa_r+0xe0e>
  4045a0:	930a      	str	r3, [sp, #40]	; 0x28
  4045a2:	f7ff bbaa 	b.w	403cfa <_dtoa_r+0x552>
  4045a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045a8:	2b02      	cmp	r3, #2
  4045aa:	dc23      	bgt.n	4045f4 <_dtoa_r+0xe4c>
  4045ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4045ae:	e43b      	b.n	403e28 <_dtoa_r+0x680>
  4045b0:	f04f 0a02 	mov.w	sl, #2
  4045b4:	e4ed      	b.n	403f92 <_dtoa_r+0x7ea>
  4045b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045b8:	2b02      	cmp	r3, #2
  4045ba:	dc1b      	bgt.n	4045f4 <_dtoa_r+0xe4c>
  4045bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4045be:	e7ef      	b.n	4045a0 <_dtoa_r+0xdf8>
  4045c0:	2500      	movs	r5, #0
  4045c2:	6465      	str	r5, [r4, #68]	; 0x44
  4045c4:	4629      	mov	r1, r5
  4045c6:	4620      	mov	r0, r4
  4045c8:	f000 fbf0 	bl	404dac <_Balloc>
  4045cc:	f04f 33ff 	mov.w	r3, #4294967295
  4045d0:	930a      	str	r3, [sp, #40]	; 0x28
  4045d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4045d4:	2301      	movs	r3, #1
  4045d6:	9004      	str	r0, [sp, #16]
  4045d8:	9525      	str	r5, [sp, #148]	; 0x94
  4045da:	6420      	str	r0, [r4, #64]	; 0x40
  4045dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4045de:	f7ff b9dd 	b.w	40399c <_dtoa_r+0x1f4>
  4045e2:	2501      	movs	r5, #1
  4045e4:	f7ff b9a5 	b.w	403932 <_dtoa_r+0x18a>
  4045e8:	f43f ab69 	beq.w	403cbe <_dtoa_r+0x516>
  4045ec:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4045f0:	f7ff bbf9 	b.w	403de6 <_dtoa_r+0x63e>
  4045f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4045f6:	930a      	str	r3, [sp, #40]	; 0x28
  4045f8:	e5e5      	b.n	4041c6 <_dtoa_r+0xa1e>
  4045fa:	bf00      	nop

004045fc <__libc_fini_array>:
  4045fc:	b538      	push	{r3, r4, r5, lr}
  4045fe:	4c0a      	ldr	r4, [pc, #40]	; (404628 <__libc_fini_array+0x2c>)
  404600:	4d0a      	ldr	r5, [pc, #40]	; (40462c <__libc_fini_array+0x30>)
  404602:	1b64      	subs	r4, r4, r5
  404604:	10a4      	asrs	r4, r4, #2
  404606:	d00a      	beq.n	40461e <__libc_fini_array+0x22>
  404608:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40460c:	3b01      	subs	r3, #1
  40460e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404612:	3c01      	subs	r4, #1
  404614:	f855 3904 	ldr.w	r3, [r5], #-4
  404618:	4798      	blx	r3
  40461a:	2c00      	cmp	r4, #0
  40461c:	d1f9      	bne.n	404612 <__libc_fini_array+0x16>
  40461e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404622:	f002 bc97 	b.w	406f54 <_fini>
  404626:	bf00      	nop
  404628:	00406f64 	.word	0x00406f64
  40462c:	00406f60 	.word	0x00406f60

00404630 <_localeconv_r>:
  404630:	4a04      	ldr	r2, [pc, #16]	; (404644 <_localeconv_r+0x14>)
  404632:	4b05      	ldr	r3, [pc, #20]	; (404648 <_localeconv_r+0x18>)
  404634:	6812      	ldr	r2, [r2, #0]
  404636:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404638:	2800      	cmp	r0, #0
  40463a:	bf08      	it	eq
  40463c:	4618      	moveq	r0, r3
  40463e:	30f0      	adds	r0, #240	; 0xf0
  404640:	4770      	bx	lr
  404642:	bf00      	nop
  404644:	20400024 	.word	0x20400024
  404648:	20400864 	.word	0x20400864

0040464c <__retarget_lock_acquire_recursive>:
  40464c:	4770      	bx	lr
  40464e:	bf00      	nop

00404650 <__retarget_lock_release_recursive>:
  404650:	4770      	bx	lr
  404652:	bf00      	nop

00404654 <_malloc_r>:
  404654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404658:	f101 060b 	add.w	r6, r1, #11
  40465c:	2e16      	cmp	r6, #22
  40465e:	b083      	sub	sp, #12
  404660:	4605      	mov	r5, r0
  404662:	f240 809e 	bls.w	4047a2 <_malloc_r+0x14e>
  404666:	f036 0607 	bics.w	r6, r6, #7
  40466a:	f100 80bd 	bmi.w	4047e8 <_malloc_r+0x194>
  40466e:	42b1      	cmp	r1, r6
  404670:	f200 80ba 	bhi.w	4047e8 <_malloc_r+0x194>
  404674:	f000 fb8e 	bl	404d94 <__malloc_lock>
  404678:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40467c:	f0c0 8293 	bcc.w	404ba6 <_malloc_r+0x552>
  404680:	0a73      	lsrs	r3, r6, #9
  404682:	f000 80b8 	beq.w	4047f6 <_malloc_r+0x1a2>
  404686:	2b04      	cmp	r3, #4
  404688:	f200 8179 	bhi.w	40497e <_malloc_r+0x32a>
  40468c:	09b3      	lsrs	r3, r6, #6
  40468e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404692:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404696:	00c3      	lsls	r3, r0, #3
  404698:	4fbf      	ldr	r7, [pc, #764]	; (404998 <_malloc_r+0x344>)
  40469a:	443b      	add	r3, r7
  40469c:	f1a3 0108 	sub.w	r1, r3, #8
  4046a0:	685c      	ldr	r4, [r3, #4]
  4046a2:	42a1      	cmp	r1, r4
  4046a4:	d106      	bne.n	4046b4 <_malloc_r+0x60>
  4046a6:	e00c      	b.n	4046c2 <_malloc_r+0x6e>
  4046a8:	2a00      	cmp	r2, #0
  4046aa:	f280 80aa 	bge.w	404802 <_malloc_r+0x1ae>
  4046ae:	68e4      	ldr	r4, [r4, #12]
  4046b0:	42a1      	cmp	r1, r4
  4046b2:	d006      	beq.n	4046c2 <_malloc_r+0x6e>
  4046b4:	6863      	ldr	r3, [r4, #4]
  4046b6:	f023 0303 	bic.w	r3, r3, #3
  4046ba:	1b9a      	subs	r2, r3, r6
  4046bc:	2a0f      	cmp	r2, #15
  4046be:	ddf3      	ble.n	4046a8 <_malloc_r+0x54>
  4046c0:	4670      	mov	r0, lr
  4046c2:	693c      	ldr	r4, [r7, #16]
  4046c4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4049ac <_malloc_r+0x358>
  4046c8:	4574      	cmp	r4, lr
  4046ca:	f000 81ab 	beq.w	404a24 <_malloc_r+0x3d0>
  4046ce:	6863      	ldr	r3, [r4, #4]
  4046d0:	f023 0303 	bic.w	r3, r3, #3
  4046d4:	1b9a      	subs	r2, r3, r6
  4046d6:	2a0f      	cmp	r2, #15
  4046d8:	f300 8190 	bgt.w	4049fc <_malloc_r+0x3a8>
  4046dc:	2a00      	cmp	r2, #0
  4046de:	f8c7 e014 	str.w	lr, [r7, #20]
  4046e2:	f8c7 e010 	str.w	lr, [r7, #16]
  4046e6:	f280 809d 	bge.w	404824 <_malloc_r+0x1d0>
  4046ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4046ee:	f080 8161 	bcs.w	4049b4 <_malloc_r+0x360>
  4046f2:	08db      	lsrs	r3, r3, #3
  4046f4:	f103 0c01 	add.w	ip, r3, #1
  4046f8:	1099      	asrs	r1, r3, #2
  4046fa:	687a      	ldr	r2, [r7, #4]
  4046fc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404700:	f8c4 8008 	str.w	r8, [r4, #8]
  404704:	2301      	movs	r3, #1
  404706:	408b      	lsls	r3, r1
  404708:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40470c:	4313      	orrs	r3, r2
  40470e:	3908      	subs	r1, #8
  404710:	60e1      	str	r1, [r4, #12]
  404712:	607b      	str	r3, [r7, #4]
  404714:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404718:	f8c8 400c 	str.w	r4, [r8, #12]
  40471c:	1082      	asrs	r2, r0, #2
  40471e:	2401      	movs	r4, #1
  404720:	4094      	lsls	r4, r2
  404722:	429c      	cmp	r4, r3
  404724:	f200 808b 	bhi.w	40483e <_malloc_r+0x1ea>
  404728:	421c      	tst	r4, r3
  40472a:	d106      	bne.n	40473a <_malloc_r+0xe6>
  40472c:	f020 0003 	bic.w	r0, r0, #3
  404730:	0064      	lsls	r4, r4, #1
  404732:	421c      	tst	r4, r3
  404734:	f100 0004 	add.w	r0, r0, #4
  404738:	d0fa      	beq.n	404730 <_malloc_r+0xdc>
  40473a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40473e:	46cc      	mov	ip, r9
  404740:	4680      	mov	r8, r0
  404742:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404746:	459c      	cmp	ip, r3
  404748:	d107      	bne.n	40475a <_malloc_r+0x106>
  40474a:	e16d      	b.n	404a28 <_malloc_r+0x3d4>
  40474c:	2a00      	cmp	r2, #0
  40474e:	f280 817b 	bge.w	404a48 <_malloc_r+0x3f4>
  404752:	68db      	ldr	r3, [r3, #12]
  404754:	459c      	cmp	ip, r3
  404756:	f000 8167 	beq.w	404a28 <_malloc_r+0x3d4>
  40475a:	6859      	ldr	r1, [r3, #4]
  40475c:	f021 0103 	bic.w	r1, r1, #3
  404760:	1b8a      	subs	r2, r1, r6
  404762:	2a0f      	cmp	r2, #15
  404764:	ddf2      	ble.n	40474c <_malloc_r+0xf8>
  404766:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40476a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40476e:	9300      	str	r3, [sp, #0]
  404770:	199c      	adds	r4, r3, r6
  404772:	4628      	mov	r0, r5
  404774:	f046 0601 	orr.w	r6, r6, #1
  404778:	f042 0501 	orr.w	r5, r2, #1
  40477c:	605e      	str	r6, [r3, #4]
  40477e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404782:	f8cc 8008 	str.w	r8, [ip, #8]
  404786:	617c      	str	r4, [r7, #20]
  404788:	613c      	str	r4, [r7, #16]
  40478a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40478e:	f8c4 e008 	str.w	lr, [r4, #8]
  404792:	6065      	str	r5, [r4, #4]
  404794:	505a      	str	r2, [r3, r1]
  404796:	f000 fb03 	bl	404da0 <__malloc_unlock>
  40479a:	9b00      	ldr	r3, [sp, #0]
  40479c:	f103 0408 	add.w	r4, r3, #8
  4047a0:	e01e      	b.n	4047e0 <_malloc_r+0x18c>
  4047a2:	2910      	cmp	r1, #16
  4047a4:	d820      	bhi.n	4047e8 <_malloc_r+0x194>
  4047a6:	f000 faf5 	bl	404d94 <__malloc_lock>
  4047aa:	2610      	movs	r6, #16
  4047ac:	2318      	movs	r3, #24
  4047ae:	2002      	movs	r0, #2
  4047b0:	4f79      	ldr	r7, [pc, #484]	; (404998 <_malloc_r+0x344>)
  4047b2:	443b      	add	r3, r7
  4047b4:	f1a3 0208 	sub.w	r2, r3, #8
  4047b8:	685c      	ldr	r4, [r3, #4]
  4047ba:	4294      	cmp	r4, r2
  4047bc:	f000 813d 	beq.w	404a3a <_malloc_r+0x3e6>
  4047c0:	6863      	ldr	r3, [r4, #4]
  4047c2:	68e1      	ldr	r1, [r4, #12]
  4047c4:	68a6      	ldr	r6, [r4, #8]
  4047c6:	f023 0303 	bic.w	r3, r3, #3
  4047ca:	4423      	add	r3, r4
  4047cc:	4628      	mov	r0, r5
  4047ce:	685a      	ldr	r2, [r3, #4]
  4047d0:	60f1      	str	r1, [r6, #12]
  4047d2:	f042 0201 	orr.w	r2, r2, #1
  4047d6:	608e      	str	r6, [r1, #8]
  4047d8:	605a      	str	r2, [r3, #4]
  4047da:	f000 fae1 	bl	404da0 <__malloc_unlock>
  4047de:	3408      	adds	r4, #8
  4047e0:	4620      	mov	r0, r4
  4047e2:	b003      	add	sp, #12
  4047e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047e8:	2400      	movs	r4, #0
  4047ea:	230c      	movs	r3, #12
  4047ec:	4620      	mov	r0, r4
  4047ee:	602b      	str	r3, [r5, #0]
  4047f0:	b003      	add	sp, #12
  4047f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047f6:	2040      	movs	r0, #64	; 0x40
  4047f8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4047fc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404800:	e74a      	b.n	404698 <_malloc_r+0x44>
  404802:	4423      	add	r3, r4
  404804:	68e1      	ldr	r1, [r4, #12]
  404806:	685a      	ldr	r2, [r3, #4]
  404808:	68a6      	ldr	r6, [r4, #8]
  40480a:	f042 0201 	orr.w	r2, r2, #1
  40480e:	60f1      	str	r1, [r6, #12]
  404810:	4628      	mov	r0, r5
  404812:	608e      	str	r6, [r1, #8]
  404814:	605a      	str	r2, [r3, #4]
  404816:	f000 fac3 	bl	404da0 <__malloc_unlock>
  40481a:	3408      	adds	r4, #8
  40481c:	4620      	mov	r0, r4
  40481e:	b003      	add	sp, #12
  404820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404824:	4423      	add	r3, r4
  404826:	4628      	mov	r0, r5
  404828:	685a      	ldr	r2, [r3, #4]
  40482a:	f042 0201 	orr.w	r2, r2, #1
  40482e:	605a      	str	r2, [r3, #4]
  404830:	f000 fab6 	bl	404da0 <__malloc_unlock>
  404834:	3408      	adds	r4, #8
  404836:	4620      	mov	r0, r4
  404838:	b003      	add	sp, #12
  40483a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40483e:	68bc      	ldr	r4, [r7, #8]
  404840:	6863      	ldr	r3, [r4, #4]
  404842:	f023 0803 	bic.w	r8, r3, #3
  404846:	45b0      	cmp	r8, r6
  404848:	d304      	bcc.n	404854 <_malloc_r+0x200>
  40484a:	eba8 0306 	sub.w	r3, r8, r6
  40484e:	2b0f      	cmp	r3, #15
  404850:	f300 8085 	bgt.w	40495e <_malloc_r+0x30a>
  404854:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4049b0 <_malloc_r+0x35c>
  404858:	4b50      	ldr	r3, [pc, #320]	; (40499c <_malloc_r+0x348>)
  40485a:	f8d9 2000 	ldr.w	r2, [r9]
  40485e:	681b      	ldr	r3, [r3, #0]
  404860:	3201      	adds	r2, #1
  404862:	4433      	add	r3, r6
  404864:	eb04 0a08 	add.w	sl, r4, r8
  404868:	f000 8155 	beq.w	404b16 <_malloc_r+0x4c2>
  40486c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404870:	330f      	adds	r3, #15
  404872:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404876:	f02b 0b0f 	bic.w	fp, fp, #15
  40487a:	4659      	mov	r1, fp
  40487c:	4628      	mov	r0, r5
  40487e:	f000 fd8f 	bl	4053a0 <_sbrk_r>
  404882:	1c41      	adds	r1, r0, #1
  404884:	4602      	mov	r2, r0
  404886:	f000 80fc 	beq.w	404a82 <_malloc_r+0x42e>
  40488a:	4582      	cmp	sl, r0
  40488c:	f200 80f7 	bhi.w	404a7e <_malloc_r+0x42a>
  404890:	4b43      	ldr	r3, [pc, #268]	; (4049a0 <_malloc_r+0x34c>)
  404892:	6819      	ldr	r1, [r3, #0]
  404894:	4459      	add	r1, fp
  404896:	6019      	str	r1, [r3, #0]
  404898:	f000 814d 	beq.w	404b36 <_malloc_r+0x4e2>
  40489c:	f8d9 0000 	ldr.w	r0, [r9]
  4048a0:	3001      	adds	r0, #1
  4048a2:	bf1b      	ittet	ne
  4048a4:	eba2 0a0a 	subne.w	sl, r2, sl
  4048a8:	4451      	addne	r1, sl
  4048aa:	f8c9 2000 	streq.w	r2, [r9]
  4048ae:	6019      	strne	r1, [r3, #0]
  4048b0:	f012 0107 	ands.w	r1, r2, #7
  4048b4:	f000 8115 	beq.w	404ae2 <_malloc_r+0x48e>
  4048b8:	f1c1 0008 	rsb	r0, r1, #8
  4048bc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4048c0:	4402      	add	r2, r0
  4048c2:	3108      	adds	r1, #8
  4048c4:	eb02 090b 	add.w	r9, r2, fp
  4048c8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4048cc:	eba1 0909 	sub.w	r9, r1, r9
  4048d0:	4649      	mov	r1, r9
  4048d2:	4628      	mov	r0, r5
  4048d4:	9301      	str	r3, [sp, #4]
  4048d6:	9200      	str	r2, [sp, #0]
  4048d8:	f000 fd62 	bl	4053a0 <_sbrk_r>
  4048dc:	1c43      	adds	r3, r0, #1
  4048de:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4048e2:	f000 8143 	beq.w	404b6c <_malloc_r+0x518>
  4048e6:	1a80      	subs	r0, r0, r2
  4048e8:	4448      	add	r0, r9
  4048ea:	f040 0001 	orr.w	r0, r0, #1
  4048ee:	6819      	ldr	r1, [r3, #0]
  4048f0:	60ba      	str	r2, [r7, #8]
  4048f2:	4449      	add	r1, r9
  4048f4:	42bc      	cmp	r4, r7
  4048f6:	6050      	str	r0, [r2, #4]
  4048f8:	6019      	str	r1, [r3, #0]
  4048fa:	d017      	beq.n	40492c <_malloc_r+0x2d8>
  4048fc:	f1b8 0f0f 	cmp.w	r8, #15
  404900:	f240 80fb 	bls.w	404afa <_malloc_r+0x4a6>
  404904:	6860      	ldr	r0, [r4, #4]
  404906:	f1a8 020c 	sub.w	r2, r8, #12
  40490a:	f022 0207 	bic.w	r2, r2, #7
  40490e:	eb04 0e02 	add.w	lr, r4, r2
  404912:	f000 0001 	and.w	r0, r0, #1
  404916:	f04f 0c05 	mov.w	ip, #5
  40491a:	4310      	orrs	r0, r2
  40491c:	2a0f      	cmp	r2, #15
  40491e:	6060      	str	r0, [r4, #4]
  404920:	f8ce c004 	str.w	ip, [lr, #4]
  404924:	f8ce c008 	str.w	ip, [lr, #8]
  404928:	f200 8117 	bhi.w	404b5a <_malloc_r+0x506>
  40492c:	4b1d      	ldr	r3, [pc, #116]	; (4049a4 <_malloc_r+0x350>)
  40492e:	68bc      	ldr	r4, [r7, #8]
  404930:	681a      	ldr	r2, [r3, #0]
  404932:	4291      	cmp	r1, r2
  404934:	bf88      	it	hi
  404936:	6019      	strhi	r1, [r3, #0]
  404938:	4b1b      	ldr	r3, [pc, #108]	; (4049a8 <_malloc_r+0x354>)
  40493a:	681a      	ldr	r2, [r3, #0]
  40493c:	4291      	cmp	r1, r2
  40493e:	6862      	ldr	r2, [r4, #4]
  404940:	bf88      	it	hi
  404942:	6019      	strhi	r1, [r3, #0]
  404944:	f022 0203 	bic.w	r2, r2, #3
  404948:	4296      	cmp	r6, r2
  40494a:	eba2 0306 	sub.w	r3, r2, r6
  40494e:	d801      	bhi.n	404954 <_malloc_r+0x300>
  404950:	2b0f      	cmp	r3, #15
  404952:	dc04      	bgt.n	40495e <_malloc_r+0x30a>
  404954:	4628      	mov	r0, r5
  404956:	f000 fa23 	bl	404da0 <__malloc_unlock>
  40495a:	2400      	movs	r4, #0
  40495c:	e740      	b.n	4047e0 <_malloc_r+0x18c>
  40495e:	19a2      	adds	r2, r4, r6
  404960:	f043 0301 	orr.w	r3, r3, #1
  404964:	f046 0601 	orr.w	r6, r6, #1
  404968:	6066      	str	r6, [r4, #4]
  40496a:	4628      	mov	r0, r5
  40496c:	60ba      	str	r2, [r7, #8]
  40496e:	6053      	str	r3, [r2, #4]
  404970:	f000 fa16 	bl	404da0 <__malloc_unlock>
  404974:	3408      	adds	r4, #8
  404976:	4620      	mov	r0, r4
  404978:	b003      	add	sp, #12
  40497a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40497e:	2b14      	cmp	r3, #20
  404980:	d971      	bls.n	404a66 <_malloc_r+0x412>
  404982:	2b54      	cmp	r3, #84	; 0x54
  404984:	f200 80a3 	bhi.w	404ace <_malloc_r+0x47a>
  404988:	0b33      	lsrs	r3, r6, #12
  40498a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40498e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404992:	00c3      	lsls	r3, r0, #3
  404994:	e680      	b.n	404698 <_malloc_r+0x44>
  404996:	bf00      	nop
  404998:	20400454 	.word	0x20400454
  40499c:	20400cac 	.word	0x20400cac
  4049a0:	20400c7c 	.word	0x20400c7c
  4049a4:	20400ca4 	.word	0x20400ca4
  4049a8:	20400ca8 	.word	0x20400ca8
  4049ac:	2040045c 	.word	0x2040045c
  4049b0:	2040085c 	.word	0x2040085c
  4049b4:	0a5a      	lsrs	r2, r3, #9
  4049b6:	2a04      	cmp	r2, #4
  4049b8:	d95b      	bls.n	404a72 <_malloc_r+0x41e>
  4049ba:	2a14      	cmp	r2, #20
  4049bc:	f200 80ae 	bhi.w	404b1c <_malloc_r+0x4c8>
  4049c0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4049c4:	00c9      	lsls	r1, r1, #3
  4049c6:	325b      	adds	r2, #91	; 0x5b
  4049c8:	eb07 0c01 	add.w	ip, r7, r1
  4049cc:	5879      	ldr	r1, [r7, r1]
  4049ce:	f1ac 0c08 	sub.w	ip, ip, #8
  4049d2:	458c      	cmp	ip, r1
  4049d4:	f000 8088 	beq.w	404ae8 <_malloc_r+0x494>
  4049d8:	684a      	ldr	r2, [r1, #4]
  4049da:	f022 0203 	bic.w	r2, r2, #3
  4049de:	4293      	cmp	r3, r2
  4049e0:	d273      	bcs.n	404aca <_malloc_r+0x476>
  4049e2:	6889      	ldr	r1, [r1, #8]
  4049e4:	458c      	cmp	ip, r1
  4049e6:	d1f7      	bne.n	4049d8 <_malloc_r+0x384>
  4049e8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4049ec:	687b      	ldr	r3, [r7, #4]
  4049ee:	60e2      	str	r2, [r4, #12]
  4049f0:	f8c4 c008 	str.w	ip, [r4, #8]
  4049f4:	6094      	str	r4, [r2, #8]
  4049f6:	f8cc 400c 	str.w	r4, [ip, #12]
  4049fa:	e68f      	b.n	40471c <_malloc_r+0xc8>
  4049fc:	19a1      	adds	r1, r4, r6
  4049fe:	f046 0c01 	orr.w	ip, r6, #1
  404a02:	f042 0601 	orr.w	r6, r2, #1
  404a06:	f8c4 c004 	str.w	ip, [r4, #4]
  404a0a:	4628      	mov	r0, r5
  404a0c:	6179      	str	r1, [r7, #20]
  404a0e:	6139      	str	r1, [r7, #16]
  404a10:	f8c1 e00c 	str.w	lr, [r1, #12]
  404a14:	f8c1 e008 	str.w	lr, [r1, #8]
  404a18:	604e      	str	r6, [r1, #4]
  404a1a:	50e2      	str	r2, [r4, r3]
  404a1c:	f000 f9c0 	bl	404da0 <__malloc_unlock>
  404a20:	3408      	adds	r4, #8
  404a22:	e6dd      	b.n	4047e0 <_malloc_r+0x18c>
  404a24:	687b      	ldr	r3, [r7, #4]
  404a26:	e679      	b.n	40471c <_malloc_r+0xc8>
  404a28:	f108 0801 	add.w	r8, r8, #1
  404a2c:	f018 0f03 	tst.w	r8, #3
  404a30:	f10c 0c08 	add.w	ip, ip, #8
  404a34:	f47f ae85 	bne.w	404742 <_malloc_r+0xee>
  404a38:	e02d      	b.n	404a96 <_malloc_r+0x442>
  404a3a:	68dc      	ldr	r4, [r3, #12]
  404a3c:	42a3      	cmp	r3, r4
  404a3e:	bf08      	it	eq
  404a40:	3002      	addeq	r0, #2
  404a42:	f43f ae3e 	beq.w	4046c2 <_malloc_r+0x6e>
  404a46:	e6bb      	b.n	4047c0 <_malloc_r+0x16c>
  404a48:	4419      	add	r1, r3
  404a4a:	461c      	mov	r4, r3
  404a4c:	684a      	ldr	r2, [r1, #4]
  404a4e:	68db      	ldr	r3, [r3, #12]
  404a50:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404a54:	f042 0201 	orr.w	r2, r2, #1
  404a58:	604a      	str	r2, [r1, #4]
  404a5a:	4628      	mov	r0, r5
  404a5c:	60f3      	str	r3, [r6, #12]
  404a5e:	609e      	str	r6, [r3, #8]
  404a60:	f000 f99e 	bl	404da0 <__malloc_unlock>
  404a64:	e6bc      	b.n	4047e0 <_malloc_r+0x18c>
  404a66:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404a6a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404a6e:	00c3      	lsls	r3, r0, #3
  404a70:	e612      	b.n	404698 <_malloc_r+0x44>
  404a72:	099a      	lsrs	r2, r3, #6
  404a74:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404a78:	00c9      	lsls	r1, r1, #3
  404a7a:	3238      	adds	r2, #56	; 0x38
  404a7c:	e7a4      	b.n	4049c8 <_malloc_r+0x374>
  404a7e:	42bc      	cmp	r4, r7
  404a80:	d054      	beq.n	404b2c <_malloc_r+0x4d8>
  404a82:	68bc      	ldr	r4, [r7, #8]
  404a84:	6862      	ldr	r2, [r4, #4]
  404a86:	f022 0203 	bic.w	r2, r2, #3
  404a8a:	e75d      	b.n	404948 <_malloc_r+0x2f4>
  404a8c:	f859 3908 	ldr.w	r3, [r9], #-8
  404a90:	4599      	cmp	r9, r3
  404a92:	f040 8086 	bne.w	404ba2 <_malloc_r+0x54e>
  404a96:	f010 0f03 	tst.w	r0, #3
  404a9a:	f100 30ff 	add.w	r0, r0, #4294967295
  404a9e:	d1f5      	bne.n	404a8c <_malloc_r+0x438>
  404aa0:	687b      	ldr	r3, [r7, #4]
  404aa2:	ea23 0304 	bic.w	r3, r3, r4
  404aa6:	607b      	str	r3, [r7, #4]
  404aa8:	0064      	lsls	r4, r4, #1
  404aaa:	429c      	cmp	r4, r3
  404aac:	f63f aec7 	bhi.w	40483e <_malloc_r+0x1ea>
  404ab0:	2c00      	cmp	r4, #0
  404ab2:	f43f aec4 	beq.w	40483e <_malloc_r+0x1ea>
  404ab6:	421c      	tst	r4, r3
  404ab8:	4640      	mov	r0, r8
  404aba:	f47f ae3e 	bne.w	40473a <_malloc_r+0xe6>
  404abe:	0064      	lsls	r4, r4, #1
  404ac0:	421c      	tst	r4, r3
  404ac2:	f100 0004 	add.w	r0, r0, #4
  404ac6:	d0fa      	beq.n	404abe <_malloc_r+0x46a>
  404ac8:	e637      	b.n	40473a <_malloc_r+0xe6>
  404aca:	468c      	mov	ip, r1
  404acc:	e78c      	b.n	4049e8 <_malloc_r+0x394>
  404ace:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404ad2:	d815      	bhi.n	404b00 <_malloc_r+0x4ac>
  404ad4:	0bf3      	lsrs	r3, r6, #15
  404ad6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404ada:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404ade:	00c3      	lsls	r3, r0, #3
  404ae0:	e5da      	b.n	404698 <_malloc_r+0x44>
  404ae2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404ae6:	e6ed      	b.n	4048c4 <_malloc_r+0x270>
  404ae8:	687b      	ldr	r3, [r7, #4]
  404aea:	1092      	asrs	r2, r2, #2
  404aec:	2101      	movs	r1, #1
  404aee:	fa01 f202 	lsl.w	r2, r1, r2
  404af2:	4313      	orrs	r3, r2
  404af4:	607b      	str	r3, [r7, #4]
  404af6:	4662      	mov	r2, ip
  404af8:	e779      	b.n	4049ee <_malloc_r+0x39a>
  404afa:	2301      	movs	r3, #1
  404afc:	6053      	str	r3, [r2, #4]
  404afe:	e729      	b.n	404954 <_malloc_r+0x300>
  404b00:	f240 5254 	movw	r2, #1364	; 0x554
  404b04:	4293      	cmp	r3, r2
  404b06:	d822      	bhi.n	404b4e <_malloc_r+0x4fa>
  404b08:	0cb3      	lsrs	r3, r6, #18
  404b0a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404b0e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404b12:	00c3      	lsls	r3, r0, #3
  404b14:	e5c0      	b.n	404698 <_malloc_r+0x44>
  404b16:	f103 0b10 	add.w	fp, r3, #16
  404b1a:	e6ae      	b.n	40487a <_malloc_r+0x226>
  404b1c:	2a54      	cmp	r2, #84	; 0x54
  404b1e:	d829      	bhi.n	404b74 <_malloc_r+0x520>
  404b20:	0b1a      	lsrs	r2, r3, #12
  404b22:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404b26:	00c9      	lsls	r1, r1, #3
  404b28:	326e      	adds	r2, #110	; 0x6e
  404b2a:	e74d      	b.n	4049c8 <_malloc_r+0x374>
  404b2c:	4b20      	ldr	r3, [pc, #128]	; (404bb0 <_malloc_r+0x55c>)
  404b2e:	6819      	ldr	r1, [r3, #0]
  404b30:	4459      	add	r1, fp
  404b32:	6019      	str	r1, [r3, #0]
  404b34:	e6b2      	b.n	40489c <_malloc_r+0x248>
  404b36:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404b3a:	2800      	cmp	r0, #0
  404b3c:	f47f aeae 	bne.w	40489c <_malloc_r+0x248>
  404b40:	eb08 030b 	add.w	r3, r8, fp
  404b44:	68ba      	ldr	r2, [r7, #8]
  404b46:	f043 0301 	orr.w	r3, r3, #1
  404b4a:	6053      	str	r3, [r2, #4]
  404b4c:	e6ee      	b.n	40492c <_malloc_r+0x2d8>
  404b4e:	207f      	movs	r0, #127	; 0x7f
  404b50:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404b54:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404b58:	e59e      	b.n	404698 <_malloc_r+0x44>
  404b5a:	f104 0108 	add.w	r1, r4, #8
  404b5e:	4628      	mov	r0, r5
  404b60:	9300      	str	r3, [sp, #0]
  404b62:	f000 fe1b 	bl	40579c <_free_r>
  404b66:	9b00      	ldr	r3, [sp, #0]
  404b68:	6819      	ldr	r1, [r3, #0]
  404b6a:	e6df      	b.n	40492c <_malloc_r+0x2d8>
  404b6c:	2001      	movs	r0, #1
  404b6e:	f04f 0900 	mov.w	r9, #0
  404b72:	e6bc      	b.n	4048ee <_malloc_r+0x29a>
  404b74:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404b78:	d805      	bhi.n	404b86 <_malloc_r+0x532>
  404b7a:	0bda      	lsrs	r2, r3, #15
  404b7c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404b80:	00c9      	lsls	r1, r1, #3
  404b82:	3277      	adds	r2, #119	; 0x77
  404b84:	e720      	b.n	4049c8 <_malloc_r+0x374>
  404b86:	f240 5154 	movw	r1, #1364	; 0x554
  404b8a:	428a      	cmp	r2, r1
  404b8c:	d805      	bhi.n	404b9a <_malloc_r+0x546>
  404b8e:	0c9a      	lsrs	r2, r3, #18
  404b90:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404b94:	00c9      	lsls	r1, r1, #3
  404b96:	327c      	adds	r2, #124	; 0x7c
  404b98:	e716      	b.n	4049c8 <_malloc_r+0x374>
  404b9a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404b9e:	227e      	movs	r2, #126	; 0x7e
  404ba0:	e712      	b.n	4049c8 <_malloc_r+0x374>
  404ba2:	687b      	ldr	r3, [r7, #4]
  404ba4:	e780      	b.n	404aa8 <_malloc_r+0x454>
  404ba6:	08f0      	lsrs	r0, r6, #3
  404ba8:	f106 0308 	add.w	r3, r6, #8
  404bac:	e600      	b.n	4047b0 <_malloc_r+0x15c>
  404bae:	bf00      	nop
  404bb0:	20400c7c 	.word	0x20400c7c
	...

00404bc0 <memchr>:
  404bc0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404bc4:	2a10      	cmp	r2, #16
  404bc6:	db2b      	blt.n	404c20 <memchr+0x60>
  404bc8:	f010 0f07 	tst.w	r0, #7
  404bcc:	d008      	beq.n	404be0 <memchr+0x20>
  404bce:	f810 3b01 	ldrb.w	r3, [r0], #1
  404bd2:	3a01      	subs	r2, #1
  404bd4:	428b      	cmp	r3, r1
  404bd6:	d02d      	beq.n	404c34 <memchr+0x74>
  404bd8:	f010 0f07 	tst.w	r0, #7
  404bdc:	b342      	cbz	r2, 404c30 <memchr+0x70>
  404bde:	d1f6      	bne.n	404bce <memchr+0xe>
  404be0:	b4f0      	push	{r4, r5, r6, r7}
  404be2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404be6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404bea:	f022 0407 	bic.w	r4, r2, #7
  404bee:	f07f 0700 	mvns.w	r7, #0
  404bf2:	2300      	movs	r3, #0
  404bf4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404bf8:	3c08      	subs	r4, #8
  404bfa:	ea85 0501 	eor.w	r5, r5, r1
  404bfe:	ea86 0601 	eor.w	r6, r6, r1
  404c02:	fa85 f547 	uadd8	r5, r5, r7
  404c06:	faa3 f587 	sel	r5, r3, r7
  404c0a:	fa86 f647 	uadd8	r6, r6, r7
  404c0e:	faa5 f687 	sel	r6, r5, r7
  404c12:	b98e      	cbnz	r6, 404c38 <memchr+0x78>
  404c14:	d1ee      	bne.n	404bf4 <memchr+0x34>
  404c16:	bcf0      	pop	{r4, r5, r6, r7}
  404c18:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404c1c:	f002 0207 	and.w	r2, r2, #7
  404c20:	b132      	cbz	r2, 404c30 <memchr+0x70>
  404c22:	f810 3b01 	ldrb.w	r3, [r0], #1
  404c26:	3a01      	subs	r2, #1
  404c28:	ea83 0301 	eor.w	r3, r3, r1
  404c2c:	b113      	cbz	r3, 404c34 <memchr+0x74>
  404c2e:	d1f8      	bne.n	404c22 <memchr+0x62>
  404c30:	2000      	movs	r0, #0
  404c32:	4770      	bx	lr
  404c34:	3801      	subs	r0, #1
  404c36:	4770      	bx	lr
  404c38:	2d00      	cmp	r5, #0
  404c3a:	bf06      	itte	eq
  404c3c:	4635      	moveq	r5, r6
  404c3e:	3803      	subeq	r0, #3
  404c40:	3807      	subne	r0, #7
  404c42:	f015 0f01 	tst.w	r5, #1
  404c46:	d107      	bne.n	404c58 <memchr+0x98>
  404c48:	3001      	adds	r0, #1
  404c4a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404c4e:	bf02      	ittt	eq
  404c50:	3001      	addeq	r0, #1
  404c52:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404c56:	3001      	addeq	r0, #1
  404c58:	bcf0      	pop	{r4, r5, r6, r7}
  404c5a:	3801      	subs	r0, #1
  404c5c:	4770      	bx	lr
  404c5e:	bf00      	nop

00404c60 <memcpy>:
  404c60:	4684      	mov	ip, r0
  404c62:	ea41 0300 	orr.w	r3, r1, r0
  404c66:	f013 0303 	ands.w	r3, r3, #3
  404c6a:	d16d      	bne.n	404d48 <memcpy+0xe8>
  404c6c:	3a40      	subs	r2, #64	; 0x40
  404c6e:	d341      	bcc.n	404cf4 <memcpy+0x94>
  404c70:	f851 3b04 	ldr.w	r3, [r1], #4
  404c74:	f840 3b04 	str.w	r3, [r0], #4
  404c78:	f851 3b04 	ldr.w	r3, [r1], #4
  404c7c:	f840 3b04 	str.w	r3, [r0], #4
  404c80:	f851 3b04 	ldr.w	r3, [r1], #4
  404c84:	f840 3b04 	str.w	r3, [r0], #4
  404c88:	f851 3b04 	ldr.w	r3, [r1], #4
  404c8c:	f840 3b04 	str.w	r3, [r0], #4
  404c90:	f851 3b04 	ldr.w	r3, [r1], #4
  404c94:	f840 3b04 	str.w	r3, [r0], #4
  404c98:	f851 3b04 	ldr.w	r3, [r1], #4
  404c9c:	f840 3b04 	str.w	r3, [r0], #4
  404ca0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ca4:	f840 3b04 	str.w	r3, [r0], #4
  404ca8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cac:	f840 3b04 	str.w	r3, [r0], #4
  404cb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cb4:	f840 3b04 	str.w	r3, [r0], #4
  404cb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cbc:	f840 3b04 	str.w	r3, [r0], #4
  404cc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cc4:	f840 3b04 	str.w	r3, [r0], #4
  404cc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ccc:	f840 3b04 	str.w	r3, [r0], #4
  404cd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cd4:	f840 3b04 	str.w	r3, [r0], #4
  404cd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cdc:	f840 3b04 	str.w	r3, [r0], #4
  404ce0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ce4:	f840 3b04 	str.w	r3, [r0], #4
  404ce8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cec:	f840 3b04 	str.w	r3, [r0], #4
  404cf0:	3a40      	subs	r2, #64	; 0x40
  404cf2:	d2bd      	bcs.n	404c70 <memcpy+0x10>
  404cf4:	3230      	adds	r2, #48	; 0x30
  404cf6:	d311      	bcc.n	404d1c <memcpy+0xbc>
  404cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cfc:	f840 3b04 	str.w	r3, [r0], #4
  404d00:	f851 3b04 	ldr.w	r3, [r1], #4
  404d04:	f840 3b04 	str.w	r3, [r0], #4
  404d08:	f851 3b04 	ldr.w	r3, [r1], #4
  404d0c:	f840 3b04 	str.w	r3, [r0], #4
  404d10:	f851 3b04 	ldr.w	r3, [r1], #4
  404d14:	f840 3b04 	str.w	r3, [r0], #4
  404d18:	3a10      	subs	r2, #16
  404d1a:	d2ed      	bcs.n	404cf8 <memcpy+0x98>
  404d1c:	320c      	adds	r2, #12
  404d1e:	d305      	bcc.n	404d2c <memcpy+0xcc>
  404d20:	f851 3b04 	ldr.w	r3, [r1], #4
  404d24:	f840 3b04 	str.w	r3, [r0], #4
  404d28:	3a04      	subs	r2, #4
  404d2a:	d2f9      	bcs.n	404d20 <memcpy+0xc0>
  404d2c:	3204      	adds	r2, #4
  404d2e:	d008      	beq.n	404d42 <memcpy+0xe2>
  404d30:	07d2      	lsls	r2, r2, #31
  404d32:	bf1c      	itt	ne
  404d34:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404d38:	f800 3b01 	strbne.w	r3, [r0], #1
  404d3c:	d301      	bcc.n	404d42 <memcpy+0xe2>
  404d3e:	880b      	ldrh	r3, [r1, #0]
  404d40:	8003      	strh	r3, [r0, #0]
  404d42:	4660      	mov	r0, ip
  404d44:	4770      	bx	lr
  404d46:	bf00      	nop
  404d48:	2a08      	cmp	r2, #8
  404d4a:	d313      	bcc.n	404d74 <memcpy+0x114>
  404d4c:	078b      	lsls	r3, r1, #30
  404d4e:	d08d      	beq.n	404c6c <memcpy+0xc>
  404d50:	f010 0303 	ands.w	r3, r0, #3
  404d54:	d08a      	beq.n	404c6c <memcpy+0xc>
  404d56:	f1c3 0304 	rsb	r3, r3, #4
  404d5a:	1ad2      	subs	r2, r2, r3
  404d5c:	07db      	lsls	r3, r3, #31
  404d5e:	bf1c      	itt	ne
  404d60:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404d64:	f800 3b01 	strbne.w	r3, [r0], #1
  404d68:	d380      	bcc.n	404c6c <memcpy+0xc>
  404d6a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404d6e:	f820 3b02 	strh.w	r3, [r0], #2
  404d72:	e77b      	b.n	404c6c <memcpy+0xc>
  404d74:	3a04      	subs	r2, #4
  404d76:	d3d9      	bcc.n	404d2c <memcpy+0xcc>
  404d78:	3a01      	subs	r2, #1
  404d7a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404d7e:	f800 3b01 	strb.w	r3, [r0], #1
  404d82:	d2f9      	bcs.n	404d78 <memcpy+0x118>
  404d84:	780b      	ldrb	r3, [r1, #0]
  404d86:	7003      	strb	r3, [r0, #0]
  404d88:	784b      	ldrb	r3, [r1, #1]
  404d8a:	7043      	strb	r3, [r0, #1]
  404d8c:	788b      	ldrb	r3, [r1, #2]
  404d8e:	7083      	strb	r3, [r0, #2]
  404d90:	4660      	mov	r0, ip
  404d92:	4770      	bx	lr

00404d94 <__malloc_lock>:
  404d94:	4801      	ldr	r0, [pc, #4]	; (404d9c <__malloc_lock+0x8>)
  404d96:	f7ff bc59 	b.w	40464c <__retarget_lock_acquire_recursive>
  404d9a:	bf00      	nop
  404d9c:	20400cc0 	.word	0x20400cc0

00404da0 <__malloc_unlock>:
  404da0:	4801      	ldr	r0, [pc, #4]	; (404da8 <__malloc_unlock+0x8>)
  404da2:	f7ff bc55 	b.w	404650 <__retarget_lock_release_recursive>
  404da6:	bf00      	nop
  404da8:	20400cc0 	.word	0x20400cc0

00404dac <_Balloc>:
  404dac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404dae:	b570      	push	{r4, r5, r6, lr}
  404db0:	4605      	mov	r5, r0
  404db2:	460c      	mov	r4, r1
  404db4:	b14b      	cbz	r3, 404dca <_Balloc+0x1e>
  404db6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404dba:	b180      	cbz	r0, 404dde <_Balloc+0x32>
  404dbc:	6802      	ldr	r2, [r0, #0]
  404dbe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404dc2:	2300      	movs	r3, #0
  404dc4:	6103      	str	r3, [r0, #16]
  404dc6:	60c3      	str	r3, [r0, #12]
  404dc8:	bd70      	pop	{r4, r5, r6, pc}
  404dca:	2221      	movs	r2, #33	; 0x21
  404dcc:	2104      	movs	r1, #4
  404dce:	f000 fc65 	bl	40569c <_calloc_r>
  404dd2:	64e8      	str	r0, [r5, #76]	; 0x4c
  404dd4:	4603      	mov	r3, r0
  404dd6:	2800      	cmp	r0, #0
  404dd8:	d1ed      	bne.n	404db6 <_Balloc+0xa>
  404dda:	2000      	movs	r0, #0
  404ddc:	bd70      	pop	{r4, r5, r6, pc}
  404dde:	2101      	movs	r1, #1
  404de0:	fa01 f604 	lsl.w	r6, r1, r4
  404de4:	1d72      	adds	r2, r6, #5
  404de6:	4628      	mov	r0, r5
  404de8:	0092      	lsls	r2, r2, #2
  404dea:	f000 fc57 	bl	40569c <_calloc_r>
  404dee:	2800      	cmp	r0, #0
  404df0:	d0f3      	beq.n	404dda <_Balloc+0x2e>
  404df2:	6044      	str	r4, [r0, #4]
  404df4:	6086      	str	r6, [r0, #8]
  404df6:	e7e4      	b.n	404dc2 <_Balloc+0x16>

00404df8 <_Bfree>:
  404df8:	b131      	cbz	r1, 404e08 <_Bfree+0x10>
  404dfa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404dfc:	684a      	ldr	r2, [r1, #4]
  404dfe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404e02:	6008      	str	r0, [r1, #0]
  404e04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404e08:	4770      	bx	lr
  404e0a:	bf00      	nop

00404e0c <__multadd>:
  404e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e0e:	690c      	ldr	r4, [r1, #16]
  404e10:	b083      	sub	sp, #12
  404e12:	460d      	mov	r5, r1
  404e14:	4606      	mov	r6, r0
  404e16:	f101 0e14 	add.w	lr, r1, #20
  404e1a:	2700      	movs	r7, #0
  404e1c:	f8de 0000 	ldr.w	r0, [lr]
  404e20:	b281      	uxth	r1, r0
  404e22:	fb02 3301 	mla	r3, r2, r1, r3
  404e26:	0c01      	lsrs	r1, r0, #16
  404e28:	0c18      	lsrs	r0, r3, #16
  404e2a:	fb02 0101 	mla	r1, r2, r1, r0
  404e2e:	b29b      	uxth	r3, r3
  404e30:	3701      	adds	r7, #1
  404e32:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404e36:	42bc      	cmp	r4, r7
  404e38:	f84e 3b04 	str.w	r3, [lr], #4
  404e3c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404e40:	dcec      	bgt.n	404e1c <__multadd+0x10>
  404e42:	b13b      	cbz	r3, 404e54 <__multadd+0x48>
  404e44:	68aa      	ldr	r2, [r5, #8]
  404e46:	4294      	cmp	r4, r2
  404e48:	da07      	bge.n	404e5a <__multadd+0x4e>
  404e4a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404e4e:	3401      	adds	r4, #1
  404e50:	6153      	str	r3, [r2, #20]
  404e52:	612c      	str	r4, [r5, #16]
  404e54:	4628      	mov	r0, r5
  404e56:	b003      	add	sp, #12
  404e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404e5a:	6869      	ldr	r1, [r5, #4]
  404e5c:	9301      	str	r3, [sp, #4]
  404e5e:	3101      	adds	r1, #1
  404e60:	4630      	mov	r0, r6
  404e62:	f7ff ffa3 	bl	404dac <_Balloc>
  404e66:	692a      	ldr	r2, [r5, #16]
  404e68:	3202      	adds	r2, #2
  404e6a:	f105 010c 	add.w	r1, r5, #12
  404e6e:	4607      	mov	r7, r0
  404e70:	0092      	lsls	r2, r2, #2
  404e72:	300c      	adds	r0, #12
  404e74:	f7ff fef4 	bl	404c60 <memcpy>
  404e78:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404e7a:	6869      	ldr	r1, [r5, #4]
  404e7c:	9b01      	ldr	r3, [sp, #4]
  404e7e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404e82:	6028      	str	r0, [r5, #0]
  404e84:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404e88:	463d      	mov	r5, r7
  404e8a:	e7de      	b.n	404e4a <__multadd+0x3e>

00404e8c <__hi0bits>:
  404e8c:	0c02      	lsrs	r2, r0, #16
  404e8e:	0412      	lsls	r2, r2, #16
  404e90:	4603      	mov	r3, r0
  404e92:	b9b2      	cbnz	r2, 404ec2 <__hi0bits+0x36>
  404e94:	0403      	lsls	r3, r0, #16
  404e96:	2010      	movs	r0, #16
  404e98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404e9c:	bf04      	itt	eq
  404e9e:	021b      	lsleq	r3, r3, #8
  404ea0:	3008      	addeq	r0, #8
  404ea2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404ea6:	bf04      	itt	eq
  404ea8:	011b      	lsleq	r3, r3, #4
  404eaa:	3004      	addeq	r0, #4
  404eac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404eb0:	bf04      	itt	eq
  404eb2:	009b      	lsleq	r3, r3, #2
  404eb4:	3002      	addeq	r0, #2
  404eb6:	2b00      	cmp	r3, #0
  404eb8:	db02      	blt.n	404ec0 <__hi0bits+0x34>
  404eba:	005b      	lsls	r3, r3, #1
  404ebc:	d403      	bmi.n	404ec6 <__hi0bits+0x3a>
  404ebe:	2020      	movs	r0, #32
  404ec0:	4770      	bx	lr
  404ec2:	2000      	movs	r0, #0
  404ec4:	e7e8      	b.n	404e98 <__hi0bits+0xc>
  404ec6:	3001      	adds	r0, #1
  404ec8:	4770      	bx	lr
  404eca:	bf00      	nop

00404ecc <__lo0bits>:
  404ecc:	6803      	ldr	r3, [r0, #0]
  404ece:	f013 0207 	ands.w	r2, r3, #7
  404ed2:	4601      	mov	r1, r0
  404ed4:	d007      	beq.n	404ee6 <__lo0bits+0x1a>
  404ed6:	07da      	lsls	r2, r3, #31
  404ed8:	d421      	bmi.n	404f1e <__lo0bits+0x52>
  404eda:	0798      	lsls	r0, r3, #30
  404edc:	d421      	bmi.n	404f22 <__lo0bits+0x56>
  404ede:	089b      	lsrs	r3, r3, #2
  404ee0:	600b      	str	r3, [r1, #0]
  404ee2:	2002      	movs	r0, #2
  404ee4:	4770      	bx	lr
  404ee6:	b298      	uxth	r0, r3
  404ee8:	b198      	cbz	r0, 404f12 <__lo0bits+0x46>
  404eea:	4610      	mov	r0, r2
  404eec:	f013 0fff 	tst.w	r3, #255	; 0xff
  404ef0:	bf04      	itt	eq
  404ef2:	0a1b      	lsreq	r3, r3, #8
  404ef4:	3008      	addeq	r0, #8
  404ef6:	071a      	lsls	r2, r3, #28
  404ef8:	bf04      	itt	eq
  404efa:	091b      	lsreq	r3, r3, #4
  404efc:	3004      	addeq	r0, #4
  404efe:	079a      	lsls	r2, r3, #30
  404f00:	bf04      	itt	eq
  404f02:	089b      	lsreq	r3, r3, #2
  404f04:	3002      	addeq	r0, #2
  404f06:	07da      	lsls	r2, r3, #31
  404f08:	d407      	bmi.n	404f1a <__lo0bits+0x4e>
  404f0a:	085b      	lsrs	r3, r3, #1
  404f0c:	d104      	bne.n	404f18 <__lo0bits+0x4c>
  404f0e:	2020      	movs	r0, #32
  404f10:	4770      	bx	lr
  404f12:	0c1b      	lsrs	r3, r3, #16
  404f14:	2010      	movs	r0, #16
  404f16:	e7e9      	b.n	404eec <__lo0bits+0x20>
  404f18:	3001      	adds	r0, #1
  404f1a:	600b      	str	r3, [r1, #0]
  404f1c:	4770      	bx	lr
  404f1e:	2000      	movs	r0, #0
  404f20:	4770      	bx	lr
  404f22:	085b      	lsrs	r3, r3, #1
  404f24:	600b      	str	r3, [r1, #0]
  404f26:	2001      	movs	r0, #1
  404f28:	4770      	bx	lr
  404f2a:	bf00      	nop

00404f2c <__i2b>:
  404f2c:	b510      	push	{r4, lr}
  404f2e:	460c      	mov	r4, r1
  404f30:	2101      	movs	r1, #1
  404f32:	f7ff ff3b 	bl	404dac <_Balloc>
  404f36:	2201      	movs	r2, #1
  404f38:	6144      	str	r4, [r0, #20]
  404f3a:	6102      	str	r2, [r0, #16]
  404f3c:	bd10      	pop	{r4, pc}
  404f3e:	bf00      	nop

00404f40 <__multiply>:
  404f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f44:	690c      	ldr	r4, [r1, #16]
  404f46:	6915      	ldr	r5, [r2, #16]
  404f48:	42ac      	cmp	r4, r5
  404f4a:	b083      	sub	sp, #12
  404f4c:	468b      	mov	fp, r1
  404f4e:	4616      	mov	r6, r2
  404f50:	da04      	bge.n	404f5c <__multiply+0x1c>
  404f52:	4622      	mov	r2, r4
  404f54:	46b3      	mov	fp, r6
  404f56:	462c      	mov	r4, r5
  404f58:	460e      	mov	r6, r1
  404f5a:	4615      	mov	r5, r2
  404f5c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404f60:	f8db 1004 	ldr.w	r1, [fp, #4]
  404f64:	eb04 0805 	add.w	r8, r4, r5
  404f68:	4598      	cmp	r8, r3
  404f6a:	bfc8      	it	gt
  404f6c:	3101      	addgt	r1, #1
  404f6e:	f7ff ff1d 	bl	404dac <_Balloc>
  404f72:	f100 0914 	add.w	r9, r0, #20
  404f76:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404f7a:	45d1      	cmp	r9, sl
  404f7c:	9000      	str	r0, [sp, #0]
  404f7e:	d205      	bcs.n	404f8c <__multiply+0x4c>
  404f80:	464b      	mov	r3, r9
  404f82:	2100      	movs	r1, #0
  404f84:	f843 1b04 	str.w	r1, [r3], #4
  404f88:	459a      	cmp	sl, r3
  404f8a:	d8fb      	bhi.n	404f84 <__multiply+0x44>
  404f8c:	f106 0c14 	add.w	ip, r6, #20
  404f90:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404f94:	f10b 0b14 	add.w	fp, fp, #20
  404f98:	459c      	cmp	ip, r3
  404f9a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404f9e:	d24c      	bcs.n	40503a <__multiply+0xfa>
  404fa0:	f8cd a004 	str.w	sl, [sp, #4]
  404fa4:	469a      	mov	sl, r3
  404fa6:	f8dc 5000 	ldr.w	r5, [ip]
  404faa:	b2af      	uxth	r7, r5
  404fac:	b1ef      	cbz	r7, 404fea <__multiply+0xaa>
  404fae:	2100      	movs	r1, #0
  404fb0:	464d      	mov	r5, r9
  404fb2:	465e      	mov	r6, fp
  404fb4:	460c      	mov	r4, r1
  404fb6:	f856 2b04 	ldr.w	r2, [r6], #4
  404fba:	6828      	ldr	r0, [r5, #0]
  404fbc:	b293      	uxth	r3, r2
  404fbe:	b281      	uxth	r1, r0
  404fc0:	fb07 1303 	mla	r3, r7, r3, r1
  404fc4:	0c12      	lsrs	r2, r2, #16
  404fc6:	0c01      	lsrs	r1, r0, #16
  404fc8:	4423      	add	r3, r4
  404fca:	fb07 1102 	mla	r1, r7, r2, r1
  404fce:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404fd2:	b29b      	uxth	r3, r3
  404fd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404fd8:	45b6      	cmp	lr, r6
  404fda:	f845 3b04 	str.w	r3, [r5], #4
  404fde:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404fe2:	d8e8      	bhi.n	404fb6 <__multiply+0x76>
  404fe4:	602c      	str	r4, [r5, #0]
  404fe6:	f8dc 5000 	ldr.w	r5, [ip]
  404fea:	0c2d      	lsrs	r5, r5, #16
  404fec:	d01d      	beq.n	40502a <__multiply+0xea>
  404fee:	f8d9 3000 	ldr.w	r3, [r9]
  404ff2:	4648      	mov	r0, r9
  404ff4:	461c      	mov	r4, r3
  404ff6:	4659      	mov	r1, fp
  404ff8:	2200      	movs	r2, #0
  404ffa:	880e      	ldrh	r6, [r1, #0]
  404ffc:	0c24      	lsrs	r4, r4, #16
  404ffe:	fb05 4406 	mla	r4, r5, r6, r4
  405002:	4422      	add	r2, r4
  405004:	b29b      	uxth	r3, r3
  405006:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40500a:	f840 3b04 	str.w	r3, [r0], #4
  40500e:	f851 3b04 	ldr.w	r3, [r1], #4
  405012:	6804      	ldr	r4, [r0, #0]
  405014:	0c1b      	lsrs	r3, r3, #16
  405016:	b2a6      	uxth	r6, r4
  405018:	fb05 6303 	mla	r3, r5, r3, r6
  40501c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405020:	458e      	cmp	lr, r1
  405022:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405026:	d8e8      	bhi.n	404ffa <__multiply+0xba>
  405028:	6003      	str	r3, [r0, #0]
  40502a:	f10c 0c04 	add.w	ip, ip, #4
  40502e:	45e2      	cmp	sl, ip
  405030:	f109 0904 	add.w	r9, r9, #4
  405034:	d8b7      	bhi.n	404fa6 <__multiply+0x66>
  405036:	f8dd a004 	ldr.w	sl, [sp, #4]
  40503a:	f1b8 0f00 	cmp.w	r8, #0
  40503e:	dd0b      	ble.n	405058 <__multiply+0x118>
  405040:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405044:	f1aa 0a04 	sub.w	sl, sl, #4
  405048:	b11b      	cbz	r3, 405052 <__multiply+0x112>
  40504a:	e005      	b.n	405058 <__multiply+0x118>
  40504c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405050:	b913      	cbnz	r3, 405058 <__multiply+0x118>
  405052:	f1b8 0801 	subs.w	r8, r8, #1
  405056:	d1f9      	bne.n	40504c <__multiply+0x10c>
  405058:	9800      	ldr	r0, [sp, #0]
  40505a:	f8c0 8010 	str.w	r8, [r0, #16]
  40505e:	b003      	add	sp, #12
  405060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405064 <__pow5mult>:
  405064:	f012 0303 	ands.w	r3, r2, #3
  405068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40506c:	4614      	mov	r4, r2
  40506e:	4607      	mov	r7, r0
  405070:	d12e      	bne.n	4050d0 <__pow5mult+0x6c>
  405072:	460d      	mov	r5, r1
  405074:	10a4      	asrs	r4, r4, #2
  405076:	d01c      	beq.n	4050b2 <__pow5mult+0x4e>
  405078:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40507a:	b396      	cbz	r6, 4050e2 <__pow5mult+0x7e>
  40507c:	07e3      	lsls	r3, r4, #31
  40507e:	f04f 0800 	mov.w	r8, #0
  405082:	d406      	bmi.n	405092 <__pow5mult+0x2e>
  405084:	1064      	asrs	r4, r4, #1
  405086:	d014      	beq.n	4050b2 <__pow5mult+0x4e>
  405088:	6830      	ldr	r0, [r6, #0]
  40508a:	b1a8      	cbz	r0, 4050b8 <__pow5mult+0x54>
  40508c:	4606      	mov	r6, r0
  40508e:	07e3      	lsls	r3, r4, #31
  405090:	d5f8      	bpl.n	405084 <__pow5mult+0x20>
  405092:	4632      	mov	r2, r6
  405094:	4629      	mov	r1, r5
  405096:	4638      	mov	r0, r7
  405098:	f7ff ff52 	bl	404f40 <__multiply>
  40509c:	b1b5      	cbz	r5, 4050cc <__pow5mult+0x68>
  40509e:	686a      	ldr	r2, [r5, #4]
  4050a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4050a2:	1064      	asrs	r4, r4, #1
  4050a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4050a8:	6029      	str	r1, [r5, #0]
  4050aa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4050ae:	4605      	mov	r5, r0
  4050b0:	d1ea      	bne.n	405088 <__pow5mult+0x24>
  4050b2:	4628      	mov	r0, r5
  4050b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050b8:	4632      	mov	r2, r6
  4050ba:	4631      	mov	r1, r6
  4050bc:	4638      	mov	r0, r7
  4050be:	f7ff ff3f 	bl	404f40 <__multiply>
  4050c2:	6030      	str	r0, [r6, #0]
  4050c4:	f8c0 8000 	str.w	r8, [r0]
  4050c8:	4606      	mov	r6, r0
  4050ca:	e7e0      	b.n	40508e <__pow5mult+0x2a>
  4050cc:	4605      	mov	r5, r0
  4050ce:	e7d9      	b.n	405084 <__pow5mult+0x20>
  4050d0:	1e5a      	subs	r2, r3, #1
  4050d2:	4d0b      	ldr	r5, [pc, #44]	; (405100 <__pow5mult+0x9c>)
  4050d4:	2300      	movs	r3, #0
  4050d6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4050da:	f7ff fe97 	bl	404e0c <__multadd>
  4050de:	4605      	mov	r5, r0
  4050e0:	e7c8      	b.n	405074 <__pow5mult+0x10>
  4050e2:	2101      	movs	r1, #1
  4050e4:	4638      	mov	r0, r7
  4050e6:	f7ff fe61 	bl	404dac <_Balloc>
  4050ea:	f240 2171 	movw	r1, #625	; 0x271
  4050ee:	2201      	movs	r2, #1
  4050f0:	2300      	movs	r3, #0
  4050f2:	6141      	str	r1, [r0, #20]
  4050f4:	6102      	str	r2, [r0, #16]
  4050f6:	4606      	mov	r6, r0
  4050f8:	64b8      	str	r0, [r7, #72]	; 0x48
  4050fa:	6003      	str	r3, [r0, #0]
  4050fc:	e7be      	b.n	40507c <__pow5mult+0x18>
  4050fe:	bf00      	nop
  405100:	00406e20 	.word	0x00406e20

00405104 <__lshift>:
  405104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405108:	4691      	mov	r9, r2
  40510a:	690a      	ldr	r2, [r1, #16]
  40510c:	688b      	ldr	r3, [r1, #8]
  40510e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405112:	eb04 0802 	add.w	r8, r4, r2
  405116:	f108 0501 	add.w	r5, r8, #1
  40511a:	429d      	cmp	r5, r3
  40511c:	460e      	mov	r6, r1
  40511e:	4607      	mov	r7, r0
  405120:	6849      	ldr	r1, [r1, #4]
  405122:	dd04      	ble.n	40512e <__lshift+0x2a>
  405124:	005b      	lsls	r3, r3, #1
  405126:	429d      	cmp	r5, r3
  405128:	f101 0101 	add.w	r1, r1, #1
  40512c:	dcfa      	bgt.n	405124 <__lshift+0x20>
  40512e:	4638      	mov	r0, r7
  405130:	f7ff fe3c 	bl	404dac <_Balloc>
  405134:	2c00      	cmp	r4, #0
  405136:	f100 0314 	add.w	r3, r0, #20
  40513a:	dd06      	ble.n	40514a <__lshift+0x46>
  40513c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405140:	2100      	movs	r1, #0
  405142:	f843 1b04 	str.w	r1, [r3], #4
  405146:	429a      	cmp	r2, r3
  405148:	d1fb      	bne.n	405142 <__lshift+0x3e>
  40514a:	6934      	ldr	r4, [r6, #16]
  40514c:	f106 0114 	add.w	r1, r6, #20
  405150:	f019 091f 	ands.w	r9, r9, #31
  405154:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405158:	d01d      	beq.n	405196 <__lshift+0x92>
  40515a:	f1c9 0c20 	rsb	ip, r9, #32
  40515e:	2200      	movs	r2, #0
  405160:	680c      	ldr	r4, [r1, #0]
  405162:	fa04 f409 	lsl.w	r4, r4, r9
  405166:	4314      	orrs	r4, r2
  405168:	f843 4b04 	str.w	r4, [r3], #4
  40516c:	f851 2b04 	ldr.w	r2, [r1], #4
  405170:	458e      	cmp	lr, r1
  405172:	fa22 f20c 	lsr.w	r2, r2, ip
  405176:	d8f3      	bhi.n	405160 <__lshift+0x5c>
  405178:	601a      	str	r2, [r3, #0]
  40517a:	b10a      	cbz	r2, 405180 <__lshift+0x7c>
  40517c:	f108 0502 	add.w	r5, r8, #2
  405180:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405182:	6872      	ldr	r2, [r6, #4]
  405184:	3d01      	subs	r5, #1
  405186:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40518a:	6105      	str	r5, [r0, #16]
  40518c:	6031      	str	r1, [r6, #0]
  40518e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405196:	3b04      	subs	r3, #4
  405198:	f851 2b04 	ldr.w	r2, [r1], #4
  40519c:	f843 2f04 	str.w	r2, [r3, #4]!
  4051a0:	458e      	cmp	lr, r1
  4051a2:	d8f9      	bhi.n	405198 <__lshift+0x94>
  4051a4:	e7ec      	b.n	405180 <__lshift+0x7c>
  4051a6:	bf00      	nop

004051a8 <__mcmp>:
  4051a8:	b430      	push	{r4, r5}
  4051aa:	690b      	ldr	r3, [r1, #16]
  4051ac:	4605      	mov	r5, r0
  4051ae:	6900      	ldr	r0, [r0, #16]
  4051b0:	1ac0      	subs	r0, r0, r3
  4051b2:	d10f      	bne.n	4051d4 <__mcmp+0x2c>
  4051b4:	009b      	lsls	r3, r3, #2
  4051b6:	3514      	adds	r5, #20
  4051b8:	3114      	adds	r1, #20
  4051ba:	4419      	add	r1, r3
  4051bc:	442b      	add	r3, r5
  4051be:	e001      	b.n	4051c4 <__mcmp+0x1c>
  4051c0:	429d      	cmp	r5, r3
  4051c2:	d207      	bcs.n	4051d4 <__mcmp+0x2c>
  4051c4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4051c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4051cc:	4294      	cmp	r4, r2
  4051ce:	d0f7      	beq.n	4051c0 <__mcmp+0x18>
  4051d0:	d302      	bcc.n	4051d8 <__mcmp+0x30>
  4051d2:	2001      	movs	r0, #1
  4051d4:	bc30      	pop	{r4, r5}
  4051d6:	4770      	bx	lr
  4051d8:	f04f 30ff 	mov.w	r0, #4294967295
  4051dc:	e7fa      	b.n	4051d4 <__mcmp+0x2c>
  4051de:	bf00      	nop

004051e0 <__mdiff>:
  4051e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4051e4:	690f      	ldr	r7, [r1, #16]
  4051e6:	460e      	mov	r6, r1
  4051e8:	6911      	ldr	r1, [r2, #16]
  4051ea:	1a7f      	subs	r7, r7, r1
  4051ec:	2f00      	cmp	r7, #0
  4051ee:	4690      	mov	r8, r2
  4051f0:	d117      	bne.n	405222 <__mdiff+0x42>
  4051f2:	0089      	lsls	r1, r1, #2
  4051f4:	f106 0514 	add.w	r5, r6, #20
  4051f8:	f102 0e14 	add.w	lr, r2, #20
  4051fc:	186b      	adds	r3, r5, r1
  4051fe:	4471      	add	r1, lr
  405200:	e001      	b.n	405206 <__mdiff+0x26>
  405202:	429d      	cmp	r5, r3
  405204:	d25c      	bcs.n	4052c0 <__mdiff+0xe0>
  405206:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40520a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40520e:	42a2      	cmp	r2, r4
  405210:	d0f7      	beq.n	405202 <__mdiff+0x22>
  405212:	d25e      	bcs.n	4052d2 <__mdiff+0xf2>
  405214:	4633      	mov	r3, r6
  405216:	462c      	mov	r4, r5
  405218:	4646      	mov	r6, r8
  40521a:	4675      	mov	r5, lr
  40521c:	4698      	mov	r8, r3
  40521e:	2701      	movs	r7, #1
  405220:	e005      	b.n	40522e <__mdiff+0x4e>
  405222:	db58      	blt.n	4052d6 <__mdiff+0xf6>
  405224:	f106 0514 	add.w	r5, r6, #20
  405228:	f108 0414 	add.w	r4, r8, #20
  40522c:	2700      	movs	r7, #0
  40522e:	6871      	ldr	r1, [r6, #4]
  405230:	f7ff fdbc 	bl	404dac <_Balloc>
  405234:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405238:	6936      	ldr	r6, [r6, #16]
  40523a:	60c7      	str	r7, [r0, #12]
  40523c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405240:	46a6      	mov	lr, r4
  405242:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405246:	f100 0414 	add.w	r4, r0, #20
  40524a:	2300      	movs	r3, #0
  40524c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405250:	f855 8b04 	ldr.w	r8, [r5], #4
  405254:	b28a      	uxth	r2, r1
  405256:	fa13 f388 	uxtah	r3, r3, r8
  40525a:	0c09      	lsrs	r1, r1, #16
  40525c:	1a9a      	subs	r2, r3, r2
  40525e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405262:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405266:	b292      	uxth	r2, r2
  405268:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40526c:	45f4      	cmp	ip, lr
  40526e:	f844 2b04 	str.w	r2, [r4], #4
  405272:	ea4f 4323 	mov.w	r3, r3, asr #16
  405276:	d8e9      	bhi.n	40524c <__mdiff+0x6c>
  405278:	42af      	cmp	r7, r5
  40527a:	d917      	bls.n	4052ac <__mdiff+0xcc>
  40527c:	46a4      	mov	ip, r4
  40527e:	46ae      	mov	lr, r5
  405280:	f85e 2b04 	ldr.w	r2, [lr], #4
  405284:	fa13 f382 	uxtah	r3, r3, r2
  405288:	1419      	asrs	r1, r3, #16
  40528a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40528e:	b29b      	uxth	r3, r3
  405290:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405294:	4577      	cmp	r7, lr
  405296:	f84c 2b04 	str.w	r2, [ip], #4
  40529a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40529e:	d8ef      	bhi.n	405280 <__mdiff+0xa0>
  4052a0:	43ed      	mvns	r5, r5
  4052a2:	442f      	add	r7, r5
  4052a4:	f027 0703 	bic.w	r7, r7, #3
  4052a8:	3704      	adds	r7, #4
  4052aa:	443c      	add	r4, r7
  4052ac:	3c04      	subs	r4, #4
  4052ae:	b922      	cbnz	r2, 4052ba <__mdiff+0xda>
  4052b0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4052b4:	3e01      	subs	r6, #1
  4052b6:	2b00      	cmp	r3, #0
  4052b8:	d0fa      	beq.n	4052b0 <__mdiff+0xd0>
  4052ba:	6106      	str	r6, [r0, #16]
  4052bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052c0:	2100      	movs	r1, #0
  4052c2:	f7ff fd73 	bl	404dac <_Balloc>
  4052c6:	2201      	movs	r2, #1
  4052c8:	2300      	movs	r3, #0
  4052ca:	6102      	str	r2, [r0, #16]
  4052cc:	6143      	str	r3, [r0, #20]
  4052ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052d2:	4674      	mov	r4, lr
  4052d4:	e7ab      	b.n	40522e <__mdiff+0x4e>
  4052d6:	4633      	mov	r3, r6
  4052d8:	f106 0414 	add.w	r4, r6, #20
  4052dc:	f102 0514 	add.w	r5, r2, #20
  4052e0:	4616      	mov	r6, r2
  4052e2:	2701      	movs	r7, #1
  4052e4:	4698      	mov	r8, r3
  4052e6:	e7a2      	b.n	40522e <__mdiff+0x4e>

004052e8 <__d2b>:
  4052e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052ec:	b082      	sub	sp, #8
  4052ee:	2101      	movs	r1, #1
  4052f0:	461c      	mov	r4, r3
  4052f2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4052f6:	4615      	mov	r5, r2
  4052f8:	9e08      	ldr	r6, [sp, #32]
  4052fa:	f7ff fd57 	bl	404dac <_Balloc>
  4052fe:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405302:	4680      	mov	r8, r0
  405304:	b10f      	cbz	r7, 40530a <__d2b+0x22>
  405306:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40530a:	9401      	str	r4, [sp, #4]
  40530c:	b31d      	cbz	r5, 405356 <__d2b+0x6e>
  40530e:	a802      	add	r0, sp, #8
  405310:	f840 5d08 	str.w	r5, [r0, #-8]!
  405314:	f7ff fdda 	bl	404ecc <__lo0bits>
  405318:	2800      	cmp	r0, #0
  40531a:	d134      	bne.n	405386 <__d2b+0x9e>
  40531c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405320:	f8c8 2014 	str.w	r2, [r8, #20]
  405324:	2b00      	cmp	r3, #0
  405326:	bf0c      	ite	eq
  405328:	2101      	moveq	r1, #1
  40532a:	2102      	movne	r1, #2
  40532c:	f8c8 3018 	str.w	r3, [r8, #24]
  405330:	f8c8 1010 	str.w	r1, [r8, #16]
  405334:	b9df      	cbnz	r7, 40536e <__d2b+0x86>
  405336:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40533a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40533e:	6030      	str	r0, [r6, #0]
  405340:	6918      	ldr	r0, [r3, #16]
  405342:	f7ff fda3 	bl	404e8c <__hi0bits>
  405346:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405348:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40534c:	6018      	str	r0, [r3, #0]
  40534e:	4640      	mov	r0, r8
  405350:	b002      	add	sp, #8
  405352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405356:	a801      	add	r0, sp, #4
  405358:	f7ff fdb8 	bl	404ecc <__lo0bits>
  40535c:	9b01      	ldr	r3, [sp, #4]
  40535e:	f8c8 3014 	str.w	r3, [r8, #20]
  405362:	2101      	movs	r1, #1
  405364:	3020      	adds	r0, #32
  405366:	f8c8 1010 	str.w	r1, [r8, #16]
  40536a:	2f00      	cmp	r7, #0
  40536c:	d0e3      	beq.n	405336 <__d2b+0x4e>
  40536e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405370:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405374:	4407      	add	r7, r0
  405376:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40537a:	6037      	str	r7, [r6, #0]
  40537c:	6018      	str	r0, [r3, #0]
  40537e:	4640      	mov	r0, r8
  405380:	b002      	add	sp, #8
  405382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405386:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40538a:	f1c0 0220 	rsb	r2, r0, #32
  40538e:	fa03 f202 	lsl.w	r2, r3, r2
  405392:	430a      	orrs	r2, r1
  405394:	40c3      	lsrs	r3, r0
  405396:	9301      	str	r3, [sp, #4]
  405398:	f8c8 2014 	str.w	r2, [r8, #20]
  40539c:	e7c2      	b.n	405324 <__d2b+0x3c>
  40539e:	bf00      	nop

004053a0 <_sbrk_r>:
  4053a0:	b538      	push	{r3, r4, r5, lr}
  4053a2:	4c07      	ldr	r4, [pc, #28]	; (4053c0 <_sbrk_r+0x20>)
  4053a4:	2300      	movs	r3, #0
  4053a6:	4605      	mov	r5, r0
  4053a8:	4608      	mov	r0, r1
  4053aa:	6023      	str	r3, [r4, #0]
  4053ac:	f7fc f87c 	bl	4014a8 <_sbrk>
  4053b0:	1c43      	adds	r3, r0, #1
  4053b2:	d000      	beq.n	4053b6 <_sbrk_r+0x16>
  4053b4:	bd38      	pop	{r3, r4, r5, pc}
  4053b6:	6823      	ldr	r3, [r4, #0]
  4053b8:	2b00      	cmp	r3, #0
  4053ba:	d0fb      	beq.n	4053b4 <_sbrk_r+0x14>
  4053bc:	602b      	str	r3, [r5, #0]
  4053be:	bd38      	pop	{r3, r4, r5, pc}
  4053c0:	20400cd4 	.word	0x20400cd4
	...

00405400 <strlen>:
  405400:	f890 f000 	pld	[r0]
  405404:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405408:	f020 0107 	bic.w	r1, r0, #7
  40540c:	f06f 0c00 	mvn.w	ip, #0
  405410:	f010 0407 	ands.w	r4, r0, #7
  405414:	f891 f020 	pld	[r1, #32]
  405418:	f040 8049 	bne.w	4054ae <strlen+0xae>
  40541c:	f04f 0400 	mov.w	r4, #0
  405420:	f06f 0007 	mvn.w	r0, #7
  405424:	e9d1 2300 	ldrd	r2, r3, [r1]
  405428:	f891 f040 	pld	[r1, #64]	; 0x40
  40542c:	f100 0008 	add.w	r0, r0, #8
  405430:	fa82 f24c 	uadd8	r2, r2, ip
  405434:	faa4 f28c 	sel	r2, r4, ip
  405438:	fa83 f34c 	uadd8	r3, r3, ip
  40543c:	faa2 f38c 	sel	r3, r2, ip
  405440:	bb4b      	cbnz	r3, 405496 <strlen+0x96>
  405442:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405446:	fa82 f24c 	uadd8	r2, r2, ip
  40544a:	f100 0008 	add.w	r0, r0, #8
  40544e:	faa4 f28c 	sel	r2, r4, ip
  405452:	fa83 f34c 	uadd8	r3, r3, ip
  405456:	faa2 f38c 	sel	r3, r2, ip
  40545a:	b9e3      	cbnz	r3, 405496 <strlen+0x96>
  40545c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405460:	fa82 f24c 	uadd8	r2, r2, ip
  405464:	f100 0008 	add.w	r0, r0, #8
  405468:	faa4 f28c 	sel	r2, r4, ip
  40546c:	fa83 f34c 	uadd8	r3, r3, ip
  405470:	faa2 f38c 	sel	r3, r2, ip
  405474:	b97b      	cbnz	r3, 405496 <strlen+0x96>
  405476:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40547a:	f101 0120 	add.w	r1, r1, #32
  40547e:	fa82 f24c 	uadd8	r2, r2, ip
  405482:	f100 0008 	add.w	r0, r0, #8
  405486:	faa4 f28c 	sel	r2, r4, ip
  40548a:	fa83 f34c 	uadd8	r3, r3, ip
  40548e:	faa2 f38c 	sel	r3, r2, ip
  405492:	2b00      	cmp	r3, #0
  405494:	d0c6      	beq.n	405424 <strlen+0x24>
  405496:	2a00      	cmp	r2, #0
  405498:	bf04      	itt	eq
  40549a:	3004      	addeq	r0, #4
  40549c:	461a      	moveq	r2, r3
  40549e:	ba12      	rev	r2, r2
  4054a0:	fab2 f282 	clz	r2, r2
  4054a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4054a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4054ac:	4770      	bx	lr
  4054ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4054b2:	f004 0503 	and.w	r5, r4, #3
  4054b6:	f1c4 0000 	rsb	r0, r4, #0
  4054ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4054be:	f014 0f04 	tst.w	r4, #4
  4054c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4054c6:	fa0c f505 	lsl.w	r5, ip, r5
  4054ca:	ea62 0205 	orn	r2, r2, r5
  4054ce:	bf1c      	itt	ne
  4054d0:	ea63 0305 	ornne	r3, r3, r5
  4054d4:	4662      	movne	r2, ip
  4054d6:	f04f 0400 	mov.w	r4, #0
  4054da:	e7a9      	b.n	405430 <strlen+0x30>

004054dc <__ssprint_r>:
  4054dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4054e0:	6893      	ldr	r3, [r2, #8]
  4054e2:	b083      	sub	sp, #12
  4054e4:	4690      	mov	r8, r2
  4054e6:	2b00      	cmp	r3, #0
  4054e8:	d070      	beq.n	4055cc <__ssprint_r+0xf0>
  4054ea:	4682      	mov	sl, r0
  4054ec:	460c      	mov	r4, r1
  4054ee:	6817      	ldr	r7, [r2, #0]
  4054f0:	688d      	ldr	r5, [r1, #8]
  4054f2:	6808      	ldr	r0, [r1, #0]
  4054f4:	e042      	b.n	40557c <__ssprint_r+0xa0>
  4054f6:	89a3      	ldrh	r3, [r4, #12]
  4054f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4054fc:	d02e      	beq.n	40555c <__ssprint_r+0x80>
  4054fe:	6965      	ldr	r5, [r4, #20]
  405500:	6921      	ldr	r1, [r4, #16]
  405502:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405506:	eba0 0b01 	sub.w	fp, r0, r1
  40550a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40550e:	f10b 0001 	add.w	r0, fp, #1
  405512:	106d      	asrs	r5, r5, #1
  405514:	4430      	add	r0, r6
  405516:	42a8      	cmp	r0, r5
  405518:	462a      	mov	r2, r5
  40551a:	bf84      	itt	hi
  40551c:	4605      	movhi	r5, r0
  40551e:	462a      	movhi	r2, r5
  405520:	055b      	lsls	r3, r3, #21
  405522:	d538      	bpl.n	405596 <__ssprint_r+0xba>
  405524:	4611      	mov	r1, r2
  405526:	4650      	mov	r0, sl
  405528:	f7ff f894 	bl	404654 <_malloc_r>
  40552c:	2800      	cmp	r0, #0
  40552e:	d03c      	beq.n	4055aa <__ssprint_r+0xce>
  405530:	465a      	mov	r2, fp
  405532:	6921      	ldr	r1, [r4, #16]
  405534:	9001      	str	r0, [sp, #4]
  405536:	f7ff fb93 	bl	404c60 <memcpy>
  40553a:	89a2      	ldrh	r2, [r4, #12]
  40553c:	9b01      	ldr	r3, [sp, #4]
  40553e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405542:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405546:	81a2      	strh	r2, [r4, #12]
  405548:	eba5 020b 	sub.w	r2, r5, fp
  40554c:	eb03 000b 	add.w	r0, r3, fp
  405550:	6165      	str	r5, [r4, #20]
  405552:	6123      	str	r3, [r4, #16]
  405554:	6020      	str	r0, [r4, #0]
  405556:	60a2      	str	r2, [r4, #8]
  405558:	4635      	mov	r5, r6
  40555a:	46b3      	mov	fp, r6
  40555c:	465a      	mov	r2, fp
  40555e:	4649      	mov	r1, r9
  405560:	f000 fa18 	bl	405994 <memmove>
  405564:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405568:	68a2      	ldr	r2, [r4, #8]
  40556a:	6820      	ldr	r0, [r4, #0]
  40556c:	1b55      	subs	r5, r2, r5
  40556e:	4458      	add	r0, fp
  405570:	1b9e      	subs	r6, r3, r6
  405572:	60a5      	str	r5, [r4, #8]
  405574:	6020      	str	r0, [r4, #0]
  405576:	f8c8 6008 	str.w	r6, [r8, #8]
  40557a:	b33e      	cbz	r6, 4055cc <__ssprint_r+0xf0>
  40557c:	687e      	ldr	r6, [r7, #4]
  40557e:	463b      	mov	r3, r7
  405580:	3708      	adds	r7, #8
  405582:	2e00      	cmp	r6, #0
  405584:	d0fa      	beq.n	40557c <__ssprint_r+0xa0>
  405586:	42ae      	cmp	r6, r5
  405588:	f8d3 9000 	ldr.w	r9, [r3]
  40558c:	46ab      	mov	fp, r5
  40558e:	d2b2      	bcs.n	4054f6 <__ssprint_r+0x1a>
  405590:	4635      	mov	r5, r6
  405592:	46b3      	mov	fp, r6
  405594:	e7e2      	b.n	40555c <__ssprint_r+0x80>
  405596:	4650      	mov	r0, sl
  405598:	f000 fa60 	bl	405a5c <_realloc_r>
  40559c:	4603      	mov	r3, r0
  40559e:	2800      	cmp	r0, #0
  4055a0:	d1d2      	bne.n	405548 <__ssprint_r+0x6c>
  4055a2:	6921      	ldr	r1, [r4, #16]
  4055a4:	4650      	mov	r0, sl
  4055a6:	f000 f8f9 	bl	40579c <_free_r>
  4055aa:	230c      	movs	r3, #12
  4055ac:	f8ca 3000 	str.w	r3, [sl]
  4055b0:	89a3      	ldrh	r3, [r4, #12]
  4055b2:	2200      	movs	r2, #0
  4055b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4055b8:	f04f 30ff 	mov.w	r0, #4294967295
  4055bc:	81a3      	strh	r3, [r4, #12]
  4055be:	f8c8 2008 	str.w	r2, [r8, #8]
  4055c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4055c6:	b003      	add	sp, #12
  4055c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055cc:	2000      	movs	r0, #0
  4055ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4055d2:	b003      	add	sp, #12
  4055d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004055d8 <__register_exitproc>:
  4055d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4055dc:	4d2c      	ldr	r5, [pc, #176]	; (405690 <__register_exitproc+0xb8>)
  4055de:	4606      	mov	r6, r0
  4055e0:	6828      	ldr	r0, [r5, #0]
  4055e2:	4698      	mov	r8, r3
  4055e4:	460f      	mov	r7, r1
  4055e6:	4691      	mov	r9, r2
  4055e8:	f7ff f830 	bl	40464c <__retarget_lock_acquire_recursive>
  4055ec:	4b29      	ldr	r3, [pc, #164]	; (405694 <__register_exitproc+0xbc>)
  4055ee:	681c      	ldr	r4, [r3, #0]
  4055f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4055f4:	2b00      	cmp	r3, #0
  4055f6:	d03e      	beq.n	405676 <__register_exitproc+0x9e>
  4055f8:	685a      	ldr	r2, [r3, #4]
  4055fa:	2a1f      	cmp	r2, #31
  4055fc:	dc1c      	bgt.n	405638 <__register_exitproc+0x60>
  4055fe:	f102 0e01 	add.w	lr, r2, #1
  405602:	b176      	cbz	r6, 405622 <__register_exitproc+0x4a>
  405604:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405608:	2401      	movs	r4, #1
  40560a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40560e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405612:	4094      	lsls	r4, r2
  405614:	4320      	orrs	r0, r4
  405616:	2e02      	cmp	r6, #2
  405618:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40561c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405620:	d023      	beq.n	40566a <__register_exitproc+0x92>
  405622:	3202      	adds	r2, #2
  405624:	f8c3 e004 	str.w	lr, [r3, #4]
  405628:	6828      	ldr	r0, [r5, #0]
  40562a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40562e:	f7ff f80f 	bl	404650 <__retarget_lock_release_recursive>
  405632:	2000      	movs	r0, #0
  405634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405638:	4b17      	ldr	r3, [pc, #92]	; (405698 <__register_exitproc+0xc0>)
  40563a:	b30b      	cbz	r3, 405680 <__register_exitproc+0xa8>
  40563c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405640:	f3af 8000 	nop.w
  405644:	4603      	mov	r3, r0
  405646:	b1d8      	cbz	r0, 405680 <__register_exitproc+0xa8>
  405648:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40564c:	6002      	str	r2, [r0, #0]
  40564e:	2100      	movs	r1, #0
  405650:	6041      	str	r1, [r0, #4]
  405652:	460a      	mov	r2, r1
  405654:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405658:	f04f 0e01 	mov.w	lr, #1
  40565c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405660:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405664:	2e00      	cmp	r6, #0
  405666:	d0dc      	beq.n	405622 <__register_exitproc+0x4a>
  405668:	e7cc      	b.n	405604 <__register_exitproc+0x2c>
  40566a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40566e:	430c      	orrs	r4, r1
  405670:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405674:	e7d5      	b.n	405622 <__register_exitproc+0x4a>
  405676:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40567a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40567e:	e7bb      	b.n	4055f8 <__register_exitproc+0x20>
  405680:	6828      	ldr	r0, [r5, #0]
  405682:	f7fe ffe5 	bl	404650 <__retarget_lock_release_recursive>
  405686:	f04f 30ff 	mov.w	r0, #4294967295
  40568a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40568e:	bf00      	nop
  405690:	20400450 	.word	0x20400450
  405694:	00406cb4 	.word	0x00406cb4
  405698:	00000000 	.word	0x00000000

0040569c <_calloc_r>:
  40569c:	b510      	push	{r4, lr}
  40569e:	fb02 f101 	mul.w	r1, r2, r1
  4056a2:	f7fe ffd7 	bl	404654 <_malloc_r>
  4056a6:	4604      	mov	r4, r0
  4056a8:	b1d8      	cbz	r0, 4056e2 <_calloc_r+0x46>
  4056aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4056ae:	f022 0203 	bic.w	r2, r2, #3
  4056b2:	3a04      	subs	r2, #4
  4056b4:	2a24      	cmp	r2, #36	; 0x24
  4056b6:	d818      	bhi.n	4056ea <_calloc_r+0x4e>
  4056b8:	2a13      	cmp	r2, #19
  4056ba:	d914      	bls.n	4056e6 <_calloc_r+0x4a>
  4056bc:	2300      	movs	r3, #0
  4056be:	2a1b      	cmp	r2, #27
  4056c0:	6003      	str	r3, [r0, #0]
  4056c2:	6043      	str	r3, [r0, #4]
  4056c4:	d916      	bls.n	4056f4 <_calloc_r+0x58>
  4056c6:	2a24      	cmp	r2, #36	; 0x24
  4056c8:	6083      	str	r3, [r0, #8]
  4056ca:	60c3      	str	r3, [r0, #12]
  4056cc:	bf11      	iteee	ne
  4056ce:	f100 0210 	addne.w	r2, r0, #16
  4056d2:	6103      	streq	r3, [r0, #16]
  4056d4:	6143      	streq	r3, [r0, #20]
  4056d6:	f100 0218 	addeq.w	r2, r0, #24
  4056da:	2300      	movs	r3, #0
  4056dc:	6013      	str	r3, [r2, #0]
  4056de:	6053      	str	r3, [r2, #4]
  4056e0:	6093      	str	r3, [r2, #8]
  4056e2:	4620      	mov	r0, r4
  4056e4:	bd10      	pop	{r4, pc}
  4056e6:	4602      	mov	r2, r0
  4056e8:	e7f7      	b.n	4056da <_calloc_r+0x3e>
  4056ea:	2100      	movs	r1, #0
  4056ec:	f7fc fd16 	bl	40211c <memset>
  4056f0:	4620      	mov	r0, r4
  4056f2:	bd10      	pop	{r4, pc}
  4056f4:	f100 0208 	add.w	r2, r0, #8
  4056f8:	e7ef      	b.n	4056da <_calloc_r+0x3e>
  4056fa:	bf00      	nop

004056fc <_malloc_trim_r>:
  4056fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4056fe:	4f24      	ldr	r7, [pc, #144]	; (405790 <_malloc_trim_r+0x94>)
  405700:	460c      	mov	r4, r1
  405702:	4606      	mov	r6, r0
  405704:	f7ff fb46 	bl	404d94 <__malloc_lock>
  405708:	68bb      	ldr	r3, [r7, #8]
  40570a:	685d      	ldr	r5, [r3, #4]
  40570c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405710:	310f      	adds	r1, #15
  405712:	f025 0503 	bic.w	r5, r5, #3
  405716:	4429      	add	r1, r5
  405718:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40571c:	f021 010f 	bic.w	r1, r1, #15
  405720:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405724:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405728:	db07      	blt.n	40573a <_malloc_trim_r+0x3e>
  40572a:	2100      	movs	r1, #0
  40572c:	4630      	mov	r0, r6
  40572e:	f7ff fe37 	bl	4053a0 <_sbrk_r>
  405732:	68bb      	ldr	r3, [r7, #8]
  405734:	442b      	add	r3, r5
  405736:	4298      	cmp	r0, r3
  405738:	d004      	beq.n	405744 <_malloc_trim_r+0x48>
  40573a:	4630      	mov	r0, r6
  40573c:	f7ff fb30 	bl	404da0 <__malloc_unlock>
  405740:	2000      	movs	r0, #0
  405742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405744:	4261      	negs	r1, r4
  405746:	4630      	mov	r0, r6
  405748:	f7ff fe2a 	bl	4053a0 <_sbrk_r>
  40574c:	3001      	adds	r0, #1
  40574e:	d00d      	beq.n	40576c <_malloc_trim_r+0x70>
  405750:	4b10      	ldr	r3, [pc, #64]	; (405794 <_malloc_trim_r+0x98>)
  405752:	68ba      	ldr	r2, [r7, #8]
  405754:	6819      	ldr	r1, [r3, #0]
  405756:	1b2d      	subs	r5, r5, r4
  405758:	f045 0501 	orr.w	r5, r5, #1
  40575c:	4630      	mov	r0, r6
  40575e:	1b09      	subs	r1, r1, r4
  405760:	6055      	str	r5, [r2, #4]
  405762:	6019      	str	r1, [r3, #0]
  405764:	f7ff fb1c 	bl	404da0 <__malloc_unlock>
  405768:	2001      	movs	r0, #1
  40576a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40576c:	2100      	movs	r1, #0
  40576e:	4630      	mov	r0, r6
  405770:	f7ff fe16 	bl	4053a0 <_sbrk_r>
  405774:	68ba      	ldr	r2, [r7, #8]
  405776:	1a83      	subs	r3, r0, r2
  405778:	2b0f      	cmp	r3, #15
  40577a:	ddde      	ble.n	40573a <_malloc_trim_r+0x3e>
  40577c:	4c06      	ldr	r4, [pc, #24]	; (405798 <_malloc_trim_r+0x9c>)
  40577e:	4905      	ldr	r1, [pc, #20]	; (405794 <_malloc_trim_r+0x98>)
  405780:	6824      	ldr	r4, [r4, #0]
  405782:	f043 0301 	orr.w	r3, r3, #1
  405786:	1b00      	subs	r0, r0, r4
  405788:	6053      	str	r3, [r2, #4]
  40578a:	6008      	str	r0, [r1, #0]
  40578c:	e7d5      	b.n	40573a <_malloc_trim_r+0x3e>
  40578e:	bf00      	nop
  405790:	20400454 	.word	0x20400454
  405794:	20400c7c 	.word	0x20400c7c
  405798:	2040085c 	.word	0x2040085c

0040579c <_free_r>:
  40579c:	2900      	cmp	r1, #0
  40579e:	d044      	beq.n	40582a <_free_r+0x8e>
  4057a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4057a4:	460d      	mov	r5, r1
  4057a6:	4680      	mov	r8, r0
  4057a8:	f7ff faf4 	bl	404d94 <__malloc_lock>
  4057ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4057b0:	4969      	ldr	r1, [pc, #420]	; (405958 <_free_r+0x1bc>)
  4057b2:	f027 0301 	bic.w	r3, r7, #1
  4057b6:	f1a5 0408 	sub.w	r4, r5, #8
  4057ba:	18e2      	adds	r2, r4, r3
  4057bc:	688e      	ldr	r6, [r1, #8]
  4057be:	6850      	ldr	r0, [r2, #4]
  4057c0:	42b2      	cmp	r2, r6
  4057c2:	f020 0003 	bic.w	r0, r0, #3
  4057c6:	d05e      	beq.n	405886 <_free_r+0xea>
  4057c8:	07fe      	lsls	r6, r7, #31
  4057ca:	6050      	str	r0, [r2, #4]
  4057cc:	d40b      	bmi.n	4057e6 <_free_r+0x4a>
  4057ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4057d2:	1be4      	subs	r4, r4, r7
  4057d4:	f101 0e08 	add.w	lr, r1, #8
  4057d8:	68a5      	ldr	r5, [r4, #8]
  4057da:	4575      	cmp	r5, lr
  4057dc:	443b      	add	r3, r7
  4057de:	d06d      	beq.n	4058bc <_free_r+0x120>
  4057e0:	68e7      	ldr	r7, [r4, #12]
  4057e2:	60ef      	str	r7, [r5, #12]
  4057e4:	60bd      	str	r5, [r7, #8]
  4057e6:	1815      	adds	r5, r2, r0
  4057e8:	686d      	ldr	r5, [r5, #4]
  4057ea:	07ed      	lsls	r5, r5, #31
  4057ec:	d53e      	bpl.n	40586c <_free_r+0xd0>
  4057ee:	f043 0201 	orr.w	r2, r3, #1
  4057f2:	6062      	str	r2, [r4, #4]
  4057f4:	50e3      	str	r3, [r4, r3]
  4057f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4057fa:	d217      	bcs.n	40582c <_free_r+0x90>
  4057fc:	08db      	lsrs	r3, r3, #3
  4057fe:	1c58      	adds	r0, r3, #1
  405800:	109a      	asrs	r2, r3, #2
  405802:	684d      	ldr	r5, [r1, #4]
  405804:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405808:	60a7      	str	r7, [r4, #8]
  40580a:	2301      	movs	r3, #1
  40580c:	4093      	lsls	r3, r2
  40580e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405812:	432b      	orrs	r3, r5
  405814:	3a08      	subs	r2, #8
  405816:	60e2      	str	r2, [r4, #12]
  405818:	604b      	str	r3, [r1, #4]
  40581a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40581e:	60fc      	str	r4, [r7, #12]
  405820:	4640      	mov	r0, r8
  405822:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405826:	f7ff babb 	b.w	404da0 <__malloc_unlock>
  40582a:	4770      	bx	lr
  40582c:	0a5a      	lsrs	r2, r3, #9
  40582e:	2a04      	cmp	r2, #4
  405830:	d852      	bhi.n	4058d8 <_free_r+0x13c>
  405832:	099a      	lsrs	r2, r3, #6
  405834:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405838:	00ff      	lsls	r7, r7, #3
  40583a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40583e:	19c8      	adds	r0, r1, r7
  405840:	59ca      	ldr	r2, [r1, r7]
  405842:	3808      	subs	r0, #8
  405844:	4290      	cmp	r0, r2
  405846:	d04f      	beq.n	4058e8 <_free_r+0x14c>
  405848:	6851      	ldr	r1, [r2, #4]
  40584a:	f021 0103 	bic.w	r1, r1, #3
  40584e:	428b      	cmp	r3, r1
  405850:	d232      	bcs.n	4058b8 <_free_r+0x11c>
  405852:	6892      	ldr	r2, [r2, #8]
  405854:	4290      	cmp	r0, r2
  405856:	d1f7      	bne.n	405848 <_free_r+0xac>
  405858:	68c3      	ldr	r3, [r0, #12]
  40585a:	60a0      	str	r0, [r4, #8]
  40585c:	60e3      	str	r3, [r4, #12]
  40585e:	609c      	str	r4, [r3, #8]
  405860:	60c4      	str	r4, [r0, #12]
  405862:	4640      	mov	r0, r8
  405864:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405868:	f7ff ba9a 	b.w	404da0 <__malloc_unlock>
  40586c:	6895      	ldr	r5, [r2, #8]
  40586e:	4f3b      	ldr	r7, [pc, #236]	; (40595c <_free_r+0x1c0>)
  405870:	42bd      	cmp	r5, r7
  405872:	4403      	add	r3, r0
  405874:	d040      	beq.n	4058f8 <_free_r+0x15c>
  405876:	68d0      	ldr	r0, [r2, #12]
  405878:	60e8      	str	r0, [r5, #12]
  40587a:	f043 0201 	orr.w	r2, r3, #1
  40587e:	6085      	str	r5, [r0, #8]
  405880:	6062      	str	r2, [r4, #4]
  405882:	50e3      	str	r3, [r4, r3]
  405884:	e7b7      	b.n	4057f6 <_free_r+0x5a>
  405886:	07ff      	lsls	r7, r7, #31
  405888:	4403      	add	r3, r0
  40588a:	d407      	bmi.n	40589c <_free_r+0x100>
  40588c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405890:	1aa4      	subs	r4, r4, r2
  405892:	4413      	add	r3, r2
  405894:	68a0      	ldr	r0, [r4, #8]
  405896:	68e2      	ldr	r2, [r4, #12]
  405898:	60c2      	str	r2, [r0, #12]
  40589a:	6090      	str	r0, [r2, #8]
  40589c:	4a30      	ldr	r2, [pc, #192]	; (405960 <_free_r+0x1c4>)
  40589e:	6812      	ldr	r2, [r2, #0]
  4058a0:	f043 0001 	orr.w	r0, r3, #1
  4058a4:	4293      	cmp	r3, r2
  4058a6:	6060      	str	r0, [r4, #4]
  4058a8:	608c      	str	r4, [r1, #8]
  4058aa:	d3b9      	bcc.n	405820 <_free_r+0x84>
  4058ac:	4b2d      	ldr	r3, [pc, #180]	; (405964 <_free_r+0x1c8>)
  4058ae:	4640      	mov	r0, r8
  4058b0:	6819      	ldr	r1, [r3, #0]
  4058b2:	f7ff ff23 	bl	4056fc <_malloc_trim_r>
  4058b6:	e7b3      	b.n	405820 <_free_r+0x84>
  4058b8:	4610      	mov	r0, r2
  4058ba:	e7cd      	b.n	405858 <_free_r+0xbc>
  4058bc:	1811      	adds	r1, r2, r0
  4058be:	6849      	ldr	r1, [r1, #4]
  4058c0:	07c9      	lsls	r1, r1, #31
  4058c2:	d444      	bmi.n	40594e <_free_r+0x1b2>
  4058c4:	6891      	ldr	r1, [r2, #8]
  4058c6:	68d2      	ldr	r2, [r2, #12]
  4058c8:	60ca      	str	r2, [r1, #12]
  4058ca:	4403      	add	r3, r0
  4058cc:	f043 0001 	orr.w	r0, r3, #1
  4058d0:	6091      	str	r1, [r2, #8]
  4058d2:	6060      	str	r0, [r4, #4]
  4058d4:	50e3      	str	r3, [r4, r3]
  4058d6:	e7a3      	b.n	405820 <_free_r+0x84>
  4058d8:	2a14      	cmp	r2, #20
  4058da:	d816      	bhi.n	40590a <_free_r+0x16e>
  4058dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4058e0:	00ff      	lsls	r7, r7, #3
  4058e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4058e6:	e7aa      	b.n	40583e <_free_r+0xa2>
  4058e8:	10aa      	asrs	r2, r5, #2
  4058ea:	2301      	movs	r3, #1
  4058ec:	684d      	ldr	r5, [r1, #4]
  4058ee:	4093      	lsls	r3, r2
  4058f0:	432b      	orrs	r3, r5
  4058f2:	604b      	str	r3, [r1, #4]
  4058f4:	4603      	mov	r3, r0
  4058f6:	e7b0      	b.n	40585a <_free_r+0xbe>
  4058f8:	f043 0201 	orr.w	r2, r3, #1
  4058fc:	614c      	str	r4, [r1, #20]
  4058fe:	610c      	str	r4, [r1, #16]
  405900:	60e5      	str	r5, [r4, #12]
  405902:	60a5      	str	r5, [r4, #8]
  405904:	6062      	str	r2, [r4, #4]
  405906:	50e3      	str	r3, [r4, r3]
  405908:	e78a      	b.n	405820 <_free_r+0x84>
  40590a:	2a54      	cmp	r2, #84	; 0x54
  40590c:	d806      	bhi.n	40591c <_free_r+0x180>
  40590e:	0b1a      	lsrs	r2, r3, #12
  405910:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405914:	00ff      	lsls	r7, r7, #3
  405916:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40591a:	e790      	b.n	40583e <_free_r+0xa2>
  40591c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405920:	d806      	bhi.n	405930 <_free_r+0x194>
  405922:	0bda      	lsrs	r2, r3, #15
  405924:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405928:	00ff      	lsls	r7, r7, #3
  40592a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40592e:	e786      	b.n	40583e <_free_r+0xa2>
  405930:	f240 5054 	movw	r0, #1364	; 0x554
  405934:	4282      	cmp	r2, r0
  405936:	d806      	bhi.n	405946 <_free_r+0x1aa>
  405938:	0c9a      	lsrs	r2, r3, #18
  40593a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40593e:	00ff      	lsls	r7, r7, #3
  405940:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405944:	e77b      	b.n	40583e <_free_r+0xa2>
  405946:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40594a:	257e      	movs	r5, #126	; 0x7e
  40594c:	e777      	b.n	40583e <_free_r+0xa2>
  40594e:	f043 0101 	orr.w	r1, r3, #1
  405952:	6061      	str	r1, [r4, #4]
  405954:	6013      	str	r3, [r2, #0]
  405956:	e763      	b.n	405820 <_free_r+0x84>
  405958:	20400454 	.word	0x20400454
  40595c:	2040045c 	.word	0x2040045c
  405960:	20400860 	.word	0x20400860
  405964:	20400cac 	.word	0x20400cac

00405968 <__ascii_mbtowc>:
  405968:	b082      	sub	sp, #8
  40596a:	b149      	cbz	r1, 405980 <__ascii_mbtowc+0x18>
  40596c:	b15a      	cbz	r2, 405986 <__ascii_mbtowc+0x1e>
  40596e:	b16b      	cbz	r3, 40598c <__ascii_mbtowc+0x24>
  405970:	7813      	ldrb	r3, [r2, #0]
  405972:	600b      	str	r3, [r1, #0]
  405974:	7812      	ldrb	r2, [r2, #0]
  405976:	1c10      	adds	r0, r2, #0
  405978:	bf18      	it	ne
  40597a:	2001      	movne	r0, #1
  40597c:	b002      	add	sp, #8
  40597e:	4770      	bx	lr
  405980:	a901      	add	r1, sp, #4
  405982:	2a00      	cmp	r2, #0
  405984:	d1f3      	bne.n	40596e <__ascii_mbtowc+0x6>
  405986:	4610      	mov	r0, r2
  405988:	b002      	add	sp, #8
  40598a:	4770      	bx	lr
  40598c:	f06f 0001 	mvn.w	r0, #1
  405990:	e7f4      	b.n	40597c <__ascii_mbtowc+0x14>
  405992:	bf00      	nop

00405994 <memmove>:
  405994:	4288      	cmp	r0, r1
  405996:	b5f0      	push	{r4, r5, r6, r7, lr}
  405998:	d90d      	bls.n	4059b6 <memmove+0x22>
  40599a:	188b      	adds	r3, r1, r2
  40599c:	4298      	cmp	r0, r3
  40599e:	d20a      	bcs.n	4059b6 <memmove+0x22>
  4059a0:	1884      	adds	r4, r0, r2
  4059a2:	2a00      	cmp	r2, #0
  4059a4:	d051      	beq.n	405a4a <memmove+0xb6>
  4059a6:	4622      	mov	r2, r4
  4059a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4059ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4059b0:	4299      	cmp	r1, r3
  4059b2:	d1f9      	bne.n	4059a8 <memmove+0x14>
  4059b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4059b6:	2a0f      	cmp	r2, #15
  4059b8:	d948      	bls.n	405a4c <memmove+0xb8>
  4059ba:	ea41 0300 	orr.w	r3, r1, r0
  4059be:	079b      	lsls	r3, r3, #30
  4059c0:	d146      	bne.n	405a50 <memmove+0xbc>
  4059c2:	f100 0410 	add.w	r4, r0, #16
  4059c6:	f101 0310 	add.w	r3, r1, #16
  4059ca:	4615      	mov	r5, r2
  4059cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4059d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4059d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4059d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4059dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4059e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4059e4:	3d10      	subs	r5, #16
  4059e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4059ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4059ee:	2d0f      	cmp	r5, #15
  4059f0:	f103 0310 	add.w	r3, r3, #16
  4059f4:	f104 0410 	add.w	r4, r4, #16
  4059f8:	d8e8      	bhi.n	4059cc <memmove+0x38>
  4059fa:	f1a2 0310 	sub.w	r3, r2, #16
  4059fe:	f023 030f 	bic.w	r3, r3, #15
  405a02:	f002 0e0f 	and.w	lr, r2, #15
  405a06:	3310      	adds	r3, #16
  405a08:	f1be 0f03 	cmp.w	lr, #3
  405a0c:	4419      	add	r1, r3
  405a0e:	4403      	add	r3, r0
  405a10:	d921      	bls.n	405a56 <memmove+0xc2>
  405a12:	1f1e      	subs	r6, r3, #4
  405a14:	460d      	mov	r5, r1
  405a16:	4674      	mov	r4, lr
  405a18:	3c04      	subs	r4, #4
  405a1a:	f855 7b04 	ldr.w	r7, [r5], #4
  405a1e:	f846 7f04 	str.w	r7, [r6, #4]!
  405a22:	2c03      	cmp	r4, #3
  405a24:	d8f8      	bhi.n	405a18 <memmove+0x84>
  405a26:	f1ae 0404 	sub.w	r4, lr, #4
  405a2a:	f024 0403 	bic.w	r4, r4, #3
  405a2e:	3404      	adds	r4, #4
  405a30:	4421      	add	r1, r4
  405a32:	4423      	add	r3, r4
  405a34:	f002 0203 	and.w	r2, r2, #3
  405a38:	b162      	cbz	r2, 405a54 <memmove+0xc0>
  405a3a:	3b01      	subs	r3, #1
  405a3c:	440a      	add	r2, r1
  405a3e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405a42:	f803 4f01 	strb.w	r4, [r3, #1]!
  405a46:	428a      	cmp	r2, r1
  405a48:	d1f9      	bne.n	405a3e <memmove+0xaa>
  405a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a4c:	4603      	mov	r3, r0
  405a4e:	e7f3      	b.n	405a38 <memmove+0xa4>
  405a50:	4603      	mov	r3, r0
  405a52:	e7f2      	b.n	405a3a <memmove+0xa6>
  405a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a56:	4672      	mov	r2, lr
  405a58:	e7ee      	b.n	405a38 <memmove+0xa4>
  405a5a:	bf00      	nop

00405a5c <_realloc_r>:
  405a5c:	2900      	cmp	r1, #0
  405a5e:	f000 8095 	beq.w	405b8c <_realloc_r+0x130>
  405a62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a66:	460d      	mov	r5, r1
  405a68:	4616      	mov	r6, r2
  405a6a:	b083      	sub	sp, #12
  405a6c:	4680      	mov	r8, r0
  405a6e:	f106 070b 	add.w	r7, r6, #11
  405a72:	f7ff f98f 	bl	404d94 <__malloc_lock>
  405a76:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405a7a:	2f16      	cmp	r7, #22
  405a7c:	f02e 0403 	bic.w	r4, lr, #3
  405a80:	f1a5 0908 	sub.w	r9, r5, #8
  405a84:	d83c      	bhi.n	405b00 <_realloc_r+0xa4>
  405a86:	2210      	movs	r2, #16
  405a88:	4617      	mov	r7, r2
  405a8a:	42be      	cmp	r6, r7
  405a8c:	d83d      	bhi.n	405b0a <_realloc_r+0xae>
  405a8e:	4294      	cmp	r4, r2
  405a90:	da43      	bge.n	405b1a <_realloc_r+0xbe>
  405a92:	4bc4      	ldr	r3, [pc, #784]	; (405da4 <_realloc_r+0x348>)
  405a94:	6899      	ldr	r1, [r3, #8]
  405a96:	eb09 0004 	add.w	r0, r9, r4
  405a9a:	4288      	cmp	r0, r1
  405a9c:	f000 80b4 	beq.w	405c08 <_realloc_r+0x1ac>
  405aa0:	6843      	ldr	r3, [r0, #4]
  405aa2:	f023 0101 	bic.w	r1, r3, #1
  405aa6:	4401      	add	r1, r0
  405aa8:	6849      	ldr	r1, [r1, #4]
  405aaa:	07c9      	lsls	r1, r1, #31
  405aac:	d54c      	bpl.n	405b48 <_realloc_r+0xec>
  405aae:	f01e 0f01 	tst.w	lr, #1
  405ab2:	f000 809b 	beq.w	405bec <_realloc_r+0x190>
  405ab6:	4631      	mov	r1, r6
  405ab8:	4640      	mov	r0, r8
  405aba:	f7fe fdcb 	bl	404654 <_malloc_r>
  405abe:	4606      	mov	r6, r0
  405ac0:	2800      	cmp	r0, #0
  405ac2:	d03a      	beq.n	405b3a <_realloc_r+0xde>
  405ac4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405ac8:	f023 0301 	bic.w	r3, r3, #1
  405acc:	444b      	add	r3, r9
  405ace:	f1a0 0208 	sub.w	r2, r0, #8
  405ad2:	429a      	cmp	r2, r3
  405ad4:	f000 8121 	beq.w	405d1a <_realloc_r+0x2be>
  405ad8:	1f22      	subs	r2, r4, #4
  405ada:	2a24      	cmp	r2, #36	; 0x24
  405adc:	f200 8107 	bhi.w	405cee <_realloc_r+0x292>
  405ae0:	2a13      	cmp	r2, #19
  405ae2:	f200 80db 	bhi.w	405c9c <_realloc_r+0x240>
  405ae6:	4603      	mov	r3, r0
  405ae8:	462a      	mov	r2, r5
  405aea:	6811      	ldr	r1, [r2, #0]
  405aec:	6019      	str	r1, [r3, #0]
  405aee:	6851      	ldr	r1, [r2, #4]
  405af0:	6059      	str	r1, [r3, #4]
  405af2:	6892      	ldr	r2, [r2, #8]
  405af4:	609a      	str	r2, [r3, #8]
  405af6:	4629      	mov	r1, r5
  405af8:	4640      	mov	r0, r8
  405afa:	f7ff fe4f 	bl	40579c <_free_r>
  405afe:	e01c      	b.n	405b3a <_realloc_r+0xde>
  405b00:	f027 0707 	bic.w	r7, r7, #7
  405b04:	2f00      	cmp	r7, #0
  405b06:	463a      	mov	r2, r7
  405b08:	dabf      	bge.n	405a8a <_realloc_r+0x2e>
  405b0a:	2600      	movs	r6, #0
  405b0c:	230c      	movs	r3, #12
  405b0e:	4630      	mov	r0, r6
  405b10:	f8c8 3000 	str.w	r3, [r8]
  405b14:	b003      	add	sp, #12
  405b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b1a:	462e      	mov	r6, r5
  405b1c:	1be3      	subs	r3, r4, r7
  405b1e:	2b0f      	cmp	r3, #15
  405b20:	d81e      	bhi.n	405b60 <_realloc_r+0x104>
  405b22:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405b26:	f003 0301 	and.w	r3, r3, #1
  405b2a:	4323      	orrs	r3, r4
  405b2c:	444c      	add	r4, r9
  405b2e:	f8c9 3004 	str.w	r3, [r9, #4]
  405b32:	6863      	ldr	r3, [r4, #4]
  405b34:	f043 0301 	orr.w	r3, r3, #1
  405b38:	6063      	str	r3, [r4, #4]
  405b3a:	4640      	mov	r0, r8
  405b3c:	f7ff f930 	bl	404da0 <__malloc_unlock>
  405b40:	4630      	mov	r0, r6
  405b42:	b003      	add	sp, #12
  405b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b48:	f023 0303 	bic.w	r3, r3, #3
  405b4c:	18e1      	adds	r1, r4, r3
  405b4e:	4291      	cmp	r1, r2
  405b50:	db1f      	blt.n	405b92 <_realloc_r+0x136>
  405b52:	68c3      	ldr	r3, [r0, #12]
  405b54:	6882      	ldr	r2, [r0, #8]
  405b56:	462e      	mov	r6, r5
  405b58:	60d3      	str	r3, [r2, #12]
  405b5a:	460c      	mov	r4, r1
  405b5c:	609a      	str	r2, [r3, #8]
  405b5e:	e7dd      	b.n	405b1c <_realloc_r+0xc0>
  405b60:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405b64:	eb09 0107 	add.w	r1, r9, r7
  405b68:	f002 0201 	and.w	r2, r2, #1
  405b6c:	444c      	add	r4, r9
  405b6e:	f043 0301 	orr.w	r3, r3, #1
  405b72:	4317      	orrs	r7, r2
  405b74:	f8c9 7004 	str.w	r7, [r9, #4]
  405b78:	604b      	str	r3, [r1, #4]
  405b7a:	6863      	ldr	r3, [r4, #4]
  405b7c:	f043 0301 	orr.w	r3, r3, #1
  405b80:	3108      	adds	r1, #8
  405b82:	6063      	str	r3, [r4, #4]
  405b84:	4640      	mov	r0, r8
  405b86:	f7ff fe09 	bl	40579c <_free_r>
  405b8a:	e7d6      	b.n	405b3a <_realloc_r+0xde>
  405b8c:	4611      	mov	r1, r2
  405b8e:	f7fe bd61 	b.w	404654 <_malloc_r>
  405b92:	f01e 0f01 	tst.w	lr, #1
  405b96:	d18e      	bne.n	405ab6 <_realloc_r+0x5a>
  405b98:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405b9c:	eba9 0a01 	sub.w	sl, r9, r1
  405ba0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ba4:	f021 0103 	bic.w	r1, r1, #3
  405ba8:	440b      	add	r3, r1
  405baa:	4423      	add	r3, r4
  405bac:	4293      	cmp	r3, r2
  405bae:	db25      	blt.n	405bfc <_realloc_r+0x1a0>
  405bb0:	68c2      	ldr	r2, [r0, #12]
  405bb2:	6881      	ldr	r1, [r0, #8]
  405bb4:	4656      	mov	r6, sl
  405bb6:	60ca      	str	r2, [r1, #12]
  405bb8:	6091      	str	r1, [r2, #8]
  405bba:	f8da 100c 	ldr.w	r1, [sl, #12]
  405bbe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405bc2:	1f22      	subs	r2, r4, #4
  405bc4:	2a24      	cmp	r2, #36	; 0x24
  405bc6:	60c1      	str	r1, [r0, #12]
  405bc8:	6088      	str	r0, [r1, #8]
  405bca:	f200 8094 	bhi.w	405cf6 <_realloc_r+0x29a>
  405bce:	2a13      	cmp	r2, #19
  405bd0:	d96f      	bls.n	405cb2 <_realloc_r+0x256>
  405bd2:	6829      	ldr	r1, [r5, #0]
  405bd4:	f8ca 1008 	str.w	r1, [sl, #8]
  405bd8:	6869      	ldr	r1, [r5, #4]
  405bda:	f8ca 100c 	str.w	r1, [sl, #12]
  405bde:	2a1b      	cmp	r2, #27
  405be0:	f200 80a2 	bhi.w	405d28 <_realloc_r+0x2cc>
  405be4:	3508      	adds	r5, #8
  405be6:	f10a 0210 	add.w	r2, sl, #16
  405bea:	e063      	b.n	405cb4 <_realloc_r+0x258>
  405bec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405bf0:	eba9 0a03 	sub.w	sl, r9, r3
  405bf4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405bf8:	f021 0103 	bic.w	r1, r1, #3
  405bfc:	1863      	adds	r3, r4, r1
  405bfe:	4293      	cmp	r3, r2
  405c00:	f6ff af59 	blt.w	405ab6 <_realloc_r+0x5a>
  405c04:	4656      	mov	r6, sl
  405c06:	e7d8      	b.n	405bba <_realloc_r+0x15e>
  405c08:	6841      	ldr	r1, [r0, #4]
  405c0a:	f021 0b03 	bic.w	fp, r1, #3
  405c0e:	44a3      	add	fp, r4
  405c10:	f107 0010 	add.w	r0, r7, #16
  405c14:	4583      	cmp	fp, r0
  405c16:	da56      	bge.n	405cc6 <_realloc_r+0x26a>
  405c18:	f01e 0f01 	tst.w	lr, #1
  405c1c:	f47f af4b 	bne.w	405ab6 <_realloc_r+0x5a>
  405c20:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405c24:	eba9 0a01 	sub.w	sl, r9, r1
  405c28:	f8da 1004 	ldr.w	r1, [sl, #4]
  405c2c:	f021 0103 	bic.w	r1, r1, #3
  405c30:	448b      	add	fp, r1
  405c32:	4558      	cmp	r0, fp
  405c34:	dce2      	bgt.n	405bfc <_realloc_r+0x1a0>
  405c36:	4656      	mov	r6, sl
  405c38:	f8da 100c 	ldr.w	r1, [sl, #12]
  405c3c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405c40:	1f22      	subs	r2, r4, #4
  405c42:	2a24      	cmp	r2, #36	; 0x24
  405c44:	60c1      	str	r1, [r0, #12]
  405c46:	6088      	str	r0, [r1, #8]
  405c48:	f200 808f 	bhi.w	405d6a <_realloc_r+0x30e>
  405c4c:	2a13      	cmp	r2, #19
  405c4e:	f240 808a 	bls.w	405d66 <_realloc_r+0x30a>
  405c52:	6829      	ldr	r1, [r5, #0]
  405c54:	f8ca 1008 	str.w	r1, [sl, #8]
  405c58:	6869      	ldr	r1, [r5, #4]
  405c5a:	f8ca 100c 	str.w	r1, [sl, #12]
  405c5e:	2a1b      	cmp	r2, #27
  405c60:	f200 808a 	bhi.w	405d78 <_realloc_r+0x31c>
  405c64:	3508      	adds	r5, #8
  405c66:	f10a 0210 	add.w	r2, sl, #16
  405c6a:	6829      	ldr	r1, [r5, #0]
  405c6c:	6011      	str	r1, [r2, #0]
  405c6e:	6869      	ldr	r1, [r5, #4]
  405c70:	6051      	str	r1, [r2, #4]
  405c72:	68a9      	ldr	r1, [r5, #8]
  405c74:	6091      	str	r1, [r2, #8]
  405c76:	eb0a 0107 	add.w	r1, sl, r7
  405c7a:	ebab 0207 	sub.w	r2, fp, r7
  405c7e:	f042 0201 	orr.w	r2, r2, #1
  405c82:	6099      	str	r1, [r3, #8]
  405c84:	604a      	str	r2, [r1, #4]
  405c86:	f8da 3004 	ldr.w	r3, [sl, #4]
  405c8a:	f003 0301 	and.w	r3, r3, #1
  405c8e:	431f      	orrs	r7, r3
  405c90:	4640      	mov	r0, r8
  405c92:	f8ca 7004 	str.w	r7, [sl, #4]
  405c96:	f7ff f883 	bl	404da0 <__malloc_unlock>
  405c9a:	e751      	b.n	405b40 <_realloc_r+0xe4>
  405c9c:	682b      	ldr	r3, [r5, #0]
  405c9e:	6003      	str	r3, [r0, #0]
  405ca0:	686b      	ldr	r3, [r5, #4]
  405ca2:	6043      	str	r3, [r0, #4]
  405ca4:	2a1b      	cmp	r2, #27
  405ca6:	d82d      	bhi.n	405d04 <_realloc_r+0x2a8>
  405ca8:	f100 0308 	add.w	r3, r0, #8
  405cac:	f105 0208 	add.w	r2, r5, #8
  405cb0:	e71b      	b.n	405aea <_realloc_r+0x8e>
  405cb2:	4632      	mov	r2, r6
  405cb4:	6829      	ldr	r1, [r5, #0]
  405cb6:	6011      	str	r1, [r2, #0]
  405cb8:	6869      	ldr	r1, [r5, #4]
  405cba:	6051      	str	r1, [r2, #4]
  405cbc:	68a9      	ldr	r1, [r5, #8]
  405cbe:	6091      	str	r1, [r2, #8]
  405cc0:	461c      	mov	r4, r3
  405cc2:	46d1      	mov	r9, sl
  405cc4:	e72a      	b.n	405b1c <_realloc_r+0xc0>
  405cc6:	eb09 0107 	add.w	r1, r9, r7
  405cca:	ebab 0b07 	sub.w	fp, fp, r7
  405cce:	f04b 0201 	orr.w	r2, fp, #1
  405cd2:	6099      	str	r1, [r3, #8]
  405cd4:	604a      	str	r2, [r1, #4]
  405cd6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405cda:	f003 0301 	and.w	r3, r3, #1
  405cde:	431f      	orrs	r7, r3
  405ce0:	4640      	mov	r0, r8
  405ce2:	f845 7c04 	str.w	r7, [r5, #-4]
  405ce6:	f7ff f85b 	bl	404da0 <__malloc_unlock>
  405cea:	462e      	mov	r6, r5
  405cec:	e728      	b.n	405b40 <_realloc_r+0xe4>
  405cee:	4629      	mov	r1, r5
  405cf0:	f7ff fe50 	bl	405994 <memmove>
  405cf4:	e6ff      	b.n	405af6 <_realloc_r+0x9a>
  405cf6:	4629      	mov	r1, r5
  405cf8:	4630      	mov	r0, r6
  405cfa:	461c      	mov	r4, r3
  405cfc:	46d1      	mov	r9, sl
  405cfe:	f7ff fe49 	bl	405994 <memmove>
  405d02:	e70b      	b.n	405b1c <_realloc_r+0xc0>
  405d04:	68ab      	ldr	r3, [r5, #8]
  405d06:	6083      	str	r3, [r0, #8]
  405d08:	68eb      	ldr	r3, [r5, #12]
  405d0a:	60c3      	str	r3, [r0, #12]
  405d0c:	2a24      	cmp	r2, #36	; 0x24
  405d0e:	d017      	beq.n	405d40 <_realloc_r+0x2e4>
  405d10:	f100 0310 	add.w	r3, r0, #16
  405d14:	f105 0210 	add.w	r2, r5, #16
  405d18:	e6e7      	b.n	405aea <_realloc_r+0x8e>
  405d1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405d1e:	f023 0303 	bic.w	r3, r3, #3
  405d22:	441c      	add	r4, r3
  405d24:	462e      	mov	r6, r5
  405d26:	e6f9      	b.n	405b1c <_realloc_r+0xc0>
  405d28:	68a9      	ldr	r1, [r5, #8]
  405d2a:	f8ca 1010 	str.w	r1, [sl, #16]
  405d2e:	68e9      	ldr	r1, [r5, #12]
  405d30:	f8ca 1014 	str.w	r1, [sl, #20]
  405d34:	2a24      	cmp	r2, #36	; 0x24
  405d36:	d00c      	beq.n	405d52 <_realloc_r+0x2f6>
  405d38:	3510      	adds	r5, #16
  405d3a:	f10a 0218 	add.w	r2, sl, #24
  405d3e:	e7b9      	b.n	405cb4 <_realloc_r+0x258>
  405d40:	692b      	ldr	r3, [r5, #16]
  405d42:	6103      	str	r3, [r0, #16]
  405d44:	696b      	ldr	r3, [r5, #20]
  405d46:	6143      	str	r3, [r0, #20]
  405d48:	f105 0218 	add.w	r2, r5, #24
  405d4c:	f100 0318 	add.w	r3, r0, #24
  405d50:	e6cb      	b.n	405aea <_realloc_r+0x8e>
  405d52:	692a      	ldr	r2, [r5, #16]
  405d54:	f8ca 2018 	str.w	r2, [sl, #24]
  405d58:	696a      	ldr	r2, [r5, #20]
  405d5a:	f8ca 201c 	str.w	r2, [sl, #28]
  405d5e:	3518      	adds	r5, #24
  405d60:	f10a 0220 	add.w	r2, sl, #32
  405d64:	e7a6      	b.n	405cb4 <_realloc_r+0x258>
  405d66:	4632      	mov	r2, r6
  405d68:	e77f      	b.n	405c6a <_realloc_r+0x20e>
  405d6a:	4629      	mov	r1, r5
  405d6c:	4630      	mov	r0, r6
  405d6e:	9301      	str	r3, [sp, #4]
  405d70:	f7ff fe10 	bl	405994 <memmove>
  405d74:	9b01      	ldr	r3, [sp, #4]
  405d76:	e77e      	b.n	405c76 <_realloc_r+0x21a>
  405d78:	68a9      	ldr	r1, [r5, #8]
  405d7a:	f8ca 1010 	str.w	r1, [sl, #16]
  405d7e:	68e9      	ldr	r1, [r5, #12]
  405d80:	f8ca 1014 	str.w	r1, [sl, #20]
  405d84:	2a24      	cmp	r2, #36	; 0x24
  405d86:	d003      	beq.n	405d90 <_realloc_r+0x334>
  405d88:	3510      	adds	r5, #16
  405d8a:	f10a 0218 	add.w	r2, sl, #24
  405d8e:	e76c      	b.n	405c6a <_realloc_r+0x20e>
  405d90:	692a      	ldr	r2, [r5, #16]
  405d92:	f8ca 2018 	str.w	r2, [sl, #24]
  405d96:	696a      	ldr	r2, [r5, #20]
  405d98:	f8ca 201c 	str.w	r2, [sl, #28]
  405d9c:	3518      	adds	r5, #24
  405d9e:	f10a 0220 	add.w	r2, sl, #32
  405da2:	e762      	b.n	405c6a <_realloc_r+0x20e>
  405da4:	20400454 	.word	0x20400454

00405da8 <__ascii_wctomb>:
  405da8:	b121      	cbz	r1, 405db4 <__ascii_wctomb+0xc>
  405daa:	2aff      	cmp	r2, #255	; 0xff
  405dac:	d804      	bhi.n	405db8 <__ascii_wctomb+0x10>
  405dae:	700a      	strb	r2, [r1, #0]
  405db0:	2001      	movs	r0, #1
  405db2:	4770      	bx	lr
  405db4:	4608      	mov	r0, r1
  405db6:	4770      	bx	lr
  405db8:	238a      	movs	r3, #138	; 0x8a
  405dba:	6003      	str	r3, [r0, #0]
  405dbc:	f04f 30ff 	mov.w	r0, #4294967295
  405dc0:	4770      	bx	lr
  405dc2:	bf00      	nop

00405dc4 <__gedf2>:
  405dc4:	f04f 3cff 	mov.w	ip, #4294967295
  405dc8:	e006      	b.n	405dd8 <__cmpdf2+0x4>
  405dca:	bf00      	nop

00405dcc <__ledf2>:
  405dcc:	f04f 0c01 	mov.w	ip, #1
  405dd0:	e002      	b.n	405dd8 <__cmpdf2+0x4>
  405dd2:	bf00      	nop

00405dd4 <__cmpdf2>:
  405dd4:	f04f 0c01 	mov.w	ip, #1
  405dd8:	f84d cd04 	str.w	ip, [sp, #-4]!
  405ddc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405de0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405de4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405de8:	bf18      	it	ne
  405dea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405dee:	d01b      	beq.n	405e28 <__cmpdf2+0x54>
  405df0:	b001      	add	sp, #4
  405df2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405df6:	bf0c      	ite	eq
  405df8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405dfc:	ea91 0f03 	teqne	r1, r3
  405e00:	bf02      	ittt	eq
  405e02:	ea90 0f02 	teqeq	r0, r2
  405e06:	2000      	moveq	r0, #0
  405e08:	4770      	bxeq	lr
  405e0a:	f110 0f00 	cmn.w	r0, #0
  405e0e:	ea91 0f03 	teq	r1, r3
  405e12:	bf58      	it	pl
  405e14:	4299      	cmppl	r1, r3
  405e16:	bf08      	it	eq
  405e18:	4290      	cmpeq	r0, r2
  405e1a:	bf2c      	ite	cs
  405e1c:	17d8      	asrcs	r0, r3, #31
  405e1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405e22:	f040 0001 	orr.w	r0, r0, #1
  405e26:	4770      	bx	lr
  405e28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405e2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e30:	d102      	bne.n	405e38 <__cmpdf2+0x64>
  405e32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405e36:	d107      	bne.n	405e48 <__cmpdf2+0x74>
  405e38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405e3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e40:	d1d6      	bne.n	405df0 <__cmpdf2+0x1c>
  405e42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405e46:	d0d3      	beq.n	405df0 <__cmpdf2+0x1c>
  405e48:	f85d 0b04 	ldr.w	r0, [sp], #4
  405e4c:	4770      	bx	lr
  405e4e:	bf00      	nop

00405e50 <__aeabi_cdrcmple>:
  405e50:	4684      	mov	ip, r0
  405e52:	4610      	mov	r0, r2
  405e54:	4662      	mov	r2, ip
  405e56:	468c      	mov	ip, r1
  405e58:	4619      	mov	r1, r3
  405e5a:	4663      	mov	r3, ip
  405e5c:	e000      	b.n	405e60 <__aeabi_cdcmpeq>
  405e5e:	bf00      	nop

00405e60 <__aeabi_cdcmpeq>:
  405e60:	b501      	push	{r0, lr}
  405e62:	f7ff ffb7 	bl	405dd4 <__cmpdf2>
  405e66:	2800      	cmp	r0, #0
  405e68:	bf48      	it	mi
  405e6a:	f110 0f00 	cmnmi.w	r0, #0
  405e6e:	bd01      	pop	{r0, pc}

00405e70 <__aeabi_dcmpeq>:
  405e70:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e74:	f7ff fff4 	bl	405e60 <__aeabi_cdcmpeq>
  405e78:	bf0c      	ite	eq
  405e7a:	2001      	moveq	r0, #1
  405e7c:	2000      	movne	r0, #0
  405e7e:	f85d fb08 	ldr.w	pc, [sp], #8
  405e82:	bf00      	nop

00405e84 <__aeabi_dcmplt>:
  405e84:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e88:	f7ff ffea 	bl	405e60 <__aeabi_cdcmpeq>
  405e8c:	bf34      	ite	cc
  405e8e:	2001      	movcc	r0, #1
  405e90:	2000      	movcs	r0, #0
  405e92:	f85d fb08 	ldr.w	pc, [sp], #8
  405e96:	bf00      	nop

00405e98 <__aeabi_dcmple>:
  405e98:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e9c:	f7ff ffe0 	bl	405e60 <__aeabi_cdcmpeq>
  405ea0:	bf94      	ite	ls
  405ea2:	2001      	movls	r0, #1
  405ea4:	2000      	movhi	r0, #0
  405ea6:	f85d fb08 	ldr.w	pc, [sp], #8
  405eaa:	bf00      	nop

00405eac <__aeabi_dcmpge>:
  405eac:	f84d ed08 	str.w	lr, [sp, #-8]!
  405eb0:	f7ff ffce 	bl	405e50 <__aeabi_cdrcmple>
  405eb4:	bf94      	ite	ls
  405eb6:	2001      	movls	r0, #1
  405eb8:	2000      	movhi	r0, #0
  405eba:	f85d fb08 	ldr.w	pc, [sp], #8
  405ebe:	bf00      	nop

00405ec0 <__aeabi_dcmpgt>:
  405ec0:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ec4:	f7ff ffc4 	bl	405e50 <__aeabi_cdrcmple>
  405ec8:	bf34      	ite	cc
  405eca:	2001      	movcc	r0, #1
  405ecc:	2000      	movcs	r0, #0
  405ece:	f85d fb08 	ldr.w	pc, [sp], #8
  405ed2:	bf00      	nop

00405ed4 <__aeabi_dcmpun>:
  405ed4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405ed8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405edc:	d102      	bne.n	405ee4 <__aeabi_dcmpun+0x10>
  405ede:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405ee2:	d10a      	bne.n	405efa <__aeabi_dcmpun+0x26>
  405ee4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405ee8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405eec:	d102      	bne.n	405ef4 <__aeabi_dcmpun+0x20>
  405eee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405ef2:	d102      	bne.n	405efa <__aeabi_dcmpun+0x26>
  405ef4:	f04f 0000 	mov.w	r0, #0
  405ef8:	4770      	bx	lr
  405efa:	f04f 0001 	mov.w	r0, #1
  405efe:	4770      	bx	lr

00405f00 <__aeabi_d2iz>:
  405f00:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405f04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405f08:	d215      	bcs.n	405f36 <__aeabi_d2iz+0x36>
  405f0a:	d511      	bpl.n	405f30 <__aeabi_d2iz+0x30>
  405f0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405f10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405f14:	d912      	bls.n	405f3c <__aeabi_d2iz+0x3c>
  405f16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405f1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405f1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405f22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405f26:	fa23 f002 	lsr.w	r0, r3, r2
  405f2a:	bf18      	it	ne
  405f2c:	4240      	negne	r0, r0
  405f2e:	4770      	bx	lr
  405f30:	f04f 0000 	mov.w	r0, #0
  405f34:	4770      	bx	lr
  405f36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405f3a:	d105      	bne.n	405f48 <__aeabi_d2iz+0x48>
  405f3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405f40:	bf08      	it	eq
  405f42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405f46:	4770      	bx	lr
  405f48:	f04f 0000 	mov.w	r0, #0
  405f4c:	4770      	bx	lr
  405f4e:	bf00      	nop

00405f50 <__aeabi_uldivmod>:
  405f50:	b953      	cbnz	r3, 405f68 <__aeabi_uldivmod+0x18>
  405f52:	b94a      	cbnz	r2, 405f68 <__aeabi_uldivmod+0x18>
  405f54:	2900      	cmp	r1, #0
  405f56:	bf08      	it	eq
  405f58:	2800      	cmpeq	r0, #0
  405f5a:	bf1c      	itt	ne
  405f5c:	f04f 31ff 	movne.w	r1, #4294967295
  405f60:	f04f 30ff 	movne.w	r0, #4294967295
  405f64:	f000 b97a 	b.w	40625c <__aeabi_idiv0>
  405f68:	f1ad 0c08 	sub.w	ip, sp, #8
  405f6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405f70:	f000 f806 	bl	405f80 <__udivmoddi4>
  405f74:	f8dd e004 	ldr.w	lr, [sp, #4]
  405f78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405f7c:	b004      	add	sp, #16
  405f7e:	4770      	bx	lr

00405f80 <__udivmoddi4>:
  405f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405f84:	468c      	mov	ip, r1
  405f86:	460d      	mov	r5, r1
  405f88:	4604      	mov	r4, r0
  405f8a:	9e08      	ldr	r6, [sp, #32]
  405f8c:	2b00      	cmp	r3, #0
  405f8e:	d151      	bne.n	406034 <__udivmoddi4+0xb4>
  405f90:	428a      	cmp	r2, r1
  405f92:	4617      	mov	r7, r2
  405f94:	d96d      	bls.n	406072 <__udivmoddi4+0xf2>
  405f96:	fab2 fe82 	clz	lr, r2
  405f9a:	f1be 0f00 	cmp.w	lr, #0
  405f9e:	d00b      	beq.n	405fb8 <__udivmoddi4+0x38>
  405fa0:	f1ce 0c20 	rsb	ip, lr, #32
  405fa4:	fa01 f50e 	lsl.w	r5, r1, lr
  405fa8:	fa20 fc0c 	lsr.w	ip, r0, ip
  405fac:	fa02 f70e 	lsl.w	r7, r2, lr
  405fb0:	ea4c 0c05 	orr.w	ip, ip, r5
  405fb4:	fa00 f40e 	lsl.w	r4, r0, lr
  405fb8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405fbc:	0c25      	lsrs	r5, r4, #16
  405fbe:	fbbc f8fa 	udiv	r8, ip, sl
  405fc2:	fa1f f987 	uxth.w	r9, r7
  405fc6:	fb0a cc18 	mls	ip, sl, r8, ip
  405fca:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405fce:	fb08 f309 	mul.w	r3, r8, r9
  405fd2:	42ab      	cmp	r3, r5
  405fd4:	d90a      	bls.n	405fec <__udivmoddi4+0x6c>
  405fd6:	19ed      	adds	r5, r5, r7
  405fd8:	f108 32ff 	add.w	r2, r8, #4294967295
  405fdc:	f080 8123 	bcs.w	406226 <__udivmoddi4+0x2a6>
  405fe0:	42ab      	cmp	r3, r5
  405fe2:	f240 8120 	bls.w	406226 <__udivmoddi4+0x2a6>
  405fe6:	f1a8 0802 	sub.w	r8, r8, #2
  405fea:	443d      	add	r5, r7
  405fec:	1aed      	subs	r5, r5, r3
  405fee:	b2a4      	uxth	r4, r4
  405ff0:	fbb5 f0fa 	udiv	r0, r5, sl
  405ff4:	fb0a 5510 	mls	r5, sl, r0, r5
  405ff8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405ffc:	fb00 f909 	mul.w	r9, r0, r9
  406000:	45a1      	cmp	r9, r4
  406002:	d909      	bls.n	406018 <__udivmoddi4+0x98>
  406004:	19e4      	adds	r4, r4, r7
  406006:	f100 33ff 	add.w	r3, r0, #4294967295
  40600a:	f080 810a 	bcs.w	406222 <__udivmoddi4+0x2a2>
  40600e:	45a1      	cmp	r9, r4
  406010:	f240 8107 	bls.w	406222 <__udivmoddi4+0x2a2>
  406014:	3802      	subs	r0, #2
  406016:	443c      	add	r4, r7
  406018:	eba4 0409 	sub.w	r4, r4, r9
  40601c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406020:	2100      	movs	r1, #0
  406022:	2e00      	cmp	r6, #0
  406024:	d061      	beq.n	4060ea <__udivmoddi4+0x16a>
  406026:	fa24 f40e 	lsr.w	r4, r4, lr
  40602a:	2300      	movs	r3, #0
  40602c:	6034      	str	r4, [r6, #0]
  40602e:	6073      	str	r3, [r6, #4]
  406030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406034:	428b      	cmp	r3, r1
  406036:	d907      	bls.n	406048 <__udivmoddi4+0xc8>
  406038:	2e00      	cmp	r6, #0
  40603a:	d054      	beq.n	4060e6 <__udivmoddi4+0x166>
  40603c:	2100      	movs	r1, #0
  40603e:	e886 0021 	stmia.w	r6, {r0, r5}
  406042:	4608      	mov	r0, r1
  406044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406048:	fab3 f183 	clz	r1, r3
  40604c:	2900      	cmp	r1, #0
  40604e:	f040 808e 	bne.w	40616e <__udivmoddi4+0x1ee>
  406052:	42ab      	cmp	r3, r5
  406054:	d302      	bcc.n	40605c <__udivmoddi4+0xdc>
  406056:	4282      	cmp	r2, r0
  406058:	f200 80fa 	bhi.w	406250 <__udivmoddi4+0x2d0>
  40605c:	1a84      	subs	r4, r0, r2
  40605e:	eb65 0503 	sbc.w	r5, r5, r3
  406062:	2001      	movs	r0, #1
  406064:	46ac      	mov	ip, r5
  406066:	2e00      	cmp	r6, #0
  406068:	d03f      	beq.n	4060ea <__udivmoddi4+0x16a>
  40606a:	e886 1010 	stmia.w	r6, {r4, ip}
  40606e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406072:	b912      	cbnz	r2, 40607a <__udivmoddi4+0xfa>
  406074:	2701      	movs	r7, #1
  406076:	fbb7 f7f2 	udiv	r7, r7, r2
  40607a:	fab7 fe87 	clz	lr, r7
  40607e:	f1be 0f00 	cmp.w	lr, #0
  406082:	d134      	bne.n	4060ee <__udivmoddi4+0x16e>
  406084:	1beb      	subs	r3, r5, r7
  406086:	0c3a      	lsrs	r2, r7, #16
  406088:	fa1f fc87 	uxth.w	ip, r7
  40608c:	2101      	movs	r1, #1
  40608e:	fbb3 f8f2 	udiv	r8, r3, r2
  406092:	0c25      	lsrs	r5, r4, #16
  406094:	fb02 3318 	mls	r3, r2, r8, r3
  406098:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40609c:	fb0c f308 	mul.w	r3, ip, r8
  4060a0:	42ab      	cmp	r3, r5
  4060a2:	d907      	bls.n	4060b4 <__udivmoddi4+0x134>
  4060a4:	19ed      	adds	r5, r5, r7
  4060a6:	f108 30ff 	add.w	r0, r8, #4294967295
  4060aa:	d202      	bcs.n	4060b2 <__udivmoddi4+0x132>
  4060ac:	42ab      	cmp	r3, r5
  4060ae:	f200 80d1 	bhi.w	406254 <__udivmoddi4+0x2d4>
  4060b2:	4680      	mov	r8, r0
  4060b4:	1aed      	subs	r5, r5, r3
  4060b6:	b2a3      	uxth	r3, r4
  4060b8:	fbb5 f0f2 	udiv	r0, r5, r2
  4060bc:	fb02 5510 	mls	r5, r2, r0, r5
  4060c0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4060c4:	fb0c fc00 	mul.w	ip, ip, r0
  4060c8:	45a4      	cmp	ip, r4
  4060ca:	d907      	bls.n	4060dc <__udivmoddi4+0x15c>
  4060cc:	19e4      	adds	r4, r4, r7
  4060ce:	f100 33ff 	add.w	r3, r0, #4294967295
  4060d2:	d202      	bcs.n	4060da <__udivmoddi4+0x15a>
  4060d4:	45a4      	cmp	ip, r4
  4060d6:	f200 80b8 	bhi.w	40624a <__udivmoddi4+0x2ca>
  4060da:	4618      	mov	r0, r3
  4060dc:	eba4 040c 	sub.w	r4, r4, ip
  4060e0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4060e4:	e79d      	b.n	406022 <__udivmoddi4+0xa2>
  4060e6:	4631      	mov	r1, r6
  4060e8:	4630      	mov	r0, r6
  4060ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060ee:	f1ce 0420 	rsb	r4, lr, #32
  4060f2:	fa05 f30e 	lsl.w	r3, r5, lr
  4060f6:	fa07 f70e 	lsl.w	r7, r7, lr
  4060fa:	fa20 f804 	lsr.w	r8, r0, r4
  4060fe:	0c3a      	lsrs	r2, r7, #16
  406100:	fa25 f404 	lsr.w	r4, r5, r4
  406104:	ea48 0803 	orr.w	r8, r8, r3
  406108:	fbb4 f1f2 	udiv	r1, r4, r2
  40610c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406110:	fb02 4411 	mls	r4, r2, r1, r4
  406114:	fa1f fc87 	uxth.w	ip, r7
  406118:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40611c:	fb01 f30c 	mul.w	r3, r1, ip
  406120:	42ab      	cmp	r3, r5
  406122:	fa00 f40e 	lsl.w	r4, r0, lr
  406126:	d909      	bls.n	40613c <__udivmoddi4+0x1bc>
  406128:	19ed      	adds	r5, r5, r7
  40612a:	f101 30ff 	add.w	r0, r1, #4294967295
  40612e:	f080 808a 	bcs.w	406246 <__udivmoddi4+0x2c6>
  406132:	42ab      	cmp	r3, r5
  406134:	f240 8087 	bls.w	406246 <__udivmoddi4+0x2c6>
  406138:	3902      	subs	r1, #2
  40613a:	443d      	add	r5, r7
  40613c:	1aeb      	subs	r3, r5, r3
  40613e:	fa1f f588 	uxth.w	r5, r8
  406142:	fbb3 f0f2 	udiv	r0, r3, r2
  406146:	fb02 3310 	mls	r3, r2, r0, r3
  40614a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40614e:	fb00 f30c 	mul.w	r3, r0, ip
  406152:	42ab      	cmp	r3, r5
  406154:	d907      	bls.n	406166 <__udivmoddi4+0x1e6>
  406156:	19ed      	adds	r5, r5, r7
  406158:	f100 38ff 	add.w	r8, r0, #4294967295
  40615c:	d26f      	bcs.n	40623e <__udivmoddi4+0x2be>
  40615e:	42ab      	cmp	r3, r5
  406160:	d96d      	bls.n	40623e <__udivmoddi4+0x2be>
  406162:	3802      	subs	r0, #2
  406164:	443d      	add	r5, r7
  406166:	1aeb      	subs	r3, r5, r3
  406168:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40616c:	e78f      	b.n	40608e <__udivmoddi4+0x10e>
  40616e:	f1c1 0720 	rsb	r7, r1, #32
  406172:	fa22 f807 	lsr.w	r8, r2, r7
  406176:	408b      	lsls	r3, r1
  406178:	fa05 f401 	lsl.w	r4, r5, r1
  40617c:	ea48 0303 	orr.w	r3, r8, r3
  406180:	fa20 fe07 	lsr.w	lr, r0, r7
  406184:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406188:	40fd      	lsrs	r5, r7
  40618a:	ea4e 0e04 	orr.w	lr, lr, r4
  40618e:	fbb5 f9fc 	udiv	r9, r5, ip
  406192:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406196:	fb0c 5519 	mls	r5, ip, r9, r5
  40619a:	fa1f f883 	uxth.w	r8, r3
  40619e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4061a2:	fb09 f408 	mul.w	r4, r9, r8
  4061a6:	42ac      	cmp	r4, r5
  4061a8:	fa02 f201 	lsl.w	r2, r2, r1
  4061ac:	fa00 fa01 	lsl.w	sl, r0, r1
  4061b0:	d908      	bls.n	4061c4 <__udivmoddi4+0x244>
  4061b2:	18ed      	adds	r5, r5, r3
  4061b4:	f109 30ff 	add.w	r0, r9, #4294967295
  4061b8:	d243      	bcs.n	406242 <__udivmoddi4+0x2c2>
  4061ba:	42ac      	cmp	r4, r5
  4061bc:	d941      	bls.n	406242 <__udivmoddi4+0x2c2>
  4061be:	f1a9 0902 	sub.w	r9, r9, #2
  4061c2:	441d      	add	r5, r3
  4061c4:	1b2d      	subs	r5, r5, r4
  4061c6:	fa1f fe8e 	uxth.w	lr, lr
  4061ca:	fbb5 f0fc 	udiv	r0, r5, ip
  4061ce:	fb0c 5510 	mls	r5, ip, r0, r5
  4061d2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4061d6:	fb00 f808 	mul.w	r8, r0, r8
  4061da:	45a0      	cmp	r8, r4
  4061dc:	d907      	bls.n	4061ee <__udivmoddi4+0x26e>
  4061de:	18e4      	adds	r4, r4, r3
  4061e0:	f100 35ff 	add.w	r5, r0, #4294967295
  4061e4:	d229      	bcs.n	40623a <__udivmoddi4+0x2ba>
  4061e6:	45a0      	cmp	r8, r4
  4061e8:	d927      	bls.n	40623a <__udivmoddi4+0x2ba>
  4061ea:	3802      	subs	r0, #2
  4061ec:	441c      	add	r4, r3
  4061ee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4061f2:	eba4 0408 	sub.w	r4, r4, r8
  4061f6:	fba0 8902 	umull	r8, r9, r0, r2
  4061fa:	454c      	cmp	r4, r9
  4061fc:	46c6      	mov	lr, r8
  4061fe:	464d      	mov	r5, r9
  406200:	d315      	bcc.n	40622e <__udivmoddi4+0x2ae>
  406202:	d012      	beq.n	40622a <__udivmoddi4+0x2aa>
  406204:	b156      	cbz	r6, 40621c <__udivmoddi4+0x29c>
  406206:	ebba 030e 	subs.w	r3, sl, lr
  40620a:	eb64 0405 	sbc.w	r4, r4, r5
  40620e:	fa04 f707 	lsl.w	r7, r4, r7
  406212:	40cb      	lsrs	r3, r1
  406214:	431f      	orrs	r7, r3
  406216:	40cc      	lsrs	r4, r1
  406218:	6037      	str	r7, [r6, #0]
  40621a:	6074      	str	r4, [r6, #4]
  40621c:	2100      	movs	r1, #0
  40621e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406222:	4618      	mov	r0, r3
  406224:	e6f8      	b.n	406018 <__udivmoddi4+0x98>
  406226:	4690      	mov	r8, r2
  406228:	e6e0      	b.n	405fec <__udivmoddi4+0x6c>
  40622a:	45c2      	cmp	sl, r8
  40622c:	d2ea      	bcs.n	406204 <__udivmoddi4+0x284>
  40622e:	ebb8 0e02 	subs.w	lr, r8, r2
  406232:	eb69 0503 	sbc.w	r5, r9, r3
  406236:	3801      	subs	r0, #1
  406238:	e7e4      	b.n	406204 <__udivmoddi4+0x284>
  40623a:	4628      	mov	r0, r5
  40623c:	e7d7      	b.n	4061ee <__udivmoddi4+0x26e>
  40623e:	4640      	mov	r0, r8
  406240:	e791      	b.n	406166 <__udivmoddi4+0x1e6>
  406242:	4681      	mov	r9, r0
  406244:	e7be      	b.n	4061c4 <__udivmoddi4+0x244>
  406246:	4601      	mov	r1, r0
  406248:	e778      	b.n	40613c <__udivmoddi4+0x1bc>
  40624a:	3802      	subs	r0, #2
  40624c:	443c      	add	r4, r7
  40624e:	e745      	b.n	4060dc <__udivmoddi4+0x15c>
  406250:	4608      	mov	r0, r1
  406252:	e708      	b.n	406066 <__udivmoddi4+0xe6>
  406254:	f1a8 0802 	sub.w	r8, r8, #2
  406258:	443d      	add	r5, r7
  40625a:	e72b      	b.n	4060b4 <__udivmoddi4+0x134>

0040625c <__aeabi_idiv0>:
  40625c:	4770      	bx	lr
  40625e:	bf00      	nop

00406260 <sysfont_glyphs>:
	...
  406280:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406290:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4062a0:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4062b8:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4062c8:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4062d8:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4062f0:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406300:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406310:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  406328:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406344:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406354:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406364:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406374:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40639c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4063c4:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4063d4:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4063f8:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406408:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406418:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406428:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406440:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406450:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406460:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406478:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406488:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406498:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4064b0:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4064c0:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  4064d0:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4064e8:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4064f8:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406508:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406520:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406530:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406540:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40655c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40656c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40657c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406598:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4065b0:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4065c8:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  4065d8:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4065e8:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406600:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406610:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406620:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406638:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406648:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406658:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406670:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406680:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406690:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4066a8:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4066b8:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4066c8:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  4066e0:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4066f0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406700:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406718:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406728:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406738:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406750:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406760:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406770:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406788:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406798:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4067a8:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4067c0:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4067d0:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  4067e0:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  4067f8:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406808:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406818:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406830:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406840:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406850:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406868:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406878:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406888:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4068a0:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  4068b0:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  4068c0:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  4068d8:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  4068e8:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  4068f8:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406910:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406920:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406930:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406958:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406968:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406984:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  40699c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  4069ac:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4069bc:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  4069d4:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  4069e4:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  4069f4:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406a0c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406a1c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406a2c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406a3c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406a4c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406a5c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406a6c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406a7c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406a8c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406a9c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406ab4:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406ac4:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406ad4:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406af0:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406b0c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406b28:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406b38:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406b48:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406b60:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406b7c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406b98:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406bb4:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406bd0:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406bec:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406c08:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406c24:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406c34:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406c44:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406c54:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406c64:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406c74:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406c84:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406c94:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406ca4:	0000 0000 3225 322e 2066 6d63 0000 0000     ....%2.2f cm....

00406cb4 <_global_impure_ptr>:
  406cb4:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406cc4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406cd4:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406ce4:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406cf4:	296c 0000 0030 0000                         l)..0...

00406cfc <blanks.7223>:
  406cfc:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406d0c <zeroes.7224>:
  406d0c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406d1c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406d2c:	0000 0000                                   ....

00406d30 <__mprec_bigtens>:
  406d30:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406d40:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406d50:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406d58 <__mprec_tens>:
  406d58:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406d68:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406d78:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406d88:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406d98:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406da8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406db8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406dc8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406dd8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406de8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406df8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406e08:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406e18:	9db4 79d9 7843 44ea                         ...yCx.D

00406e20 <p05.6055>:
  406e20:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406e30:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406e3c <_ctype_>:
  406e3c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406e4c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406e5c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406e6c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406e7c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406e8c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406e9c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406eac:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406ebc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406f40 <_init>:
  406f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f42:	bf00      	nop
  406f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406f46:	bc08      	pop	{r3}
  406f48:	469e      	mov	lr, r3
  406f4a:	4770      	bx	lr

00406f4c <__init_array_start>:
  406f4c:	00403661 	.word	0x00403661

00406f50 <__frame_dummy_init_array_entry>:
  406f50:	00400165                                e.@.

00406f54 <_fini>:
  406f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f56:	bf00      	nop
  406f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406f5a:	bc08      	pop	{r3}
  406f5c:	469e      	mov	lr, r3
  406f5e:	4770      	bx	lr

00406f60 <__fini_array_start>:
  406f60:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6260 0040 0e0a 7d20               ....`b@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	b2c2 4606                                   ...F

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cb0 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5da9 0040 5969 0040 0000 0000 6e3c 0040     .]@.iY@.....<n@.
20400954:	6e38 0040 6cd8 0040 6cd8 0040 6cd8 0040     8n@..l@..l@..l@.
20400964:	6cd8 0040 6cd8 0040 6cd8 0040 6cd8 0040     .l@..l@..l@..l@.
20400974:	6cd8 0040 6cd8 0040 ffff ffff ffff ffff     .l@..l@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
