{
  "Top": "srcnn",
  "RtlTop": "srcnn",
  "RtlPrefix": "",
  "RtlSubPrefix": "srcnn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_ftmap": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_ftmap_address0",
          "name": "input_ftmap_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_ftmap_ce0",
          "name": "input_ftmap_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_ftmap_q0",
          "name": "input_ftmap_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv1_weights": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv1_weights_address0",
          "name": "conv1_weights_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_weights_ce0",
          "name": "conv1_weights_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_weights_q0",
          "name": "conv1_weights_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv1_biases": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv1_biases_address0",
          "name": "conv1_biases_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_biases_ce0",
          "name": "conv1_biases_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_biases_q0",
          "name": "conv1_biases_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv2_weights": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv2_weights_address0",
          "name": "conv2_weights_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv2_weights_ce0",
          "name": "conv2_weights_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv2_weights_q0",
          "name": "conv2_weights_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv2_biases": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv2_biases_address0",
          "name": "conv2_biases_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv2_biases_ce0",
          "name": "conv2_biases_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv2_biases_q0",
          "name": "conv2_biases_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv3_weights": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv3_weights_address0",
          "name": "conv3_weights_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv3_weights_ce0",
          "name": "conv3_weights_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv3_weights_q0",
          "name": "conv3_weights_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv3_biases": {
      "index": "6",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "conv3_biases",
          "name": "conv3_biases",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_ftmap": {
      "index": "7",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_ftmap_address0",
          "name": "output_ftmap_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_ftmap_ce0",
          "name": "output_ftmap_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_ftmap_we0",
          "name": "output_ftmap_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_ftmap_d0",
          "name": "output_ftmap_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top srcnn -name srcnn"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "srcnn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "19543210 ~ 59200941738",
    "Latency": "19543209"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "srcnn",
    "Version": "1.0",
    "DisplayName": "Srcnn",
    "Revision": "2114323440",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_srcnn_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/conv1.cpp",
      "..\/..\/src\/conv2.cpp",
      "..\/..\/src\/conv3.cpp",
      "..\/..\/src\/srcnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/srcnn_am_addmul_8ns_3ns_9ns_18_4_1.vhd",
      "impl\/vhdl\/srcnn_am_addmul_8ns_4ns_9ns_17_4_1.vhd",
      "impl\/vhdl\/srcnn_ama_addmuladd_7ns_7ns_7ns_11s_13_4_1.vhd",
      "impl\/vhdl\/srcnn_conv2_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/srcnn_conv2_single_from_c1.vhd",
      "impl\/vhdl\/srcnn_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1.vhd",
      "impl\/vhdl\/srcnn_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2.vhd",
      "impl\/vhdl\/srcnn_conv3_from_precomputed_conv2.vhd",
      "impl\/vhdl\/srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6.vhd",
      "impl\/vhdl\/srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8.vhd",
      "impl\/vhdl\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/srcnn_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/srcnn_load_patch_tile.vhd",
      "impl\/vhdl\/srcnn_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2.vhd",
      "impl\/vhdl\/srcnn_mac_muladd_9ns_7ns_9ns_13_4_1.vhd",
      "impl\/vhdl\/srcnn_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/srcnn_mux_5_3_32_1_1.vhd",
      "impl\/vhdl\/srcnn_mux_64_6_32_1_1.vhd",
      "impl\/vhdl\/srcnn_patch_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/srcnn_precompute_conv12_halo.vhd",
      "impl\/vhdl\/srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/srcnn_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3.vhd",
      "impl\/vhdl\/srcnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/srcnn_am_addmul_8ns_3ns_9ns_18_4_1.v",
      "impl\/verilog\/srcnn_am_addmul_8ns_4ns_9ns_17_4_1.v",
      "impl\/verilog\/srcnn_ama_addmuladd_7ns_7ns_7ns_11s_13_4_1.v",
      "impl\/verilog\/srcnn_conv2_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/srcnn_conv2_single_from_c1.v",
      "impl\/verilog\/srcnn_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1.v",
      "impl\/verilog\/srcnn_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2.v",
      "impl\/verilog\/srcnn_conv3_from_precomputed_conv2.v",
      "impl\/verilog\/srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6.v",
      "impl\/verilog\/srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8.v",
      "impl\/verilog\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/srcnn_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/srcnn_load_patch_tile.v",
      "impl\/verilog\/srcnn_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2.v",
      "impl\/verilog\/srcnn_mac_muladd_9ns_7ns_9ns_13_4_1.v",
      "impl\/verilog\/srcnn_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/srcnn_mux_5_3_32_1_1.v",
      "impl\/verilog\/srcnn_mux_64_6_32_1_1.v",
      "impl\/verilog\/srcnn_patch_RAM_AUTO_1R1W.v",
      "impl\/verilog\/srcnn_precompute_conv12_halo.v",
      "impl\/verilog\/srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/srcnn_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3.v",
      "impl\/verilog\/srcnn.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/srcnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_ftmap_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"input_ftmap_address0": "DATA"},
      "ports": ["input_ftmap_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_ftmap"
        }]
    },
    "input_ftmap_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_ftmap_q0": "DATA"},
      "ports": ["input_ftmap_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_ftmap"
        }]
    },
    "conv1_weights_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"conv1_weights_address0": "DATA"},
      "ports": ["conv1_weights_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_weights"
        }]
    },
    "conv1_weights_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv1_weights_q0": "DATA"},
      "ports": ["conv1_weights_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_weights"
        }]
    },
    "conv1_biases_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"conv1_biases_address0": "DATA"},
      "ports": ["conv1_biases_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_biases"
        }]
    },
    "conv1_biases_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv1_biases_q0": "DATA"},
      "ports": ["conv1_biases_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_biases"
        }]
    },
    "conv2_weights_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"conv2_weights_address0": "DATA"},
      "ports": ["conv2_weights_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv2_weights"
        }]
    },
    "conv2_weights_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv2_weights_q0": "DATA"},
      "ports": ["conv2_weights_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv2_weights"
        }]
    },
    "conv2_biases_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"conv2_biases_address0": "DATA"},
      "ports": ["conv2_biases_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv2_biases"
        }]
    },
    "conv2_biases_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv2_biases_q0": "DATA"},
      "ports": ["conv2_biases_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv2_biases"
        }]
    },
    "conv3_weights_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"conv3_weights_address0": "DATA"},
      "ports": ["conv3_weights_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv3_weights"
        }]
    },
    "conv3_weights_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv3_weights_q0": "DATA"},
      "ports": ["conv3_weights_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv3_weights"
        }]
    },
    "conv3_biases": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv3_biases": "DATA"},
      "ports": ["conv3_biases"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "conv3_biases"
        }]
    },
    "output_ftmap_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_ftmap_address0": "DATA"},
      "ports": ["output_ftmap_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output_ftmap"
        }]
    },
    "output_ftmap_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_ftmap_d0": "DATA"},
      "ports": ["output_ftmap_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output_ftmap"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_ftmap_address0": {
      "dir": "out",
      "width": "16"
    },
    "input_ftmap_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_ftmap_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv1_weights_address0": {
      "dir": "out",
      "width": "13"
    },
    "conv1_weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv1_weights_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv1_biases_address0": {
      "dir": "out",
      "width": "6"
    },
    "conv1_biases_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv1_biases_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv2_weights_address0": {
      "dir": "out",
      "width": "11"
    },
    "conv2_weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv2_weights_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv2_biases_address0": {
      "dir": "out",
      "width": "5"
    },
    "conv2_biases_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv2_biases_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv3_weights_address0": {
      "dir": "out",
      "width": "10"
    },
    "conv3_weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv3_weights_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv3_biases": {
      "dir": "in",
      "width": "32"
    },
    "output_ftmap_address0": {
      "dir": "out",
      "width": "16"
    },
    "output_ftmap_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_ftmap_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_ftmap_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "srcnn",
      "Instances": [
        {
          "ModuleName": "load_patch_tile",
          "InstanceName": "grp_load_patch_tile_fu_99",
          "Instances": [{
              "ModuleName": "load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2",
              "InstanceName": "grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56"
            }]
        },
        {
          "ModuleName": "precompute_conv12_halo",
          "InstanceName": "grp_precompute_conv12_halo_fu_110",
          "Instances": [
            {
              "ModuleName": "precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3",
              "InstanceName": "grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242"
            },
            {
              "ModuleName": "conv2_single_from_c1",
              "InstanceName": "grp_conv2_single_from_c1_fu_259",
              "Instances": [
                {
                  "ModuleName": "conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1",
                  "InstanceName": "grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327"
                },
                {
                  "ModuleName": "conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2",
                  "InstanceName": "grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "conv3_from_precomputed_conv2",
          "InstanceName": "grp_conv3_from_precomputed_conv2_fu_128",
          "Instances": [
            {
              "ModuleName": "conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6",
              "InstanceName": "grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261"
            },
            {
              "ModuleName": "conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8",
              "InstanceName": "grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293"
            }
          ]
        }
      ]
    },
    "Info": {
      "load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_patch_tile": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_single_from_c1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "precompute_conv12_halo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv3_from_precomputed_conv2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srcnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2": {
        "Latency": {
          "LatencyBest": "173",
          "LatencyAvg": "",
          "LatencyWorst": "71293",
          "PipelineIIMin": "173",
          "PipelineIIMax": "71293",
          "PipelineII": "173 ~ 71293",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.661"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_50_1_VITIS_LOOP_51_2",
            "TripCount": "",
            "LatencyMin": "171",
            "LatencyMax": "71291",
            "Latency": "171 ~ 71291",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "104",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "491",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_patch_tile": {
        "Latency": {
          "LatencyBest": "178",
          "LatencyAvg": "",
          "LatencyWorst": "71298",
          "PipelineIIMin": "178",
          "PipelineIIMax": "71298",
          "PipelineII": "178 ~ 71298",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.661"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "154",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "560",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3": {
        "Latency": {
          "LatencyBest": "493",
          "LatencyAvg": "493",
          "LatencyWorst": "493",
          "PipelineII": "493",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_75_2_VITIS_LOOP_78_3",
            "TripCount": "81",
            "Latency": "491",
            "PipelineII": "6",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "164",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "545",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.035"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_101_1",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "2071",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2": {
        "Latency": {
          "LatencyBest": "388",
          "LatencyAvg": "388",
          "LatencyWorst": "388",
          "PipelineII": "388",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_108_2",
            "TripCount": "64",
            "Latency": "386",
            "PipelineII": "6",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "145",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "404",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2_single_from_c1": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "FF": "2260",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "742",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "precompute_conv12_halo": {
        "Latency": {
          "LatencyBest": "1214479",
          "LatencyAvg": "",
          "LatencyWorst": "3258727903",
          "PipelineIIMin": "1214479",
          "PipelineIIMax": "3258727903",
          "PipelineII": "1214479 ~ 3258727903",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_141_1_VITIS_LOOP_143_2",
            "TripCount": "",
            "LatencyMin": "1214475",
            "LatencyMax": "3258727899",
            "Latency": "1214475 ~ 3258727899",
            "PipelineII": "",
            "PipelineDepth": "48579",
            "Loops": [
              {
                "Name": "VITIS_LOOP_73_1",
                "TripCount": "64",
                "Latency": "31808",
                "PipelineII": "",
                "PipelineDepth": "497"
              },
              {
                "Name": "VITIS_LOOP_151_3",
                "TripCount": "32",
                "Latency": "16768",
                "PipelineII": "",
                "PipelineDepth": "524"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2723",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "2332",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6": {
        "Latency": {
          "LatencyBest": "52",
          "LatencyAvg": "52",
          "LatencyWorst": "52",
          "PipelineII": "52",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.854"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_186_5_VITIS_LOOP_187_6",
            "TripCount": "25",
            "Latency": "50",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "825",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8": {
        "Latency": {
          "LatencyBest": "155",
          "LatencyAvg": "155",
          "LatencyWorst": "155",
          "PipelineII": "155",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_192_7_VITIS_LOOP_193_8",
            "TripCount": "25",
            "Latency": "153",
            "PipelineII": "6",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "167",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "895",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv3_from_precomputed_conv2": {
        "Latency": {
          "LatencyBest": "6787",
          "LatencyAvg": "",
          "LatencyWorst": "441259651",
          "PipelineIIMin": "6787",
          "PipelineIIMax": "441259651",
          "PipelineII": "6787 ~ 441259651",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_176_1_VITIS_LOOP_177_2",
            "TripCount": "",
            "LatencyMin": "6786",
            "LatencyMax": "441259650",
            "Latency": "6786 ~ 441259650",
            "PipelineII": "",
            "PipelineDepth": "6786",
            "Loops": [{
                "Name": "VITIS_LOOP_182_4",
                "TripCount": "32",
                "Latency": "6784",
                "PipelineII": "",
                "PipelineDepth": "212"
              }]
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "FF": "1223",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1528",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "srcnn": {
        "Latency": {
          "LatencyBest": "19543209",
          "LatencyAvg": "",
          "LatencyWorst": "59200941737",
          "PipelineIIMin": "19543210",
          "PipelineIIMax": "59200941738",
          "PipelineII": "19543210 ~ 59200941738",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_239_1",
            "TripCount": "4",
            "LatencyMin": "19543208",
            "LatencyMax": "59200941736",
            "Latency": "19543208 ~ 59200941736",
            "PipelineII": "",
            "PipelineDepthMin": "4885802",
            "PipelineDepthMax": "14800235434",
            "PipelineDepth": "4885802 ~ 14800235434",
            "Loops": [{
                "Name": "VITIS_LOOP_242_2",
                "TripCount": "4",
                "LatencyMin": "4885800",
                "LatencyMax": "14800235432",
                "Latency": "4885800 ~ 14800235432",
                "PipelineII": "",
                "PipelineDepthMin": "1221450",
                "PipelineDepthMax": "3700058858",
                "PipelineDepth": "1221450 ~ 3700058858"
              }]
          }],
        "Area": {
          "BRAM_18K": "283",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "98",
          "DSP": "9",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "4567",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "5090",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-28 14:00:58 +1100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
