// Seed: 631783921
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wor id_9,
    output wire id_10,
    input wand id_11,
    input tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16,
    input wor id_17,
    output tri1 id_18,
    input wire id_19,
    output wand id_20,
    input tri id_21,
    input tri id_22,
    input wire id_23,
    output uwire id_24
);
  assign id_3 = 1;
  wire id_26;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    output tri id_3
);
  assign id_3 = 1;
  module_0(
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_2
  );
endmodule
