{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727763050243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727763050243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 11:10:50 2024 " "Processing started: Tue Oct  1 11:10:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727763050243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763050243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763050243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727763050408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727763050408 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Port\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(19) " "VHDL syntax error at ALU.vhd(19) near text \"Port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763055428 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" ALU.vhd(23) " "VHDL syntax error at ALU.vhd(23) near text \";\";  expecting \")\", or \",\"" {  } { { "ALU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763055428 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "struct ALU.vhd(27) " "VHDL syntax error at ALU.vhd(27): name used in construct must match previously specified name \"struct\"" {  } { { "ALU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 27 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727763055429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763055429 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "df HalfAdder.vhd(17) " "VHDL syntax error at HalfAdder.vhd(17): name used in construct must match previously specified name \"df\"" {  } { { "HalfAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/HalfAdder.vhd" 17 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727763055429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file halfadder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763055430 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "df FullAdder.vhd(18) " "VHDL syntax error at FullAdder.vhd(18): name used in construct must match previously specified name \"df\"" {  } { { "FullAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FullAdder.vhd" 18 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727763055430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fulladder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763055430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727763055431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763055431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder-struct " "Found design unit 1: FourBitAdder-struct" {  } { { "FourBitAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727763055432 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727763055432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763055432 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727763055500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  1 11:10:55 2024 " "Processing ended: Tue Oct  1 11:10:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727763055500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727763055500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727763055500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763055500 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727763056112 ""}
