# 1 "arch/arm/boot/dts/dra76-evm.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/dra76-evm.dts"




/dts-v1/;

# 1 "arch/arm/boot/dts/dra76x.dtsi" 1





# 1 "arch/arm/boot/dts/dra74x.dtsi" 1







# 1 "arch/arm/boot/dts/dra7.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
# 9 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/dra7.h" 1
# 10 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/dra.h" 1
# 12 "arch/arm/boot/dts/dra7.dtsi" 2




/ {
 #address-cells = <2>;
 #size-cells = <2>;

 compatible = "ti,dra7xx";
 interrupt-parent = <&crossbar_mpu>;
 chosen { };

 aliases {
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  i2c4 = &i2c5;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  serial5 = &uart6;
  serial6 = &uart7;
  serial7 = &uart8;
  serial8 = &uart9;
  serial9 = &uart10;
  ethernet0 = &cpsw_port1;
  ethernet1 = &cpsw_port2;
  d_can0 = &dcan1;
  d_can1 = &dcan2;
  spi0 = &qspi;
 };

 timer {
  compatible = "arm,armv7-timer";
  status = "disabled";
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (2)) - 1) << 8) | 8)>;
  interrupt-parent = <&gic>;
 };

 gic: interrupt-controller@48211000 {
  compatible = "arm,cortex-a15-gic";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0 0x48211000 0x0 0x1000>,
        <0x0 0x48212000 0x0 0x2000>,
        <0x0 0x48214000 0x0 0x2000>,
        <0x0 0x48216000 0x0 0x2000>;
  interrupts = <1 9 ((((1 << (2)) - 1) << 8) | 4)>;
  interrupt-parent = <&gic>;
 };

 wakeupgen: interrupt-controller@48281000 {
  compatible = "ti,omap5-wugen-mpu", "ti,omap4-wugen-mpu";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0 0x48281000 0x0 0x1000>;
  interrupt-parent = <&gic>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0>;

   operating-points-v2 = <&cpu0_opp_table>;

   clocks = <&dpll_mpu_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;


   #cooling-cells = <2>;

   vbb-supply = <&abb_mpu>;
  };
 };

 cpu0_opp_table: opp-table {
  compatible = "operating-points-v2-ti-cpu";
  syscon = <&scm_wkup>;

  opp_nom-1000000000 {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <1060000 850000 1150000>,
     <1060000 850000 1150000>;
   opp-supported-hw = <0xFF 0x01>;
   opp-suspend;
  };

  opp_od-1176000000 {
   opp-hz = /bits/ 64 <1176000000>;
   opp-microvolt = <1160000 885000 1160000>,
     <1160000 885000 1160000>;

   opp-supported-hw = <0xFF 0x02>;
  };

  opp_high@1500000000 {
   opp-hz = /bits/ 64 <1500000000>;
   opp-microvolt = <1210000 950000 1250000>,
     <1210000 950000 1250000>;
   opp-supported-hw = <0xFF 0x04>;
  };
 };





 soc {
  compatible = "ti,omap-infra";
  mpu {
   compatible = "ti,omap5-mpu";
   ti,hwmods = "mpu";
  };
 };
# 147 "arch/arm/boot/dts/dra7.dtsi"
 ocp: ocp {
  compatible = "ti,dra7-l3-noc", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0xc0000000>;
  dma-ranges = <0x80000000 0x0 0x80000000 0x80000000>;
  ti,hwmods = "l3_main_1", "l3_main_2";
  reg = <0x0 0x44000000 0x0 0x1000000>,
        <0x0 0x45000000 0x0 0x1000>;
  interrupts-extended = <&crossbar_mpu 0 4 4>,
          <&wakeupgen 0 10 4>;

  l4_cfg: interconnect@4a000000 {
  };
  l4_wkup: interconnect@4ae00000 {
  };
  l4_per1: interconnect@48000000 {
  };
  l4_per2: interconnect@48400000 {
  };
  l4_per3: interconnect@48800000 {
  };

  axi@0 {
   compatible = "simple-bus";
   #size-cells = <1>;
   #address-cells = <1>;
   ranges = <0x51000000 0x51000000 0x3000
      0x0 0x20000000 0x10000000>;
   dma-ranges;




   pcie1_rc: pcie@51000000 {
    reg = <0x51000000 0x2000>, <0x51002000 0x14c>, <0x1000 0x2000>;
    reg-names = "rc_dbics", "ti_conf", "config";
    interrupts = <0 232 0x4>, <0 233 0x4>;
    #address-cells = <3>;
    #size-cells = <2>;
    device_type = "pci";
    ranges = <0x81000000 0 0 0x03000 0 0x00010000
       0x82000000 0 0x20013000 0x13000 0 0xffed000>;
    bus-range = <0x00 0xff>;
    #interrupt-cells = <1>;
    num-lanes = <1>;
    linux,pci-domain = <0>;
    ti,hwmods = "pcie1";
    phys = <&pcie1_phy>;
    phy-names = "pcie-phy0";
    ti,syscon-lane-sel = <&scm_conf_pcie 0x18>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie1_intc 1>,
      <0 0 0 2 &pcie1_intc 2>,
      <0 0 0 3 &pcie1_intc 3>,
      <0 0 0 4 &pcie1_intc 4>;
    ti,syscon-unaligned-access = <&scm_conf1 0x14 1>;
    status = "disabled";
    pcie1_intc: interrupt-controller {
     interrupt-controller;
     #address-cells = <0>;
     #interrupt-cells = <1>;
    };
   };

   pcie1_ep: pcie_ep@51000000 {
    reg = <0x51000000 0x28>, <0x51002000 0x14c>, <0x51001000 0x28>, <0x1000 0x10000000>;
    reg-names = "ep_dbics", "ti_conf", "ep_dbics2", "addr_space";
    interrupts = <0 232 0x4>;
    num-lanes = <1>;
    num-ib-windows = <4>;
    num-ob-windows = <16>;
    ti,hwmods = "pcie1";
    phys = <&pcie1_phy>;
    phy-names = "pcie-phy0";
    ti,syscon-unaligned-access = <&scm_conf1 0x14 1>;
    ti,syscon-lane-sel = <&scm_conf_pcie 0x18>;
    status = "disabled";
   };
  };

  axi@1 {
   compatible = "simple-bus";
   #size-cells = <1>;
   #address-cells = <1>;
   ranges = <0x51800000 0x51800000 0x3000
      0x0 0x30000000 0x10000000>;
   dma-ranges;
   status = "disabled";
   pcie2_rc: pcie@51800000 {
    reg = <0x51800000 0x2000>, <0x51802000 0x14c>, <0x1000 0x2000>;
    reg-names = "rc_dbics", "ti_conf", "config";
    interrupts = <0 355 0x4>, <0 356 0x4>;
    #address-cells = <3>;
    #size-cells = <2>;
    device_type = "pci";
    ranges = <0x81000000 0 0 0x03000 0 0x00010000
       0x82000000 0 0x30013000 0x13000 0 0xffed000>;
    bus-range = <0x00 0xff>;
    #interrupt-cells = <1>;
    num-lanes = <1>;
    linux,pci-domain = <1>;
    ti,hwmods = "pcie2";
    phys = <&pcie2_phy>;
    phy-names = "pcie-phy0";
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie2_intc 1>,
      <0 0 0 2 &pcie2_intc 2>,
      <0 0 0 3 &pcie2_intc 3>,
      <0 0 0 4 &pcie2_intc 4>;
    ti,syscon-unaligned-access = <&scm_conf1 0x14 2>;
    pcie2_intc: interrupt-controller {
     interrupt-controller;
     #address-cells = <0>;
     #interrupt-cells = <1>;
    };
   };
  };

  ocmcram1: ocmcram@40300000 {
   compatible = "mmio-sram";
   reg = <0x40300000 0x80000>;
   ranges = <0x0 0x40300000 0x80000>;
   #address-cells = <1>;
   #size-cells = <1>;
# 283 "arch/arm/boot/dts/dra7.dtsi"
   sram-hs@0 {
    compatible = "ti,secure-ram";
    reg = <0x0 0x0>;
   };
  };







  ocmcram2: ocmcram@40400000 {
   status = "disabled";
   compatible = "mmio-sram";
   reg = <0x40400000 0x100000>;
   ranges = <0x0 0x40400000 0x100000>;
   #address-cells = <1>;
   #size-cells = <1>;
  };

  ocmcram3: ocmcram@40500000 {
   status = "disabled";
   compatible = "mmio-sram";
   reg = <0x40500000 0x100000>;
   ranges = <0x0 0x40500000 0x100000>;
   #address-cells = <1>;
   #size-cells = <1>;
  };

  bandgap: bandgap@4a0021e0 {
   reg = <0x4a0021e0 0xc
    0x4a00232c 0xc
    0x4a002380 0x2c
    0x4a0023C0 0x3c
    0x4a002564 0x8
    0x4a002574 0x50>;
    compatible = "ti,dra752-bandgap";
    interrupts = <0 121 4>;
    #thermal-sensor-cells = <1>;
  };

  dsp1_system: dsp_system@40d00000 {
   compatible = "syscon";
   reg = <0x40d00000 0x100>;
  };

  dra7_iodelay_core: padconf@4844a000 {
   compatible = "ti,dra7-iodelay";
   reg = <0x4844a000 0x0d1c>;
   #address-cells = <1>;
   #size-cells = <0>;
   #pinctrl-cells = <2>;
  };

  target-module@43300000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x43300000 0x4>;
   reg-names = "rev";
   clocks = <&l3main1_clkctrl ((0x70) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x43300000 0x100000>;

   edma: dma@0 {
    compatible = "ti,edma3-tpcc";
    reg = <0 0x100000>;
    reg-names = "edma3_cc";
    interrupts = <0 361 4>,
          <0 360 4>,
          <0 359 4>;
    interrupt-names = "edma3_ccint", "edma3_mperr",
        "edma3_ccerrint";
    dma-requests = <64>;
    #dma-cells = <2>;

    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 0>;







   };
  };

  target-module@43400000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x43400000 0x4>;
   reg-names = "rev";
   clocks = <&l3main1_clkctrl ((0x78) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x43400000 0x100000>;

   edma_tptc0: dma@0 {
    compatible = "ti,edma3-tptc";
    reg = <0 0x100000>;
    interrupts = <0 370 4>;
    interrupt-names = "edma3_tcerrint";
   };
  };

  target-module@43500000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x43500000 0x4>;
   reg-names = "rev";
   clocks = <&l3main1_clkctrl ((0x80) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x43500000 0x100000>;

   edma_tptc1: dma@0 {
    compatible = "ti,edma3-tptc";
    reg = <0 0x100000>;
    interrupts = <0 371 4>;
    interrupt-names = "edma3_tcerrint";
   };
  };

  dmm@4e000000 {
   compatible = "ti,omap5-dmm";
   reg = <0x4e000000 0x800>;
   interrupts = <0 108 4>;
   ti,hwmods = "dmm";
  };

  ipu1: ipu@58820000 {
   compatible = "ti,dra7-ipu";
   reg = <0x58820000 0x10000>;
   reg-names = "l2ram";
   iommus = <&mmu_ipu1>;
   status = "disabled";
   resets = <&prm_ipu 0>, <&prm_ipu 1>;
   clocks = <&ipu1_clkctrl ((0x20) - 0x20) 0>;
   firmware-name = "dra7-ipu1-fw.xem4";
  };

  ipu2: ipu@55020000 {
   compatible = "ti,dra7-ipu";
   reg = <0x55020000 0x10000>;
   reg-names = "l2ram";
   iommus = <&mmu_ipu2>;
   status = "disabled";
   resets = <&prm_core 0>, <&prm_core 1>;
   clocks = <&ipu2_clkctrl ((0x20) - 0x20) 0>;
   firmware-name = "dra7-ipu2-fw.xem4";
  };

  dsp1: dsp@40800000 {
   compatible = "ti,dra7-dsp";
   reg = <0x40800000 0x48000>,
         <0x40e00000 0x8000>,
         <0x40f00000 0x8000>;
   reg-names = "l2ram", "l1pram", "l1dram";
   ti,bootreg = <&scm_conf 0x55c 10>;
   iommus = <&mmu0_dsp1>, <&mmu1_dsp1>;
   status = "disabled";
   resets = <&prm_dsp1 0>;
   clocks = <&dsp1_clkctrl ((0x20) - 0x20) 0>;
   firmware-name = "dra7-dsp1-fw.xe66";
  };

  target-module@40d01000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x40d01000 0x4>,
         <0x40d01010 0x4>,
         <0x40d01014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   clocks = <&dsp1_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   resets = <&prm_dsp1 1>;
   reset-names = "rstctrl";
   ranges = <0x0 0x40d01000 0x1000>;
   #size-cells = <1>;
   #address-cells = <1>;

   mmu0_dsp1: mmu@0 {
    compatible = "ti,dra7-dsp-iommu";
    reg = <0x0 0x100>;
    interrupts = <0 23 4>;
    #iommu-cells = <0>;
    ti,syscon-mmuconfig = <&dsp1_system 0x0>;
   };
  };

  target-module@40d02000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x40d02000 0x4>,
         <0x40d02010 0x4>,
         <0x40d02014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   clocks = <&dsp1_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   resets = <&prm_dsp1 1>;
   reset-names = "rstctrl";
   ranges = <0x0 0x40d02000 0x1000>;
   #size-cells = <1>;
   #address-cells = <1>;

   mmu1_dsp1: mmu@0 {
    compatible = "ti,dra7-dsp-iommu";
    reg = <0x0 0x100>;
    interrupts = <0 145 4>;
    #iommu-cells = <0>;
    ti,syscon-mmuconfig = <&dsp1_system 0x1>;
   };
  };

  target-module@58882000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x58882000 0x4>,
         <0x58882010 0x4>,
         <0x58882014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   clocks = <&ipu1_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   resets = <&prm_ipu 2>;
   reset-names = "rstctrl";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x58882000 0x100>;

   mmu_ipu1: mmu@0 {
    compatible = "ti,dra7-iommu";
    reg = <0x0 0x100>;
    interrupts = <0 395 4>;
    #iommu-cells = <0>;
    ti,iommu-bus-err-back;
   };
  };

  target-module@55082000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x55082000 0x4>,
         <0x55082010 0x4>,
         <0x55082014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   clocks = <&ipu2_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   resets = <&prm_core 2>;
   reset-names = "rstctrl";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x55082000 0x100>;

   mmu_ipu2: mmu@0 {
    compatible = "ti,dra7-iommu";
    reg = <0x0 0x100>;
    interrupts = <0 396 4>;
    #iommu-cells = <0>;
    ti,iommu-bus-err-back;
   };
  };

  abb_mpu: regulator-abb-mpu {
   compatible = "ti,abb-v3";
   regulator-name = "abb_mpu";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin1>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07ddc 0x4>, <0x4ae07de0 0x4>,
         <0x4ae06014 0x4>, <0x4a003b20 0xc>,
         <0x4ae0c158 0x4>;
   reg-names = "setup-address", "control-address",
        "int-address", "efuse-address",
        "ldo-address";
   ti,tranxdone-status-mask = <0x80>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1060000 0 0x0 0 0x02000000 0x01F00000
   1160000 0 0x4 0 0x02000000 0x01F00000
   1210000 0 0x8 0 0x02000000 0x01F00000
   >;
  };

  abb_ivahd: regulator-abb-ivahd {
   compatible = "ti,abb-v3";
   regulator-name = "abb_ivahd";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin1>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07e34 0x4>, <0x4ae07e24 0x4>,
         <0x4ae06010 0x4>, <0x4a0025cc 0xc>,
         <0x4a002470 0x4>;
   reg-names = "setup-address", "control-address",
        "int-address", "efuse-address",
        "ldo-address";
   ti,tranxdone-status-mask = <0x40000000>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1055000 0 0x0 0 0x02000000 0x01F00000
   1150000 0 0x4 0 0x02000000 0x01F00000
   1250000 0 0x8 0 0x02000000 0x01F00000
   >;
  };

  abb_dspeve: regulator-abb-dspeve {
   compatible = "ti,abb-v3";
   regulator-name = "abb_dspeve";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin1>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07e30 0x4>, <0x4ae07e20 0x4>,
         <0x4ae06010 0x4>, <0x4a0025e0 0xc>,
         <0x4a00246c 0x4>;
   reg-names = "setup-address", "control-address",
        "int-address", "efuse-address",
        "ldo-address";
   ti,tranxdone-status-mask = <0x20000000>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1055000 0 0x0 0 0x02000000 0x01F00000
   1150000 0 0x4 0 0x02000000 0x01F00000
   1250000 0 0x8 0 0x02000000 0x01F00000
   >;
  };

  abb_gpu: regulator-abb-gpu {
   compatible = "ti,abb-v3";
   regulator-name = "abb_gpu";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin1>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07de4 0x4>, <0x4ae07de8 0x4>,
         <0x4ae06010 0x4>, <0x4a003b08 0xc>,
         <0x4ae0c154 0x4>;
   reg-names = "setup-address", "control-address",
        "int-address", "efuse-address",
        "ldo-address";
   ti,tranxdone-status-mask = <0x10000000>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1090000 0 0x0 0 0x02000000 0x01F00000
   1210000 0 0x4 0 0x02000000 0x01F00000
   1280000 0 0x8 0 0x02000000 0x01F00000
   >;
  };

  qspi: spi@4b300000 {
   compatible = "ti,dra7xxx-qspi";
   reg = <0x4b300000 0x100>,
         <0x5c000000 0x4000000>;
   reg-names = "qspi_base", "qspi_mmap";
   syscon-chipselects = <&scm_conf 0x558>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "qspi";
   clocks = <&l4per2_clkctrl ((0x138) - 0xc) 25>;
   clock-names = "fck";
   num-cs = <4>;
   interrupts = <0 343 4>;
   status = "disabled";
  };


  sata: sata@4a141100 {
   compatible = "snps,dwc-ahci";
   reg = <0x4a140000 0x1100>, <0x4a141100 0x7>;
   interrupts = <0 49 4>;
   phys = <&sata_phy>;
   phy-names = "sata-phy";
   clocks = <&l3init_clkctrl ((0x88) - 0x20) 8>;
   ti,hwmods = "sata";
   ports-implemented = <0x1>;
  };



  gpmc: gpmc@50000000 {
   compatible = "ti,am3352-gpmc";
   ti,hwmods = "gpmc";
   reg = <0x50000000 0x37c>;
   interrupts = <0 15 4>;
   dmas = <&edma_xbar 4 0>;
   dma-names = "rxtx";
   gpmc,num-cs = <8>;
   gpmc,num-waitpins = <2>;
   #address-cells = <2>;
   #size-cells = <1>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-controller;
   #gpio-cells = <2>;
   status = "disabled";
  };

  target-module@56000000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x5600fe00 0x4>,
         <0x5600fe10 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   clocks = <&gpu_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x56000000 0x2000000>;

   gpu: gpu@0 {
    compatible = "ti,dra7-sgx544", "img,sgx544";
    reg = <0x0 0x10000>;
    interrupts = <0 16 4>;
    clocks = <&l3_iclk_div>,
      <&gpu_core_gclk_mux>,
      <&gpu_hyd_gclk_mux>;
    clock-names = "iclk",
           "fclk1",
           "fclk2";
   };
  };

  crossbar_mpu: crossbar@4a002a48 {
   compatible = "ti,irq-crossbar";
   reg = <0x4a002a48 0x130>;
   interrupt-controller;
   interrupt-parent = <&wakeupgen>;
   #interrupt-cells = <3>;
   ti,max-irqs = <160>;
   ti,max-crossbar-sources = <400>;
   ti,reg-size = <2>;
   ti,irqs-reserved = <0 1 2 3 5 6 131 132>;
   ti,irqs-skip = <10 133 139 140>;
   ti,irqs-safe-map = <0>;
  };

  target-module@58000000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x58000000 4>,
         <0x58000014 4>;
   reg-names = "rev", "syss";
   ti,syss-mask = <1>;
   clocks = <&dss_clkctrl ((0x20) - 0x20) 0>,
     <&dss_clkctrl ((0x20) - 0x20) 9>,
     <&dss_clkctrl ((0x20) - 0x20) 10>,
     <&dss_clkctrl ((0x20) - 0x20) 11>;
   clock-names = "fck", "hdmi_clk", "sys_clk", "tv_clk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x58000000 0x800000>;

   dss: dss@0 {
    compatible = "ti,dra7-dss";


    status = "disabled";

    syscon-pll-ctrl = <&scm_conf 0x538>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x800000>;

    target-module@1000 {
     compatible = "ti,sysc-omap2", "ti,sysc";
     reg = <0x1000 0x4>,
           <0x1010 0x4>,
           <0x1014 0x4>;
     reg-names = "rev", "sysc", "syss";
     ti,sysc-sidle = <0>,
       <1>,
       <2>;
     ti,sysc-midle = <0>,
       <1>,
       <2>;
     ti,sysc-mask = <((3 << 8) |
        (1 << 2) |
        (1 << 1) |
        (1 << 0))>;
     ti,syss-mask = <1>;
     clocks = <&dss_clkctrl ((0x20) - 0x20) 8>;
     clock-names = "fck";
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x1000 0x1000>;

     dispc@0 {
      compatible = "ti,dra7-dispc";
      reg = <0 0x1000>;
      interrupts = <0 20 4>;
      clocks = <&dss_clkctrl ((0x20) - 0x20) 8>;
      clock-names = "fck";

      syscon-pol = <&scm_conf 0x534>;
     };
    };

    target-module@40000 {
     compatible = "ti,sysc-omap4", "ti,sysc";
     reg = <0x40000 0x4>,
           <0x40010 0x4>;
     reg-names = "rev", "sysc";
     ti,sysc-sidle = <0>,
       <1>,
       <2>,
       <3>;
     ti,sysc-mask = <((1 << 0))>;
     clocks = <&dss_clkctrl ((0x20) - 0x20) 9>,
       <&dss_clkctrl ((0x20) - 0x20) 8>;
     clock-names = "fck", "dss_clk";
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x40000 0x40000>;

     hdmi: encoder@0 {
      compatible = "ti,dra7-hdmi";
      reg = <0 0x200>,
            <0x200 0x80>,
            <0x300 0x80>,
            <0x20000 0x19000>;
      reg-names = "wp", "pll", "phy", "core";
      interrupts = <0 96 4>;
      status = "disabled";
      clocks = <&dss_clkctrl ((0x20) - 0x20) 9>,
        <&dss_clkctrl ((0x20) - 0x20) 10>;
      clock-names = "fck", "sys_clk";
      dmas = <&sdma_xbar 76>;
      dma-names = "audio_tx";
     };
    };
   };
  };

  bb2d: bb2d@59000000 {
   compatible = "ti,dra7-bb2d", "vivante,gc";
   reg = <0x59000000 0x0700>;
   interrupts = <0 120 4>;
   ti,hwmods = "bb2d";
   clocks = <&dss_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   status = "disabled";
  };

  aes1_target: target-module@4b500000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4b500080 0x4>,
         <0x4b500084 0x4>,
         <0x4b500088 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4sec_clkctrl ((0x1a0) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4b500000 0x1000>;

   aes1: aes@0 {
    compatible = "ti,omap4-aes";
    reg = <0 0xa0>;
    interrupts = <0 80 4>;
    dmas = <&edma_xbar 111 0>, <&edma_xbar 110 0>;
    dma-names = "tx", "rx";
    clocks = <&l3_iclk_div>;
    clock-names = "fck";
   };
  };

  aes2_target: target-module@4b700000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4b700080 0x4>,
         <0x4b700084 0x4>,
         <0x4b700088 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4sec_clkctrl ((0x1a8) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4b700000 0x1000>;

   aes2: aes@0 {
    compatible = "ti,omap4-aes";
    reg = <0 0xa0>;
    interrupts = <0 59 4>;
    dmas = <&edma_xbar 114 0>, <&edma_xbar 113 0>;
    dma-names = "tx", "rx";
    clocks = <&l3_iclk_div>;
    clock-names = "fck";
   };
  };

  sham1_target: target-module@4b101000 {
   compatible = "ti,sysc-omap3-sham", "ti,sysc";
   reg = <0x4b101100 0x4>,
         <0x4b101110 0x4>,
         <0x4b101114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4sec_clkctrl ((0x1c8) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4b101000 0x1000>;

   sham1: sham@0 {
    compatible = "ti,omap5-sham";
    reg = <0 0x300>;
    interrupts = <0 46 4>;
    dmas = <&edma_xbar 119 0>;
    dma-names = "rx";
    clocks = <&l3_iclk_div>;
    clock-names = "fck";
   };
  };

  sham2_target: target-module@42701000 {
   compatible = "ti,sysc-omap3-sham", "ti,sysc";
   reg = <0x42701100 0x4>,
         <0x42701110 0x4>,
         <0x42701114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4sec_clkctrl ((0x1f8) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x42701000 0x1000>;

   sham2: sham@0 {
    compatible = "ti,omap5-sham";
    reg = <0 0x300>;
    interrupts = <0 163 4>;
    dmas = <&edma_xbar 165 0>;
    dma-names = "rx";
    clocks = <&l3_iclk_div>;
    clock-names = "fck";
   };
  };

  opp_supply_mpu: opp-supply@4a003b20 {
   compatible = "ti,omap5-opp-supply";
   reg = <0x4a003b20 0xc>;
   ti,efuse-settings = <

   1060000 0x0
   1160000 0x4
   1210000 0x8
   >;
   ti,absolute-max-voltage-uv = <1500000>;
  };

 };

 thermal_zones: thermal-zones {
# 1 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi" 1
# 12 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi" 2

cpu_thermal: cpu_thermal {
 polling-delay-passive = <250>;
 polling-delay = <1000>;


        thermal-sensors = <&bandgap 0>;

 cpu_trips: trips {
                cpu_alert0: cpu_alert {
                        temperature = <100000>;
                        hysteresis = <2000>;
                        type = "passive";
                };
                cpu_crit: cpu_crit {
                        temperature = <125000>;
                        hysteresis = <2000>;
                        type = "critical";
                };
        };

 cpu_cooling_maps: cooling-maps {
  map0 {
   trip = <&cpu_alert0>;
   cooling-device =
    <&cpu0 (~0) (~0)>;
  };
 };
};
# 1034 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "arch/arm/boot/dts/omap5-gpu-thermal.dtsi" 1
# 14 "arch/arm/boot/dts/omap5-gpu-thermal.dtsi"
gpu_thermal: gpu_thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;


 thermal-sensors = <&bandgap 1>;

 trips {
  gpu_crit: gpu_crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};
# 1035 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "arch/arm/boot/dts/omap5-core-thermal.dtsi" 1
# 14 "arch/arm/boot/dts/omap5-core-thermal.dtsi"
core_thermal: core_thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;


 thermal-sensors = <&bandgap 2>;

 trips {
  core_crit: core_crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};
# 1036 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "arch/arm/boot/dts/dra7-dspeve-thermal.dtsi" 1
# 13 "arch/arm/boot/dts/dra7-dspeve-thermal.dtsi"
dspeve_thermal: dspeve_thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;


 thermal-sensors = <&bandgap 3>;

 trips {
  dspeve_crit: dspeve_crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};
# 1037 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "arch/arm/boot/dts/dra7-iva-thermal.dtsi" 1
# 13 "arch/arm/boot/dts/dra7-iva-thermal.dtsi"
iva_thermal: iva_thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;


 thermal-sensors = <&bandgap 4>;

 trips {
  iva_crit: iva_crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};
# 1038 "arch/arm/boot/dts/dra7.dtsi" 2
 };

};

&cpu_thermal {
 polling-delay = <500>;
 coefficients = <0 2000>;
};

&gpu_thermal {
 coefficients = <0 2000>;
};

&core_thermal {
 coefficients = <0 2000>;
};

&dspeve_thermal {
 coefficients = <0 2000>;
};

&iva_thermal {
 coefficients = <0 2000>;
};

&cpu_crit {
 temperature = <120000>;
};

&core_crit {
 temperature = <120000>;
};

&gpu_crit {
 temperature = <120000>;
};

&dspeve_crit {
 temperature = <120000>;
};

&iva_crit {
 temperature = <120000>;
};

# 1 "arch/arm/boot/dts/dra7-l4.dtsi" 1
&l4_cfg {
 compatible = "ti,dra7-l4-cfg", "simple-bus";
 reg = <0x4a000000 0x800>,
       <0x4a000800 0x800>,
       <0x4a001000 0x1000>;
 reg-names = "ap", "la", "ia0";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x4a000000 0x100000>,
   <0x00100000 0x4a100000 0x100000>,
   <0x00200000 0x4a200000 0x100000>;

 segment@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00000800 0x00000800 0x000800>,
    <0x00001000 0x00001000 0x001000>,
    <0x00002000 0x00002000 0x002000>,
    <0x00004000 0x00004000 0x001000>,
    <0x00005000 0x00005000 0x001000>,
    <0x00006000 0x00006000 0x001000>,
    <0x00008000 0x00008000 0x002000>,
    <0x0000a000 0x0000a000 0x001000>,
    <0x00056000 0x00056000 0x001000>,
    <0x00057000 0x00057000 0x001000>,
    <0x0005e000 0x0005e000 0x002000>,
    <0x00060000 0x00060000 0x001000>,
    <0x00080000 0x00080000 0x008000>,
    <0x00088000 0x00088000 0x001000>,
    <0x000a0000 0x000a0000 0x008000>,
    <0x000a8000 0x000a8000 0x001000>,
    <0x000d9000 0x000d9000 0x001000>,
    <0x000da000 0x000da000 0x001000>,
    <0x000dd000 0x000dd000 0x001000>,
    <0x000de000 0x000de000 0x001000>,
    <0x000e0000 0x000e0000 0x001000>,
    <0x000e1000 0x000e1000 0x001000>,
    <0x000f4000 0x000f4000 0x001000>,
    <0x000f5000 0x000f5000 0x001000>,
    <0x000f6000 0x000f6000 0x001000>,
    <0x000f7000 0x000f7000 0x001000>,
    <0x00090000 0x00090000 0x008000>,
    <0x00098000 0x00098000 0x001000>;

  target-module@2000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x2000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2000 0x2000>;

   scm: scm@0 {
    compatible = "ti,dra7-scm-core", "simple-bus";
    reg = <0 0x2000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x2000>;

    scm_conf: scm_conf@0 {
     compatible = "syscon", "simple-bus";
     reg = <0x0 0x1400>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x0 0x1400>;

     pbias_regulator: pbias_regulator@e00 {
      compatible = "ti,pbias-dra7", "ti,pbias-omap";
      reg = <0xe00 0x4>;
      syscon = <&scm_conf>;
      pbias_mmc_reg: pbias_mmc_omap5 {
       regulator-name = "pbias_mmc_omap5";
       regulator-min-microvolt = <1800000>;
       regulator-max-microvolt = <3300000>;
      };
     };

     phy_gmii_sel: phy-gmii-sel {
      compatible = "ti,dra7xx-phy-gmii-sel";
      reg = <0x554 0x4>;
      #phy-cells = <1>;
     };

     scm_conf_clocks: clocks {
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };

    dra7_pmx_core: pinmux@1400 {
     compatible = "ti,dra7-padconf",
           "pinctrl-single";
     reg = <0x1400 0x0468>;
     #address-cells = <1>;
     #size-cells = <0>;
     #pinctrl-cells = <1>;
     #interrupt-cells = <1>;
     interrupt-controller;
     pinctrl-single,register-width = <32>;
     pinctrl-single,function-mask = <0x3fffffff>;
    };

    scm_conf1: scm_conf@1c04 {
     compatible = "syscon";
     reg = <0x1c04 0x0020>;
     #syscon-cells = <2>;
    };

    scm_conf_pcie: scm_conf@1c24 {
     compatible = "syscon";
     reg = <0x1c24 0x0024>;
    };

    sdma_xbar: dma-router@b78 {
     compatible = "ti,dra7-dma-crossbar";
     reg = <0xb78 0xfc>;
     #dma-cells = <1>;
     dma-requests = <205>;
     ti,dma-safe-map = <0>;
     dma-masters = <&sdma>;
    };

    edma_xbar: dma-router@c78 {
     compatible = "ti,dra7-dma-crossbar";
     reg = <0xc78 0x7c>;
     #dma-cells = <2>;
     dma-requests = <204>;
     ti,dma-safe-map = <0>;
     dma-masters = <&edma>;
    };
   };
  };

  target-module@5000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x5000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5000 0x1000>;

   cm_core_aon: cm_core_aon@0 {
    compatible = "ti,dra7-cm-core-aon",
           "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0 0x2000>;
    ranges = <0 0 0x2000>;

    cm_core_aon_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    cm_core_aon_clockdomains: clockdomains {
    };
   };
  };

  target-module@8000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x8000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8000 0x2000>;

   cm_core: cm_core@0 {
    compatible = "ti,dra7-cm-core", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0 0x3000>;
    ranges = <0 0 0x3000>;

    cm_core_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    cm_core_clockdomains: clockdomains {
    };
   };
  };

  target-module@56000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x56000 0x4>,
         <0x5602c 0x4>,
         <0x56028 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&dma_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x56000 0x1000>;

   sdma: dma-controller@0 {
    compatible = "ti,omap4430-sdma", "ti,omap-sdma";
    reg = <0x0 0x1000>;
    interrupts = <0 7 4>,
          <0 8 4>,
          <0 9 4>,
          <0 10 4>;
    #dma-cells = <1>;
    dma-channels = <32>;
    dma-requests = <127>;
   };
  };

  target-module@5e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5e000 0x2000>;
  };

  target-module@80000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x80000 0x4>,
         <0x80010 0x4>,
         <0x80014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l3init_clkctrl ((0xe0) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x80000 0x8000>;

   ocp2scp@0 {
    compatible = "ti,omap-ocp2scp";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x8000>;
    reg = <0x0 0x20>;

    usb2_phy1: phy@4000 {
     compatible = "ti,dra7x-usb2", "ti,omap-usb2";
     reg = <0x4000 0x400>;
     syscon-phy-power = <&scm_conf 0x300>;
     clocks = <&usb_phy1_always_on_clk32k>,
       <&l3init_clkctrl ((0xf0) - 0x20) 8>;
     clock-names = "wkupclk",
       "refclk";
     #phy-cells = <0>;
    };

    usb2_phy2: phy@5000 {
     compatible = "ti,dra7x-usb2-phy2",
           "ti,omap-usb2";
     reg = <0x5000 0x400>;
     syscon-phy-power = <&scm_conf 0xe74>;
     clocks = <&usb_phy2_always_on_clk32k>,
       <&l3init_clkctrl ((0x40) - 0x20) 8>;
     clock-names = "wkupclk",
       "refclk";
     #phy-cells = <0>;
    };

    usb3_phy1: phy@4400 {
     compatible = "ti,omap-usb3";
     reg = <0x4400 0x80>,
           <0x4800 0x64>,
           <0x4c00 0x40>;
     reg-names = "phy_rx", "phy_tx", "pll_ctrl";
     syscon-phy-power = <&scm_conf 0x370>;
     clocks = <&usb_phy3_always_on_clk32k>,
       <&sys_clkin1>,
       <&l3init_clkctrl ((0xf0) - 0x20) 8>;
     clock-names = "wkupclk",
       "sysclk",
       "refclk";
     #phy-cells = <0>;
    };
   };
  };

  target-module@90000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x90000 0x4>,
         <0x90010 0x4>,
         <0x90014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l3init_clkctrl ((0xe8) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x90000 0x8000>;

   ocp2scp@0 {
    compatible = "ti,omap-ocp2scp";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x8000>;
    reg = <0x0 0x20>;

    pcie1_phy: pciephy@4000 {
     compatible = "ti,phy-pipe3-pcie";
     reg = <0x4000 0x80>,
           <0x4400 0x64>;
     reg-names = "phy_rx", "phy_tx";
     syscon-phy-power = <&scm_conf_pcie 0x1c>;
     syscon-pcs = <&scm_conf_pcie 0x10>;
     clocks = <&dpll_pcie_ref_ck>,
       <&dpll_pcie_ref_m2ldo_ck>,
       <&pcie_clkctrl ((0xb0) - 0xb0) 8>,
       <&pcie_clkctrl ((0xb0) - 0xb0) 9>,
       <&pcie_clkctrl ((0xb0) - 0xb0) 10>,
       <&optfclk_pciephy_div>,
       <&sys_clkin1>;
     clock-names = "dpll_ref", "dpll_ref_m2",
            "wkupclk", "refclk",
            "div-clk", "phy-div", "sysclk";
     #phy-cells = <0>;
    };

    pcie2_phy: pciephy@5000 {
     compatible = "ti,phy-pipe3-pcie";
     reg = <0x5000 0x80>,
           <0x5400 0x64>;
     reg-names = "phy_rx", "phy_tx";
     syscon-phy-power = <&scm_conf_pcie 0x20>;
     syscon-pcs = <&scm_conf_pcie 0x10>;
     clocks = <&dpll_pcie_ref_ck>,
       <&dpll_pcie_ref_m2ldo_ck>,
       <&pcie_clkctrl ((0xb8) - 0xb0) 8>,
       <&pcie_clkctrl ((0xb8) - 0xb0) 9>,
       <&pcie_clkctrl ((0xb8) - 0xb0) 10>,
       <&optfclk_pciephy_div>,
       <&sys_clkin1>;
     clock-names = "dpll_ref", "dpll_ref_m2",
            "wkupclk", "refclk",
            "div-clk", "phy-div", "sysclk";
     #phy-cells = <0>;
     status = "disabled";
    };

    sata_phy: phy@6000 {
     compatible = "ti,phy-pipe3-sata";
     reg = <0x6000 0x80>,
           <0x6400 0x64>,
           <0x6800 0x40>;
     reg-names = "phy_rx", "phy_tx", "pll_ctrl";
     syscon-phy-power = <&scm_conf 0x374>;
     clocks = <&sys_clkin1>,
       <&l3init_clkctrl ((0x88) - 0x20) 8>;
     clock-names = "sysclk", "refclk";
     syscon-pllreset = <&scm_conf 0x3fc>;
     #phy-cells = <0>;
    };
   };
  };

  target-module@a0000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa0000 0x8000>;
  };

  target-module@d9000 {
   compatible = "ti,sysc-omap4-sr", "ti,sysc";
   reg = <0xd9038 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <(1 << 26)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&coreaon_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xd9000 0x1000>;


  };

  target-module@dd000 {
   compatible = "ti,sysc-omap4-sr", "ti,sysc";
   reg = <0xdd038 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <(1 << 26)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&coreaon_clkctrl ((0x38) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xdd000 0x1000>;


  };

  target-module@e0000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe0000 0x1000>;
  };

  target-module@f4000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xf4000 0x4>,
         <0xf4010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xf4000 0x1000>;

   mailbox1: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 21 4>,
          <0 135 4>,
          <0 134 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <3>;
    ti,mbox-num-fifos = <8>;
    status = "disabled";
   };
  };

  target-module@f6000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xf6000 0x4>,
         <0xf6010 0x4>,
         <0xf6014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4cfg_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xf6000 0x1000>;

   hwspinlock: spinlock@0 {
    compatible = "ti,omap4-hwspinlock";
    reg = <0x0 0x1000>;
    #hwlock-cells = <1>;
   };
  };
 };

 segment@100000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00002000 0x00102000 0x001000>,
    <0x00003000 0x00103000 0x001000>,
    <0x00008000 0x00108000 0x001000>,
    <0x00009000 0x00109000 0x001000>,
    <0x00040000 0x00140000 0x010000>,
    <0x00050000 0x00150000 0x001000>,
    <0x00051000 0x00151000 0x001000>,
    <0x00052000 0x00152000 0x001000>,
    <0x00053000 0x00153000 0x001000>,
    <0x00054000 0x00154000 0x001000>,
    <0x00055000 0x00155000 0x001000>,
    <0x00056000 0x00156000 0x001000>,
    <0x00057000 0x00157000 0x001000>,
    <0x00058000 0x00158000 0x001000>,
    <0x0005b000 0x0015b000 0x001000>,
    <0x0005c000 0x0015c000 0x001000>,
    <0x0005d000 0x0015d000 0x001000>,
    <0x0005e000 0x0015e000 0x001000>,
    <0x0005f000 0x0015f000 0x001000>,
    <0x00060000 0x00160000 0x001000>,
    <0x00061000 0x00161000 0x001000>,
    <0x00062000 0x00162000 0x001000>,
    <0x00063000 0x00163000 0x001000>,
    <0x00064000 0x00164000 0x001000>,
    <0x00065000 0x00165000 0x001000>,
    <0x00066000 0x00166000 0x001000>,
    <0x00067000 0x00167000 0x001000>,
    <0x00068000 0x00168000 0x001000>,
    <0x0006d000 0x0016d000 0x001000>,
    <0x0006e000 0x0016e000 0x001000>,
    <0x00071000 0x00171000 0x001000>,
    <0x00072000 0x00172000 0x001000>,
    <0x00073000 0x00173000 0x001000>,
    <0x00074000 0x00174000 0x001000>,
    <0x00075000 0x00175000 0x001000>,
    <0x00076000 0x00176000 0x001000>,
    <0x00077000 0x00177000 0x001000>,
    <0x00078000 0x00178000 0x001000>,
    <0x00081000 0x00181000 0x001000>,
    <0x00082000 0x00182000 0x001000>,
    <0x00083000 0x00183000 0x001000>,
    <0x00084000 0x00184000 0x001000>,
    <0x00085000 0x00185000 0x001000>,
    <0x00086000 0x00186000 0x001000>,
    <0x00087000 0x00187000 0x001000>,
    <0x00088000 0x00188000 0x001000>,
    <0x00069000 0x00169000 0x001000>,
    <0x0006a000 0x0016a000 0x001000>,
    <0x00079000 0x00179000 0x001000>,
    <0x0007a000 0x0017a000 0x001000>,
    <0x0006b000 0x0016b000 0x001000>,
    <0x0006c000 0x0016c000 0x001000>,
    <0x0007b000 0x0017b000 0x001000>,
    <0x0007c000 0x0017c000 0x001000>,
    <0x0007d000 0x0017d000 0x001000>,
    <0x0007e000 0x0017e000 0x001000>,
    <0x00059000 0x00159000 0x001000>,
    <0x0005a000 0x0015a000 0x001000>;

  target-module@2000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2000 0x1000>;
  };

  target-module@8000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8000 0x1000>;
  };

  target-module@40000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x40000 0x10000>;
  };

  target-module@51000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x51000 0x1000>;
  };

  target-module@53000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x53000 0x1000>;
  };

  target-module@55000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x55000 0x1000>;
  };

  target-module@57000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x57000 0x1000>;
  };

  target-module@59000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x59000 0x1000>;
  };

  target-module@5b000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5b000 0x1000>;
  };

  target-module@5d000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5d000 0x1000>;
  };

  target-module@5f000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5f000 0x1000>;
  };

  target-module@61000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x61000 0x1000>;
  };

  target-module@63000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x63000 0x1000>;
  };

  target-module@65000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x65000 0x1000>;
  };

  target-module@67000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x67000 0x1000>;
  };

  target-module@69000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x69000 0x1000>;
  };

  target-module@6b000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6b000 0x1000>;
  };

  target-module@6d000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6d000 0x1000>;
  };

  target-module@71000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x71000 0x1000>;
  };

  target-module@73000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x73000 0x1000>;
  };

  target-module@75000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x75000 0x1000>;
  };

  target-module@77000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x77000 0x1000>;
  };

  target-module@79000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x79000 0x1000>;
  };

  target-module@7b000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x7b000 0x1000>;
  };

  target-module@7d000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x7d000 0x1000>;
  };

  target-module@81000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x81000 0x1000>;
  };

  target-module@83000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x83000 0x1000>;
  };

  target-module@85000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x85000 0x1000>;
  };

  target-module@87000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x87000 0x1000>;
  };
 };

 segment@200000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00018000 0x00218000 0x001000>,
    <0x00019000 0x00219000 0x001000>,
    <0x00000000 0x00200000 0x001000>,
    <0x00001000 0x00201000 0x001000>,
    <0x0000a000 0x0020a000 0x001000>,
    <0x0000b000 0x0020b000 0x001000>,
    <0x0000c000 0x0020c000 0x001000>,
    <0x0000d000 0x0020d000 0x001000>,
    <0x0000e000 0x0020e000 0x001000>,
    <0x0000f000 0x0020f000 0x001000>,
    <0x00010000 0x00210000 0x001000>,
    <0x00011000 0x00211000 0x001000>,
    <0x00012000 0x00212000 0x001000>,
    <0x00013000 0x00213000 0x001000>,
    <0x00014000 0x00214000 0x001000>,
    <0x00015000 0x00215000 0x001000>,
    <0x0002a000 0x0022a000 0x001000>,
    <0x0002b000 0x0022b000 0x001000>,
    <0x0001c000 0x0021c000 0x001000>,
    <0x0001d000 0x0021d000 0x001000>,
    <0x0001e000 0x0021e000 0x001000>,
    <0x0001f000 0x0021f000 0x001000>,
    <0x00020000 0x00220000 0x001000>,
    <0x00021000 0x00221000 0x001000>,
    <0x00024000 0x00224000 0x001000>,
    <0x00025000 0x00225000 0x001000>,
    <0x00026000 0x00226000 0x001000>,
    <0x00027000 0x00227000 0x001000>,
    <0x0002c000 0x0022c000 0x001000>,
    <0x0002d000 0x0022d000 0x001000>,
    <0x0002e000 0x0022e000 0x001000>,
    <0x0002f000 0x0022f000 0x001000>,
    <0x00030000 0x00230000 0x001000>,
    <0x00031000 0x00231000 0x001000>,
    <0x00032000 0x00232000 0x001000>,
    <0x00033000 0x00233000 0x001000>,
    <0x00034000 0x00234000 0x001000>,
    <0x00035000 0x00235000 0x001000>,
    <0x00036000 0x00236000 0x001000>,
    <0x00037000 0x00237000 0x001000>,
    <0x0001a000 0x0021a000 0x001000>,
    <0x0001b000 0x0021b000 0x001000>;

  target-module@0 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1000>;
  };

  target-module@a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa000 0x1000>;
  };

  target-module@c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc000 0x1000>;
  };

  target-module@e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe000 0x1000>;
  };

  target-module@10000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x10000 0x1000>;
  };

  target-module@12000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x12000 0x1000>;
  };

  target-module@14000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x14000 0x1000>;
  };

  target-module@18000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x18000 0x1000>;
  };

  target-module@1a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1a000 0x1000>;
  };

  target-module@1c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1c000 0x1000>;
  };

  target-module@1e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1e000 0x1000>;
  };

  target-module@20000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x20000 0x1000>;
  };

  target-module@24000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x24000 0x1000>;
  };

  target-module@26000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x1000>;
  };

  target-module@2a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2a000 0x1000>;
  };

  target-module@2c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2c000 0x1000>;
  };

  target-module@2e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2e000 0x1000>;
  };

  target-module@30000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x30000 0x1000>;
  };

  target-module@32000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x32000 0x1000>;
  };

  target-module@34000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x34000 0x1000>;
  };

  target-module@36000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x36000 0x1000>;
  };
 };
};

&l4_per1 {
 compatible = "ti,dra7-l4-per1", "simple-bus";
 reg = <0x48000000 0x800>,
       <0x48000800 0x800>,
       <0x48001000 0x400>,
       <0x48001400 0x400>,
       <0x48001800 0x400>,
       <0x48001c00 0x400>;
 reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x48000000 0x200000>,
   <0x00200000 0x48200000 0x200000>;

 segment@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00001000 0x00001000 0x000400>,
    <0x00000800 0x00000800 0x000800>,
    <0x00020000 0x00020000 0x001000>,
    <0x00021000 0x00021000 0x001000>,
    <0x00032000 0x00032000 0x001000>,
    <0x00033000 0x00033000 0x001000>,
    <0x00034000 0x00034000 0x001000>,
    <0x00035000 0x00035000 0x001000>,
    <0x00036000 0x00036000 0x001000>,
    <0x00037000 0x00037000 0x001000>,
    <0x0003e000 0x0003e000 0x001000>,
    <0x0003f000 0x0003f000 0x001000>,
    <0x00055000 0x00055000 0x001000>,
    <0x00056000 0x00056000 0x001000>,
    <0x00057000 0x00057000 0x001000>,
    <0x00058000 0x00058000 0x001000>,
    <0x00059000 0x00059000 0x001000>,
    <0x0005a000 0x0005a000 0x001000>,
    <0x0005b000 0x0005b000 0x001000>,
    <0x0005c000 0x0005c000 0x001000>,
    <0x0005d000 0x0005d000 0x001000>,
    <0x0005e000 0x0005e000 0x001000>,
    <0x00060000 0x00060000 0x001000>,
    <0x0006a000 0x0006a000 0x001000>,
    <0x0006b000 0x0006b000 0x001000>,
    <0x0006c000 0x0006c000 0x001000>,
    <0x0006d000 0x0006d000 0x001000>,
    <0x0006e000 0x0006e000 0x001000>,
    <0x0006f000 0x0006f000 0x001000>,
    <0x00070000 0x00070000 0x001000>,
    <0x00071000 0x00071000 0x001000>,
    <0x00072000 0x00072000 0x001000>,
    <0x00073000 0x00073000 0x001000>,
    <0x00061000 0x00061000 0x001000>,
    <0x00053000 0x00053000 0x001000>,
    <0x00054000 0x00054000 0x001000>,
    <0x000b2000 0x000b2000 0x001000>,
    <0x000b3000 0x000b3000 0x001000>,
    <0x00078000 0x00078000 0x001000>,
    <0x00079000 0x00079000 0x001000>,
    <0x00086000 0x00086000 0x001000>,
    <0x00087000 0x00087000 0x001000>,
    <0x00088000 0x00088000 0x001000>,
    <0x00089000 0x00089000 0x001000>,
    <0x00051000 0x00051000 0x001000>,
    <0x00052000 0x00052000 0x001000>,
    <0x00098000 0x00098000 0x001000>,
    <0x00099000 0x00099000 0x001000>,
    <0x0009a000 0x0009a000 0x001000>,
    <0x0009b000 0x0009b000 0x001000>,
    <0x0009c000 0x0009c000 0x001000>,
    <0x0009d000 0x0009d000 0x001000>,
    <0x00068000 0x00068000 0x001000>,
    <0x00069000 0x00069000 0x001000>,
    <0x00090000 0x00090000 0x002000>,
    <0x00092000 0x00092000 0x001000>,
    <0x000a4000 0x000a4000 0x001000>,
    <0x000a6000 0x000a6000 0x001000>,
    <0x000a8000 0x000a8000 0x004000>,
    <0x000ac000 0x000ac000 0x001000>,
    <0x000ad000 0x000ad000 0x001000>,
    <0x000ae000 0x000ae000 0x001000>,
    <0x00066000 0x00066000 0x001000>,
    <0x00067000 0x00067000 0x001000>,
    <0x000b4000 0x000b4000 0x001000>,
    <0x000b5000 0x000b5000 0x001000>,
    <0x000b8000 0x000b8000 0x001000>,
    <0x000b9000 0x000b9000 0x001000>,
    <0x000ba000 0x000ba000 0x001000>,
    <0x000bb000 0x000bb000 0x001000>,
    <0x000d1000 0x000d1000 0x001000>,
    <0x000d2000 0x000d2000 0x001000>,
    <0x000d5000 0x000d5000 0x001000>,
    <0x000d6000 0x000d6000 0x001000>,
    <0x000a2000 0x000a2000 0x001000>,
    <0x000a3000 0x000a3000 0x001000>,
    <0x00001400 0x00001400 0x000400>,
    <0x00001800 0x00001800 0x000400>,
    <0x00001c00 0x00001c00 0x000400>,
    <0x000a5000 0x000a5000 0x001000>,
    <0x0007a000 0x0007a000 0x001000>,
    <0x0007b000 0x0007b000 0x001000>,
    <0x0007c000 0x0007c000 0x001000>,
    <0x0007d000 0x0007d000 0x001000>;

  target-module@20000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x20050 0x4>,
         <0x20054 0x4>,
         <0x20058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x150) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x20000 0x1000>;

   uart3: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 69 4>;
    clock-frequency = <48000000>;
    status = "disabled";
    dmas = <&sdma_xbar 53>, <&sdma_xbar 54>;
    dma-names = "tx", "rx";
   };
  };

  target-module@32000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x32000 0x4>,
         <0x32010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x38) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x32000 0x1000>;

   timer2: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per_clkctrl ((0x38) - 0x28) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 33 4>;
   };
  };

  timer3_target: target-module@34000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x34000 0x4>,
         <0x34010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x40) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x34000 0x1000>;

   timer3: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per_clkctrl ((0x40) - 0x28) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 34 4>;
   };
  };

  timer4_target: target-module@36000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x36000 0x4>,
         <0x36010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x48) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x36000 0x1000>;

   timer4: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per_clkctrl ((0x48) - 0x28) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 35 4>;
   };
  };

  target-module@3e000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x3e000 0x4>,
         <0x3e010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x50) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3e000 0x1000>;

   timer9: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per_clkctrl ((0x50) - 0x28) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 40 4>;
   };
  };

  gpio7_target: target-module@51000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x51000 0x4>,
         <0x51010 0x4>,
         <0x51114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x110) - 0x28) 0>,
     <&l4per_clkctrl ((0x110) - 0x28) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x51000 0x1000>;

   gpio7: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 30 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@53000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x53000 0x4>,
         <0x53010 0x4>,
         <0x53114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x118) - 0x28) 0>,
     <&l4per_clkctrl ((0x118) - 0x28) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x53000 0x1000>;

   gpio8: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 116 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  gpio2_target: target-module@55000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x55000 0x4>,
         <0x55010 0x4>,
         <0x55114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x60) - 0x28) 0>,
     <&l4per_clkctrl ((0x60) - 0x28) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x55000 0x1000>;

   gpio2: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 25 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  gpio3_target: target-module@57000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x57000 0x4>,
         <0x57010 0x4>,
         <0x57114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x68) - 0x28) 0>,
     <&l4per_clkctrl ((0x68) - 0x28) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x57000 0x1000>;

   gpio3: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 26 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@59000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x59000 0x4>,
         <0x59010 0x4>,
         <0x59114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x70) - 0x28) 0>,
     <&l4per_clkctrl ((0x70) - 0x28) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x59000 0x1000>;

   gpio4: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 27 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@5b000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x5b000 0x4>,
         <0x5b010 0x4>,
         <0x5b114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x78) - 0x28) 0>,
     <&l4per_clkctrl ((0x78) - 0x28) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5b000 0x1000>;

   gpio5: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 28 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@5d000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x5d000 0x4>,
         <0x5d010 0x4>,
         <0x5d114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x80) - 0x28) 0>,
     <&l4per_clkctrl ((0x80) - 0x28) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5d000 0x1000>;

   gpio6: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 29 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@60000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x60000 0x8>,
         <0x60010 0x8>,
         <0x60090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0xb0) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x60000 0x1000>;

   i2c3: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 56 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@66000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x66050 0x4>,
         <0x66054 0x4>,
         <0x66058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x170) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x66000 0x1000>;

   uart5: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 100 4>;
    clock-frequency = <48000000>;
    status = "disabled";
    dmas = <&sdma_xbar 63>, <&sdma_xbar 64>;
    dma-names = "tx", "rx";
   };
  };

  target-module@68000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x68050 0x4>,
         <0x68054 0x4>,
         <0x68058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&ipu_clkctrl ((0x80) - 0x50) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x68000 0x1000>;

   uart6: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 101 4>;
    clock-frequency = <48000000>;
    status = "disabled";
    dmas = <&sdma_xbar 79>, <&sdma_xbar 80>;
    dma-names = "tx", "rx";
   };
  };

  target-module@6a000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x6a050 0x4>,
         <0x6a054 0x4>,
         <0x6a058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x140) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6a000 0x1000>;

   uart1: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts-extended = <&crossbar_mpu 0 67 4>;
    clock-frequency = <48000000>;
    status = "disabled";
    dmas = <&sdma_xbar 49>, <&sdma_xbar 50>;
    dma-names = "tx", "rx";
   };
  };

  target-module@6c000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x6c050 0x4>,
         <0x6c054 0x4>,
         <0x6c058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x148) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6c000 0x1000>;

   uart2: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 68 4>;
    clock-frequency = <48000000>;
    status = "disabled";
    dmas = <&sdma_xbar 51>, <&sdma_xbar 52>;
    dma-names = "tx", "rx";
   };
  };

  target-module@6e000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x6e050 0x4>,
         <0x6e054 0x4>,
         <0x6e058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x158) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6e000 0x1000>;

   uart4: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 65 4>;
    clock-frequency = <48000000>;
                           status = "disabled";
    dmas = <&sdma_xbar 55>, <&sdma_xbar 56>;
    dma-names = "tx", "rx";
   };
  };

  target-module@70000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x70000 0x8>,
         <0x70010 0x8>,
         <0x70090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0xa0) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x70000 0x1000>;

   i2c1: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 51 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@72000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x72000 0x8>,
         <0x72010 0x8>,
         <0x72090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0xa8) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x72000 0x1000>;

   i2c2: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 52 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@78000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x78000 0x4>,
         <0x78010 0x4>,
         <0x78014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0x58) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x78000 0x1000>;

   elm: elm@0 {
    compatible = "ti,am3352-elm";
    reg = <0x0 0xfc0>;
    interrupts = <0 1 4>;
    status = "disabled";
   };
  };

  target-module@7a000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x7a000 0x8>,
         <0x7a010 0x8>,
         <0x7a090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per_clkctrl ((0xb8) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x7a000 0x1000>;

   i2c4: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 57 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@7c000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x7c000 0x8>,
         <0x7c010 0x8>,
         <0x7c090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&ipu_clkctrl ((0x78) - 0x50) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x7c000 0x1000>;

   i2c5: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 55 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@86000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x86000 0x4>,
         <0x86010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x28) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x86000 0x1000>;

   timer10: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per_clkctrl ((0x28) - 0x28) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 41 4>;
   };
  };

  target-module@88000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x88000 0x4>,
         <0x88010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x30) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x88000 0x1000>;

   timer11: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per_clkctrl ((0x30) - 0x28) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 42 4>;
   };
  };

  target-module@90000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x91fe0 0x4>,
         <0x91fe4 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>;

   clocks = <&l4sec_clkctrl ((0x1c0) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x90000 0x2000>;

   rng: rng@0 {
    compatible = "ti,omap4-rng";
    reg = <0x0 0x2000>;
    interrupts = <0 47 4>;
    clocks = <&l3_iclk_div>;
    clock-names = "fck";
   };
  };

  target-module@98000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x98000 0x4>,
         <0x98010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0xf0) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x98000 0x1000>;

   mcspi1: spi@0 {
    compatible = "ti,omap4-mcspi";
    reg = <0x0 0x200>;
    interrupts = <0 60 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    ti,spi-num-cs = <4>;
    dmas = <&sdma_xbar 35>,
           <&sdma_xbar 36>,
           <&sdma_xbar 37>,
           <&sdma_xbar 38>,
           <&sdma_xbar 39>,
           <&sdma_xbar 40>,
           <&sdma_xbar 41>,
           <&sdma_xbar 42>;
    dma-names = "tx0", "rx0", "tx1", "rx1",
         "tx2", "rx2", "tx3", "rx3";
    status = "disabled";
   };
  };

  target-module@9a000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x9a000 0x4>,
         <0x9a010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0xf8) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x9a000 0x1000>;

   mcspi2: spi@0 {
    compatible = "ti,omap4-mcspi";
    reg = <0x0 0x200>;
    interrupts = <0 61 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    ti,spi-num-cs = <2>;
    dmas = <&sdma_xbar 43>,
           <&sdma_xbar 44>,
           <&sdma_xbar 45>,
           <&sdma_xbar 46>;
    dma-names = "tx0", "rx0", "tx1", "rx1";
    status = "disabled";
   };
  };

  target-module@9c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x9c000 0x4>,
         <0x9c010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3init_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x9c000 0x1000>;

   mmc1: mmc@0 {
    compatible = "ti,dra7-sdhci";
    reg = <0x0 0x400>;
    interrupts = <0 78 4>;
    status = "disabled";
    pbias-supply = <&pbias_mmc_reg>;
    max-frequency = <192000000>;
    mmc-ddr-1_8v;
    mmc-ddr-3_3v;
   };
  };

  target-module@a2000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa2000 0x1000>;
  };

  target-module@a4000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x000a4000 0x00001000>,
     <0x00001000 0x000a5000 0x00001000>;
  };

  des_target: target-module@a5000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xa5030 0x4>,
         <0xa5034 0x4>,
         <0xa5038 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4sec_clkctrl ((0x1b0) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0xa5000 0x00001000>;

   des: des@0 {
    compatible = "ti,omap4-des";
    reg = <0 0xa0>;
    interrupts = <0 77 4>;
    dmas = <&sdma_xbar 117>, <&sdma_xbar 116>;
    dma-names = "tx", "rx";
    clocks = <&l3_iclk_div>;
    clock-names = "fck";
   };
  };

  target-module@a8000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa8000 0x4000>;
  };

  target-module@ad000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xad000 0x4>,
         <0xad010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x120) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xad000 0x1000>;

   mmc3: mmc@0 {
    compatible = "ti,dra7-sdhci";
    reg = <0x0 0x400>;
    interrupts = <0 89 4>;
    status = "disabled";

    max-frequency = <64000000>;

    sdhci-caps-mask = <0x0 0x400000>;
   };
  };

  target-module@b2000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xb2000 0x4>,
         <0xb2014 0x4>,
         <0xb2018 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,syss-mask = <1>;
   ti,no-reset-on-init;

   clocks = <&l4per_clkctrl ((0x88) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb2000 0x1000>;

   hdqw1w: 1w@0 {
    compatible = "ti,omap3-1w";
    reg = <0x0 0x1000>;
    interrupts = <0 53 4>;
   };
  };

  target-module@b4000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xb4000 0x4>,
         <0xb4010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3init_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb4000 0x1000>;

   mmc2: mmc@0 {
    compatible = "ti,dra7-sdhci";
    reg = <0x0 0x400>;
    interrupts = <0 81 4>;
    status = "disabled";
    max-frequency = <192000000>;

    sdhci-caps-mask = <0x7 0x0>;
    mmc-hs200-1_8v;
    mmc-ddr-1_8v;
    mmc-ddr-3_3v;
   };
  };

  target-module@b8000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xb8000 0x4>,
         <0xb8010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x100) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb8000 0x1000>;

   mcspi3: spi@0 {
    compatible = "ti,omap4-mcspi";
    reg = <0x0 0x200>;
    interrupts = <0 86 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    ti,spi-num-cs = <2>;
    dmas = <&sdma_xbar 15>, <&sdma_xbar 16>;
    dma-names = "tx0", "rx0";
    status = "disabled";
   };
  };

  target-module@ba000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xba000 0x4>,
         <0xba010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x108) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xba000 0x1000>;

   mcspi4: spi@0 {
    compatible = "ti,omap4-mcspi";
    reg = <0x0 0x200>;
    interrupts = <0 43 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    ti,spi-num-cs = <1>;
    dmas = <&sdma_xbar 70>, <&sdma_xbar 71>;
    dma-names = "tx0", "rx0";
    status = "disabled";
   };
  };

  target-module@d1000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xd1000 0x4>,
         <0xd1010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per_clkctrl ((0x128) - 0x28) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xd1000 0x1000>;

   mmc4: mmc@0 {
    compatible = "ti,dra7-sdhci";
    reg = <0x0 0x400>;
    interrupts = <0 91 4>;
    status = "disabled";
    max-frequency = <192000000>;

    sdhci-caps-mask = <0x0 0x400000>;
   };
  };

  target-module@d5000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xd5000 0x1000>;
  };
 };

 segment@200000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
 };
};

&l4_per2 {
 compatible = "ti,dra7-l4-per2", "simple-bus";
 reg = <0x48400000 0x800>,
       <0x48400800 0x800>,
       <0x48401000 0x400>,
       <0x48401400 0x400>,
       <0x48401800 0x400>;
 reg-names = "ap", "la", "ia0", "ia1", "ia2";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x48400000 0x400000>,
   <0x45800000 0x45800000 0x400000>,
   <0x45c00000 0x45c00000 0x400000>,
   <0x46000000 0x46000000 0x400000>,
   <0x48436000 0x48436000 0x400000>,
   <0x4843a000 0x4843a000 0x400000>,
   <0x4844c000 0x4844c000 0x400000>,
   <0x48450000 0x48450000 0x400000>,
   <0x48454000 0x48454000 0x400000>;

 segment@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00001000 0x00001000 0x000400>,
    <0x00000800 0x00000800 0x000800>,
    <0x00084000 0x00084000 0x004000>,
    <0x00001400 0x00001400 0x000400>,
    <0x00001800 0x00001800 0x000400>,
    <0x00088000 0x00088000 0x001000>,
    <0x0002c000 0x0002c000 0x001000>,
    <0x0002d000 0x0002d000 0x001000>,
    <0x00060000 0x00060000 0x002000>,
    <0x00062000 0x00062000 0x001000>,
    <0x00064000 0x00064000 0x002000>,
    <0x00066000 0x00066000 0x001000>,
    <0x00068000 0x00068000 0x002000>,
    <0x0006a000 0x0006a000 0x001000>,
    <0x0006c000 0x0006c000 0x002000>,
    <0x0006e000 0x0006e000 0x001000>,
    <0x00036000 0x00036000 0x001000>,
    <0x00037000 0x00037000 0x001000>,
    <0x00070000 0x00070000 0x002000>,
    <0x00072000 0x00072000 0x001000>,
    <0x0003a000 0x0003a000 0x001000>,
    <0x0003b000 0x0003b000 0x001000>,
    <0x0003c000 0x0003c000 0x001000>,
    <0x0003d000 0x0003d000 0x001000>,
    <0x0003e000 0x0003e000 0x001000>,
    <0x0003f000 0x0003f000 0x001000>,
    <0x00040000 0x00040000 0x001000>,
    <0x00041000 0x00041000 0x001000>,
    <0x00042000 0x00042000 0x001000>,
    <0x00043000 0x00043000 0x001000>,
    <0x00080000 0x00080000 0x002000>,
    <0x00082000 0x00082000 0x001000>,
    <0x0004a000 0x0004a000 0x001000>,
    <0x0004b000 0x0004b000 0x001000>,
    <0x00074000 0x00074000 0x002000>,
    <0x00076000 0x00076000 0x001000>,
    <0x00050000 0x00050000 0x001000>,
    <0x00051000 0x00051000 0x001000>,
    <0x00078000 0x00078000 0x002000>,
    <0x0007a000 0x0007a000 0x001000>,
    <0x00054000 0x00054000 0x001000>,
    <0x00055000 0x00055000 0x001000>,
    <0x0007c000 0x0007c000 0x002000>,
    <0x0007e000 0x0007e000 0x001000>,
    <0x0004c000 0x0004c000 0x001000>,
    <0x0004d000 0x0004d000 0x001000>,
    <0x00020000 0x00020000 0x001000>,
    <0x00021000 0x00021000 0x001000>,
    <0x00022000 0x00022000 0x001000>,
    <0x00023000 0x00023000 0x001000>,
    <0x00024000 0x00024000 0x001000>,
    <0x00025000 0x00025000 0x001000>,
    <0x00046000 0x00046000 0x001000>,
    <0x00047000 0x00047000 0x001000>,
    <0x00048000 0x00048000 0x001000>,
    <0x00049000 0x00049000 0x001000>,
    <0x00058000 0x00058000 0x002000>,
    <0x0005a000 0x0005a000 0x001000>,
    <0x0005b000 0x0005b000 0x001000>,
    <0x0005c000 0x0005c000 0x001000>,
    <0x0005d000 0x0005d000 0x001000>,
    <0x0005e000 0x0005e000 0x001000>,
    <0x45800000 0x45800000 0x400000>,
    <0x45c00000 0x45c00000 0x400000>,
    <0x46000000 0x46000000 0x400000>,
    <0x48436000 0x48436000 0x400000>,
    <0x4843a000 0x4843a000 0x400000>,
    <0x4844c000 0x4844c000 0x400000>,
    <0x48450000 0x48450000 0x400000>,
    <0x48454000 0x48454000 0x400000>;

  target-module@20000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x20050 0x4>,
         <0x20054 0x4>,
         <0x20058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per2_clkctrl ((0x1d0) - 0xc) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x20000 0x1000>;

   uart7: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 218 4>;
    clock-frequency = <48000000>;
    status = "disabled";
   };
  };

  target-module@22000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x22050 0x4>,
         <0x22054 0x4>,
         <0x22058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per2_clkctrl ((0x1e0) - 0xc) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x22000 0x1000>;

   uart8: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 219 4>;
    clock-frequency = <48000000>;
    status = "disabled";
   };
  };

  target-module@24000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x24050 0x4>,
         <0x24054 0x4>,
         <0x24058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4per2_clkctrl ((0x1e8) - 0xc) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x24000 0x1000>;

   uart9: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 220 4>;
    clock-frequency = <48000000>;
    status = "disabled";
   };
  };

  target-module@2c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2c000 0x1000>;
  };

  target-module@36000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x36000 0x1000>;
  };

  target-module@3a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3a000 0x1000>;
  };

  atl_tm: target-module@3c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x3c000 0x4>;
   reg-names = "rev";
   clocks = <&atl_clkctrl ((0x0) - 0x0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3c000 0x1000>;

   atl: atl@0 {
    compatible = "ti,dra7-atl";
    reg = <0x0 0x3ff>;
    ti,provided-clocks = <&atl_clkin0_ck>, <&atl_clkin1_ck>,
           <&atl_clkin2_ck>, <&atl_clkin3_ck>;
    clocks = <&atl_clkctrl ((0x0) - 0x0) 26>;
    clock-names = "fck";
    status = "disabled";
   };
  };

  target-module@3e000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x3e000 0x4>,
         <0x3e004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0xc4) - 0xc) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3e000 0x1000>;

   epwmss0: epwmss@0 {
    compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss";
    reg = <0x0 0x30>;
    #address-cells = <1>;
    #size-cells = <1>;
    status = "disabled";
    ranges = <0 0 0x1000>;

    ecap0: pwm@100 {
     compatible = "ti,dra746-ecap",
           "ti,am3352-ecap";
     #pwm-cells = <3>;
     reg = <0x100 0x80>;
     clocks = <&l4_root_clk_div>;
     clock-names = "fck";
     status = "disabled";
    };

    ehrpwm0: pwm@200 {
     compatible = "ti,dra746-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm0_tbclk>, <&l4_root_clk_div>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@40000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x40000 0x4>,
         <0x40004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x90) - 0xc) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x40000 0x1000>;

   epwmss1: epwmss@0 {
    compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss";
    reg = <0x0 0x30>;
    #address-cells = <1>;
    #size-cells = <1>;
    status = "disabled";
    ranges = <0 0 0x1000>;

    ecap1: pwm@100 {
     compatible = "ti,dra746-ecap",
           "ti,am3352-ecap";
     #pwm-cells = <3>;
     reg = <0x100 0x80>;
     clocks = <&l4_root_clk_div>;
     clock-names = "fck";
     status = "disabled";
    };

    ehrpwm1: pwm@200 {
     compatible = "ti,dra746-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm1_tbclk>, <&l4_root_clk_div>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@42000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x42000 0x4>,
         <0x42004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x98) - 0xc) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x42000 0x1000>;

   epwmss2: epwmss@0 {
    compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss";
    reg = <0x0 0x30>;
    #address-cells = <1>;
    #size-cells = <1>;
    status = "disabled";
    ranges = <0 0 0x1000>;

    ecap2: pwm@100 {
     compatible = "ti,dra746-ecap",
           "ti,am3352-ecap";
     #pwm-cells = <3>;
     reg = <0x100 0x80>;
     clocks = <&l4_root_clk_div>;
     clock-names = "fck";
     status = "disabled";
    };

    ehrpwm2: pwm@200 {
     compatible = "ti,dra746-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm2_tbclk>, <&l4_root_clk_div>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@46000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x46000 0x1000>;
  };

  target-module@48000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x48000 0x1000>;
  };

  target-module@4a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4a000 0x1000>;
  };

  target-module@4c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4c000 0x1000>;
  };

  target-module@50000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x50000 0x1000>;
  };

  target-module@54000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x54000 0x1000>;
  };

  target-module@58000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x58000 0x2000>;
  };

  target-module@5b000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5b000 0x1000>;
  };

  target-module@5d000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5d000 0x1000>;
  };

  target-module@60000 {
   compatible = "ti,sysc-dra7-mcasp", "ti,sysc";
   reg = <0x60000 0x4>,
         <0x60004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&ipu_clkctrl ((0x50) - 0x50) 0>,
     <&ipu_clkctrl ((0x50) - 0x50) 24>,
     <&ipu_clkctrl ((0x50) - 0x50) 28>;
   clock-names = "fck", "ahclkx", "ahclkr";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x60000 0x2000>,
     <0x45800000 0x45800000 0x400000>;

   mcasp1: mcasp@0 {
    compatible = "ti,dra7-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x45800000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 104 4>,
          <0 103 4>;
    interrupt-names = "tx", "rx";
    dmas = <&edma_xbar 129 1>, <&edma_xbar 128 1>;
    dma-names = "tx", "rx";
    clocks = <&ipu_clkctrl ((0x50) - 0x50) 0>,
      <&ipu_clkctrl ((0x50) - 0x50) 24>,
      <&ipu_clkctrl ((0x50) - 0x50) 28>;
    clock-names = "fck", "ahclkx", "ahclkr";
    status = "disabled";
   };
  };

  target-module@64000 {
   compatible = "ti,sysc-dra7-mcasp", "ti,sysc";
   reg = <0x64000 0x4>,
         <0x64004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x160) - 0xc) 0>,
     <&l4per2_clkctrl ((0x160) - 0xc) 24>,
     <&l4per2_clkctrl ((0x160) - 0xc) 28>;
   clock-names = "fck", "ahclkx", "ahclkr";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x64000 0x2000>,
     <0x45c00000 0x45c00000 0x400000>;

   mcasp2: mcasp@0 {
    compatible = "ti,dra7-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x45c00000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 149 4>,
          <0 148 4>;
    interrupt-names = "tx", "rx";
    dmas = <&edma_xbar 131 1>, <&edma_xbar 130 1>;
    dma-names = "tx", "rx";
    clocks = <&l4per2_clkctrl ((0x160) - 0xc) 0>,
      <&ipu_clkctrl ((0x50) - 0x50) 24>,
      <&l4per2_clkctrl ((0x160) - 0xc) 28>;
    clock-names = "fck", "ahclkx", "ahclkr";
    status = "disabled";
   };
  };

  target-module@68000 {
   compatible = "ti,sysc-dra7-mcasp", "ti,sysc";
   reg = <0x68000 0x4>,
         <0x68004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x168) - 0xc) 0>,
     <&l4per2_clkctrl ((0x168) - 0xc) 24>;
   clock-names = "fck", "ahclkx";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x68000 0x2000>,
     <0x46000000 0x46000000 0x400000>;

   mcasp3: mcasp@0 {
    compatible = "ti,dra7-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x46000000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 151 4>,
          <0 150 4>;
    interrupt-names = "tx", "rx";
    dmas = <&edma_xbar 133 1>, <&edma_xbar 132 1>;
    dma-names = "tx", "rx";
    clocks = <&l4per2_clkctrl ((0x168) - 0xc) 0>,
      <&l4per2_clkctrl ((0x168) - 0xc) 24>;
    clock-names = "fck", "ahclkx";
    status = "disabled";
   };
  };

  target-module@6c000 {
   compatible = "ti,sysc-dra7-mcasp", "ti,sysc";
   reg = <0x6c000 0x4>,
         <0x6c004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x198) - 0xc) 0>,
     <&l4per2_clkctrl ((0x198) - 0xc) 24>;
   clock-names = "fck", "ahclkx";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6c000 0x2000>,
     <0x48436000 0x48436000 0x400000>;

   mcasp4: mcasp@0 {
    compatible = "ti,dra7-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x48436000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 153 4>,
          <0 152 4>;
    interrupt-names = "tx", "rx";
    dmas = <&edma_xbar 135 1>, <&edma_xbar 134 1>;
    dma-names = "tx", "rx";
    clocks = <&l4per2_clkctrl ((0x198) - 0xc) 0>,
      <&l4per2_clkctrl ((0x198) - 0xc) 24>;
    clock-names = "fck", "ahclkx";
    status = "disabled";
   };
  };

  target-module@70000 {
   compatible = "ti,sysc-dra7-mcasp", "ti,sysc";
   reg = <0x70000 0x4>,
         <0x70004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x178) - 0xc) 0>,
     <&l4per2_clkctrl ((0x178) - 0xc) 24>;
   clock-names = "fck", "ahclkx";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x70000 0x2000>,
     <0x4843a000 0x4843a000 0x400000>;

   mcasp5: mcasp@0 {
    compatible = "ti,dra7-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x4843a000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 155 4>,
          <0 154 4>;
    interrupt-names = "tx", "rx";
    dmas = <&edma_xbar 137 1>, <&edma_xbar 136 1>;
    dma-names = "tx", "rx";
    clocks = <&l4per2_clkctrl ((0x178) - 0xc) 0>,
      <&l4per2_clkctrl ((0x178) - 0xc) 24>;
    clock-names = "fck", "ahclkx";
    status = "disabled";
   };
  };

  target-module@74000 {
   compatible = "ti,sysc-dra7-mcasp", "ti,sysc";
   reg = <0x74000 0x4>,
         <0x74004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x204) - 0xc) 0>,
     <&l4per2_clkctrl ((0x204) - 0xc) 24>;
   clock-names = "fck", "ahclkx";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x74000 0x2000>,
     <0x4844c000 0x4844c000 0x400000>;

   mcasp6: mcasp@0 {
    compatible = "ti,dra7-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x4844c000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 157 4>,
          <0 156 4>;
    interrupt-names = "tx", "rx";
    dmas = <&edma_xbar 139 1>, <&edma_xbar 138 1>;
    dma-names = "tx", "rx";
    clocks = <&l4per2_clkctrl ((0x204) - 0xc) 0>,
      <&l4per2_clkctrl ((0x204) - 0xc) 24>;
    clock-names = "fck", "ahclkx";
    status = "disabled";
   };
  };

  target-module@78000 {
   compatible = "ti,sysc-dra7-mcasp", "ti,sysc";
   reg = <0x78000 0x4>,
         <0x78004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x208) - 0xc) 0>,
     <&l4per2_clkctrl ((0x208) - 0xc) 24>;
   clock-names = "fck", "ahclkx";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x78000 0x2000>,
     <0x48450000 0x48450000 0x400000>;

   mcasp7: mcasp@0 {
    compatible = "ti,dra7-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x48450000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 159 4>,
          <0 158 4>;
    interrupt-names = "tx", "rx";
    dmas = <&edma_xbar 141 1>, <&edma_xbar 140 1>;
    dma-names = "tx", "rx";
    clocks = <&l4per2_clkctrl ((0x208) - 0xc) 0>,
      <&l4per2_clkctrl ((0x208) - 0xc) 24>;
    clock-names = "fck", "ahclkx";
    status = "disabled";
   };
  };

  target-module@7c000 {
   compatible = "ti,sysc-dra7-mcasp", "ti,sysc";
   reg = <0x7c000 0x4>,
         <0x7c004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4per2_clkctrl ((0x190) - 0xc) 0>,
     <&l4per2_clkctrl ((0x190) - 0xc) 24>;
   clock-names = "fck", "ahclkx";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x7c000 0x2000>,
     <0x48454000 0x48454000 0x400000>;

   mcasp8: mcasp@0 {
    compatible = "ti,dra7-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x48454000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 161 4>,
          <0 160 4>;
    interrupt-names = "tx", "rx";
    dmas = <&edma_xbar 143 1>, <&edma_xbar 142 1>;
    dma-names = "tx", "rx";
    clocks = <&l4per2_clkctrl ((0x190) - 0xc) 0>,
      <&l4per2_clkctrl ((0x190) - 0xc) 24>;
    clock-names = "fck", "ahclkx";
    status = "disabled";
   };
  };

  target-module@80000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x80020 0x4>;
   reg-names = "rev";
   clocks = <&l4per2_clkctrl ((0x1f0) - 0xc) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x80000 0x2000>;

   dcan2: can@0 {
    compatible = "ti,dra7-d_can";
    reg = <0x0 0x2000>;
    syscon-raminit = <&scm_conf 0x558 1>;
    interrupts = <0 225 4>;
    clocks = <&sys_clkin1>;
    status = "disabled";
   };
  };

  target-module@84000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x85200 0x4>,
         <0x85208 0x4>,
         <0x85204 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <0>;
   ti,sysc-midle = <0>,
     <1>;
   ti,sysc-sidle = <0>,
     <1>;
   ti,syss-mask = <1>;
   clocks = <&gmac_clkctrl ((0xd0) - 0xd0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x84000 0x4000>;







   ti,no-idle;

   mac_sw: switch@0 {
    compatible = "ti,dra7-cpsw-switch","ti,cpsw-switch";
    reg = <0x0 0x4000>;
    ranges = <0 0 0x4000>;
    clocks = <&gmac_main_clk>;
    clock-names = "fck";
    #address-cells = <1>;
    #size-cells = <1>;
    syscon = <&scm_conf>;
    status = "disabled";

    interrupts = <0 334 4>,
          <0 335 4>,
          <0 336 4>,
          <0 337 4>;
    interrupt-names = "rx_thresh", "rx", "tx", "misc";

    ethernet-ports {
     #address-cells = <1>;
     #size-cells = <0>;

     cpsw_port1: port@1 {
      reg = <1>;
      label = "port1";
      mac-address = [ 00 00 00 00 00 00 ];
      phys = <&phy_gmii_sel 1>;
     };

     cpsw_port2: port@2 {
      reg = <2>;
      label = "port2";
      mac-address = [ 00 00 00 00 00 00 ];
      phys = <&phy_gmii_sel 2>;
     };
    };

    davinci_mdio_sw: mdio@1000 {
     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
     clocks = <&gmac_main_clk>;
     clock-names = "fck";
     #address-cells = <1>;
     #size-cells = <0>;
     bus_freq = <1000000>;
     reg = <0x1000 0x100>;
    };

    cpts {
     clocks = <&gmac_clkctrl ((0xd0) - 0xd0) 25>;
     clock-names = "cpts";
    };
   };
  };
 };
};

&l4_per3 {
 compatible = "ti,dra7-l4-per3", "simple-bus";
 reg = <0x48800000 0x800>,
       <0x48800800 0x800>,
       <0x48801000 0x400>,
       <0x48801400 0x400>,
       <0x48801800 0x400>;
 reg-names = "ap", "la", "ia0", "ia1", "ia2";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x48800000 0x200000>;

 segment@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00000800 0x00000800 0x000800>,
    <0x00001000 0x00001000 0x000400>,
    <0x00001400 0x00001400 0x000400>,
    <0x00001800 0x00001800 0x000400>,
    <0x00020000 0x00020000 0x001000>,
    <0x00021000 0x00021000 0x001000>,
    <0x00022000 0x00022000 0x001000>,
    <0x00023000 0x00023000 0x001000>,
    <0x00024000 0x00024000 0x001000>,
    <0x00025000 0x00025000 0x001000>,
    <0x00026000 0x00026000 0x001000>,
    <0x00027000 0x00027000 0x001000>,
    <0x00028000 0x00028000 0x001000>,
    <0x00029000 0x00029000 0x001000>,
    <0x0002a000 0x0002a000 0x001000>,
    <0x0002b000 0x0002b000 0x001000>,
    <0x0002c000 0x0002c000 0x001000>,
    <0x0002d000 0x0002d000 0x001000>,
    <0x0002e000 0x0002e000 0x001000>,
    <0x0002f000 0x0002f000 0x001000>,
    <0x00170000 0x00170000 0x010000>,
    <0x00180000 0x00180000 0x001000>,
    <0x00190000 0x00190000 0x010000>,
    <0x001a0000 0x001a0000 0x001000>,
    <0x001b0000 0x001b0000 0x010000>,
    <0x001c0000 0x001c0000 0x001000>,
    <0x001d0000 0x001d0000 0x010000>,
    <0x001e0000 0x001e0000 0x001000>,
    <0x00038000 0x00038000 0x001000>,
    <0x00039000 0x00039000 0x001000>,
    <0x0005c000 0x0005c000 0x001000>,
    <0x0005d000 0x0005d000 0x001000>,
    <0x0003a000 0x0003a000 0x001000>,
    <0x0003b000 0x0003b000 0x001000>,
    <0x0003c000 0x0003c000 0x001000>,
    <0x0003d000 0x0003d000 0x001000>,
    <0x0003e000 0x0003e000 0x001000>,
    <0x0003f000 0x0003f000 0x001000>,
    <0x00040000 0x00040000 0x001000>,
    <0x00041000 0x00041000 0x001000>,
    <0x00042000 0x00042000 0x001000>,
    <0x00043000 0x00043000 0x001000>,
    <0x00044000 0x00044000 0x001000>,
    <0x00045000 0x00045000 0x001000>,
    <0x00046000 0x00046000 0x001000>,
    <0x00047000 0x00047000 0x001000>,
    <0x00048000 0x00048000 0x001000>,
    <0x00049000 0x00049000 0x001000>,
    <0x0004a000 0x0004a000 0x001000>,
    <0x0004b000 0x0004b000 0x001000>,
    <0x0004c000 0x0004c000 0x001000>,
    <0x0004d000 0x0004d000 0x001000>,
    <0x0004e000 0x0004e000 0x001000>,
    <0x0004f000 0x0004f000 0x001000>,
    <0x00050000 0x00050000 0x001000>,
    <0x00051000 0x00051000 0x001000>,
    <0x00052000 0x00052000 0x001000>,
    <0x00053000 0x00053000 0x001000>,
    <0x00054000 0x00054000 0x001000>,
    <0x00055000 0x00055000 0x001000>,
    <0x00056000 0x00056000 0x001000>,
    <0x00057000 0x00057000 0x001000>,
    <0x00058000 0x00058000 0x001000>,
    <0x00059000 0x00059000 0x001000>,
    <0x0005a000 0x0005a000 0x001000>,
    <0x0005b000 0x0005b000 0x001000>,
    <0x00064000 0x00064000 0x001000>,
    <0x00065000 0x00065000 0x001000>,
    <0x0005e000 0x0005e000 0x001000>,
    <0x0005f000 0x0005f000 0x001000>,
    <0x00060000 0x00060000 0x001000>,
    <0x00061000 0x00061000 0x001000>,
    <0x00062000 0x00062000 0x001000>,
    <0x00063000 0x00063000 0x001000>,
    <0x00140000 0x00140000 0x020000>,
    <0x00160000 0x00160000 0x001000>,
    <0x00016000 0x00016000 0x001000>,
    <0x00017000 0x00017000 0x001000>,
    <0x000c0000 0x000c0000 0x020000>,
    <0x000e0000 0x000e0000 0x001000>,
    <0x00004000 0x00004000 0x001000>,
    <0x00005000 0x00005000 0x001000>,
    <0x00080000 0x00080000 0x020000>,
    <0x000a0000 0x000a0000 0x001000>,
    <0x00100000 0x00100000 0x020000>,
    <0x00120000 0x00120000 0x001000>,
    <0x00010000 0x00010000 0x001000>,
    <0x00011000 0x00011000 0x001000>,
    <0x0000a000 0x0000a000 0x001000>,
    <0x0000b000 0x0000b000 0x001000>,
    <0x0001c000 0x0001c000 0x001000>,
    <0x0001d000 0x0001d000 0x001000>,
    <0x0001e000 0x0001e000 0x001000>,
    <0x0001f000 0x0001f000 0x001000>,
    <0x00002000 0x00002000 0x001000>,
    <0x00003000 0x00003000 0x001000>;

  target-module@2000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x2000 0x4>,
         <0x2010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0xa0) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2000 0x1000>;

   mailbox13: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 379 4>,
          <0 380 4>,
          <0 381 4>,
          <0 382 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@4000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;
  };

  target-module@a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa000 0x1000>;
  };

  target-module@10000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x10000 0x1000>;
  };

  target-module@16000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x16000 0x1000>;
  };

  target-module@1c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1c000 0x1000>;
  };

  target-module@1e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1e000 0x1000>;
  };

  target-module@20000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x20000 0x4>,
         <0x20010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&ipu_clkctrl ((0x58) - 0x50) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x20000 0x1000>;

   timer5: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&ipu_clkctrl ((0x58) - 0x50) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 36 4>;
   };
  };

  target-module@22000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x22000 0x4>,
         <0x22010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&ipu_clkctrl ((0x60) - 0x50) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x22000 0x1000>;

   timer6: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&ipu_clkctrl ((0x60) - 0x50) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 37 4>;
   };
  };

  target-module@24000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x24000 0x4>,
         <0x24010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&ipu_clkctrl ((0x68) - 0x50) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x24000 0x1000>;

   timer7: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&ipu_clkctrl ((0x68) - 0x50) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 38 4>;
   };
  };

  target-module@26000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x26000 0x4>,
         <0x26010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&ipu_clkctrl ((0x70) - 0x50) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x1000>;

   timer8: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&ipu_clkctrl ((0x70) - 0x50) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 39 4>;
   };
  };

  target-module@28000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x28000 0x4>,
         <0x28010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per3_clkctrl ((0xc8) - 0x14) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x28000 0x1000>;

   timer13: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per3_clkctrl ((0xc8) - 0x14) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 339 4>;
    ti,timer-pwm;
   };
  };

  target-module@2a000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x2a000 0x4>,
         <0x2a010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per3_clkctrl ((0xd0) - 0x14) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2a000 0x1000>;

   timer14: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per3_clkctrl ((0xd0) - 0x14) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 340 4>;
    ti,timer-pwm;
   };
  };
  timer15_target: target-module@2c000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x2c000 0x4>,
         <0x2c010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per3_clkctrl ((0xd8) - 0x14) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2c000 0x1000>;

   timer15: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per3_clkctrl ((0xd8) - 0x14) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 341 4>;
    ti,timer-pwm;
   };
  };

  timer16_target: target-module@2e000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x2e000 0x4>,
         <0x2e010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4per3_clkctrl ((0x130) - 0x14) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2e000 0x1000>;

   timer16: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4per3_clkctrl ((0x130) - 0x14) 24>, <&timer_sys_clk_div>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 342 4>;
    ti,timer-pwm;
   };
  };

  rtctarget: target-module@38000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x38074 0x4>,
         <0x38078 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&rtc_clkctrl ((0x44) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x38000 0x1000>;

   rtc: rtc@0 {
    compatible = "ti,am3352-rtc";
    reg = <0x0 0x100>;
    interrupts = <0 217 4>,
          <0 217 4>;
    clocks = <&sys_32k_ck>;
   };
  };

  target-module@3a000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x3a000 0x4>,
         <0x3a010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x48) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3a000 0x1000>;

   mailbox2: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 237 4>,
          <0 238 4>,
          <0 239 4>,
          <0 240 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@3c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x3c000 0x4>,
         <0x3c010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x50) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3c000 0x1000>;

   mailbox3: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 241 4>,
          <0 242 4>,
          <0 243 4>,
          <0 244 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@3e000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x3e000 0x4>,
         <0x3e010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x58) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3e000 0x1000>;

   mailbox4: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 245 4>,
          <0 246 4>,
          <0 247 4>,
          <0 248 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@40000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x40000 0x4>,
         <0x40010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x60) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x40000 0x1000>;

   mailbox5: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 249 4>,
          <0 250 4>,
          <0 251 4>,
          <0 252 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@42000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x42000 0x4>,
         <0x42010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x68) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x42000 0x1000>;

   mailbox6: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 253 4>,
          <0 254 4>,
          <0 255 4>,
          <0 256 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@44000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x44000 0x4>,
         <0x44010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x70) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x44000 0x1000>;

   mailbox7: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 257 4>,
          <0 258 4>,
          <0 259 4>,
          <0 260 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@46000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x46000 0x4>,
         <0x46010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x78) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x46000 0x1000>;

   mailbox8: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 261 4>,
          <0 262 4>,
          <0 263 4>,
          <0 264 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@48000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x48000 0x1000>;
  };

  target-module@4a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4a000 0x1000>;
  };

  target-module@4c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4c000 0x1000>;
  };

  target-module@4e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4e000 0x1000>;
  };

  target-module@50000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x50000 0x1000>;
  };

  target-module@52000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x52000 0x1000>;
  };

  target-module@54000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x54000 0x1000>;
  };

  target-module@56000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x56000 0x1000>;
  };

  target-module@58000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x58000 0x1000>;
  };

  target-module@5a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5a000 0x1000>;
  };

  target-module@5c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5c000 0x1000>;
  };

  target-module@5e000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x5e000 0x4>,
         <0x5e010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x80) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5e000 0x1000>;

   mailbox9: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 265 4>,
          <0 266 4>,
          <0 267 4>,
          <0 268 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@60000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x60000 0x4>,
         <0x60010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x88) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x60000 0x1000>;

   mailbox10: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 269 4>,
          <0 270 4>,
          <0 271 4>,
          <0 272 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@62000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x62000 0x4>,
         <0x62010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x90) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x62000 0x1000>;

   mailbox11: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 273 4>,
          <0 274 4>,
          <0 275 4>,
          <0 276 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@64000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x64000 0x4>,
         <0x64010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4cfg_clkctrl ((0x98) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x64000 0x1000>;

   mailbox12: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 277 4>,
          <0 278 4>,
          <0 279 4>,
          <0 280 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <12>;
    status = "disabled";
   };
  };

  target-module@80000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x80000 0x4>,
         <0x80010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 16)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3init_clkctrl ((0xf0) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x80000 0x20000>;

   omap_dwc3_1: omap_dwc3_1@0 {
    compatible = "ti,dwc3";
    reg = <0x0 0x10000>;
    interrupts = <0 72 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    utmi-mode = <2>;
    ranges = <0 0 0x20000>;

    usb1: usb@10000 {
     compatible = "snps,dwc3";
     reg = <0x10000 0x17000>;
     interrupts = <0 71 4>,
           <0 71 4>,
           <0 72 4>;
     interrupt-names = "peripheral",
         "host",
         "otg";
     phys = <&usb2_phy1>, <&usb3_phy1>;
     phy-names = "usb2-phy", "usb3-phy";
     maximum-speed = "super-speed";
     dr_mode = "otg";
     snps,dis_u3_susphy_quirk;
     snps,dis_u2_susphy_quirk;
    };
   };
  };

  target-module@c0000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xc0000 0x4>,
         <0xc0010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 16)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3init_clkctrl ((0x40) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc0000 0x20000>;

   omap_dwc3_2: omap_dwc3_2@0 {
    compatible = "ti,dwc3";
    reg = <0x0 0x10000>;
    interrupts = <0 87 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    utmi-mode = <2>;
    ranges = <0 0 0x20000>;

    usb2: usb@10000 {
     compatible = "snps,dwc3";
     reg = <0x10000 0x17000>;
     interrupts = <0 73 4>,
           <0 73 4>,
           <0 87 4>;
     interrupt-names = "peripheral",
         "host",
         "otg";
     phys = <&usb2_phy2>;
     phy-names = "usb2-phy";
     maximum-speed = "high-speed";
     dr_mode = "otg";
     snps,dis_u3_susphy_quirk;
     snps,dis_u2_susphy_quirk;
     snps,dis_metastability_quirk;
    };
   };
  };

  usb3_tm: target-module@100000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x100000 0x4>,
         <0x100010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 16)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3init_clkctrl ((0x48) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x100000 0x20000>;

   omap_dwc3_3: omap_dwc3_3@0 {
    compatible = "ti,dwc3";
    reg = <0x0 0x10000>;
    interrupts = <0 344 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    utmi-mode = <2>;
    ranges = <0 0 0x20000>;
    status = "disabled";

    usb3: usb@10000 {
     compatible = "snps,dwc3";
     reg = <0x10000 0x17000>;
     interrupts = <0 88 4>,
           <0 88 4>,
           <0 344 4>;
     interrupt-names = "peripheral",
         "host",
         "otg";
     maximum-speed = "high-speed";
     dr_mode = "otg";
     snps,dis_u3_susphy_quirk;
     snps,dis_u2_susphy_quirk;
    };
   };
  };

  target-module@170000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x170010 0x4>;
   reg-names = "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   clocks = <&cam_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x170000 0x10000>;

   vip1: vip@0 {
    compatible = "ti,dra7-vip1";
    reg = <0x0000 0x114>,
          <0x5500 0xd8>,
          <0x5700 0x18>,
          <0x5800 0x80>,
          <0x5a00 0xd8>,
          <0x5c00 0x18>,
          <0x5d00 0x80>,
          <0xd000 0x400>;
    reg-names = "vip",
         "parser0",
         "csc0",
         "sc0",
         "parser1",
         "csc1",
         "sc1",
         "vpdma";
    interrupts = <0 351 4>,
          <0 392 4>;

    ti,vip-clk-polarity = <&scm_conf 0x534>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     vin1a: port@0 {
      reg = <0>;
     };
     vin2a: port@1 {
      reg = <1>;
     };
     vin1b: port@2 {
      reg = <2>;
     };
     vin2b: port@3 {
      reg = <3>;
     };
    };
   };
  };

  target-module@190000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x190010 0x4>;
   reg-names = "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   clocks = <&cam_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x190000 0x10000>;
   status = "disabled";
  };

  target-module@1b0000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x1b0000 0x4>,
         <0x1b0010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   clocks = <&cam_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1b0000 0x10000>;
   status = "disabled";
  };

  target-module@1d0010 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x1d0010 0x4>;
   reg-names = "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   clocks = <&vpe_clkctrl ((0x64) - 0x60) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1d0000 0x10000>;

   vpe: vpe@0 {
    compatible = "ti,dra7-vpe";
    reg = <0x0000 0x120>,
          <0x0700 0x80>,
          <0x5700 0x18>,
          <0xd000 0x400>;
    reg-names = "vpe_top",
         "sc",
         "csc",
         "vpdma";
    interrupts = <0 354 4>;
   };
  };
 };
};

&l4_wkup {
 compatible = "ti,dra7-l4-wkup", "simple-bus";
 reg = <0x4ae00000 0x800>,
       <0x4ae00800 0x800>,
       <0x4ae01000 0x1000>;
 reg-names = "ap", "la", "ia0";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x4ae00000 0x010000>,
   <0x00010000 0x4ae10000 0x010000>,
   <0x00020000 0x4ae20000 0x010000>,
   <0x00030000 0x4ae30000 0x010000>;

 segment@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00001000 0x00001000 0x001000>,
    <0x00000800 0x00000800 0x000800>,
    <0x00006000 0x00006000 0x002000>,
    <0x00008000 0x00008000 0x001000>,
    <0x00004000 0x00004000 0x001000>,
    <0x00005000 0x00005000 0x001000>,
    <0x0000c000 0x0000c000 0x001000>,
    <0x0000d000 0x0000d000 0x001000>;

  target-module@4000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4000 0x4>,
         <0x4010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&wkupaon_clkctrl ((0x50) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;

   counter32k: counter@0 {
    compatible = "ti,omap-counter32k";
    reg = <0x0 0x40>;
   };
  };

  target-module@6000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x6000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6000 0x2000>;

   prm: prm@0 {
    compatible = "ti,dra7-prm", "simple-bus";
    reg = <0 0x3000>;
    interrupts = <0 6 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x3000>;

    prm_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    prm_clockdomains: clockdomains {
    };
   };
  };

  target-module@c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xc000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc000 0x1000>;

   scm_wkup: scm_conf@0 {
    compatible = "syscon";
    reg = <0 0x1000>;
   };
  };
 };

 segment@10000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00010000 0x001000>,
    <0x00001000 0x00011000 0x001000>,
    <0x00004000 0x00014000 0x001000>,
    <0x00005000 0x00015000 0x001000>,
    <0x00008000 0x00018000 0x001000>,
    <0x00009000 0x00019000 0x001000>,
    <0x0000c000 0x0001c000 0x001000>,
    <0x0000d000 0x0001d000 0x001000>;

  target-module@0 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x0 0x4>,
         <0x10 0x4>,
         <0x114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&wkupaon_clkctrl ((0x38) - 0x20) 0>,
     <&wkupaon_clkctrl ((0x38) - 0x20) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1000>;

   gpio1: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 24 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@4000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4000 0x4>,
         <0x4010 0x4>,
         <0x4014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 5) |
      (1 << 1))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&wkupaon_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;

   wdt2: wdt@0 {
    compatible = "ti,omap3-wdt";
    reg = <0x0 0x80>;
    interrupts = <0 75 4>;
   };
  };

  timer1_target: target-module@8000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x8000 0x4>,
         <0x8010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&wkupaon_clkctrl ((0x40) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8000 0x1000>;

   timer1: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    clocks = <&wkupaon_clkctrl ((0x40) - 0x20) 24>;
    clock-names = "fck";
    interrupts = <0 32 4>;
    ti,timer-alwon;
   };
  };

  target-module@c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc000 0x1000>;
  };
 };

 segment@20000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00006000 0x00026000 0x001000>,
    <0x0000a000 0x0002a000 0x001000>,
    <0x00000000 0x00020000 0x001000>,
    <0x00001000 0x00021000 0x001000>,
    <0x00002000 0x00022000 0x001000>,
    <0x00003000 0x00023000 0x001000>,
    <0x00007000 0x00027000 0x000400>,
    <0x00008000 0x00028000 0x000800>,
    <0x00009000 0x00029000 0x000100>,
    <0x00008800 0x00028800 0x000200>,
    <0x00008a00 0x00028a00 0x000100>,
    <0x0000b000 0x0002b000 0x001000>,
    <0x0000c000 0x0002c000 0x001000>,
    <0x0000f000 0x0002f000 0x001000>;

  target-module@0 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x0 0x4>,
         <0x10 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&wkupaon_clkctrl ((0x48) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1000>;

   timer12: timer@0 {
    compatible = "ti,omap5430-timer";
    reg = <0x0 0x80>;
    interrupts = <0 90 4>;
    ti,timer-alwon;
    ti,timer-secure;
   };
  };

  target-module@2000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2000 0x1000>;
  };

  target-module@6000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x00006000 0x00001000>,
     <0x00001000 0x00007000 0x00000400>,
     <0x00002000 0x00008000 0x00000800>,
     <0x00002800 0x00008800 0x00000200>,
     <0x00002a00 0x00008a00 0x00000100>,
     <0x00003000 0x00009000 0x00000100>;
  };

  target-module@b000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xb050 0x4>,
         <0xb054 0x4>,
         <0xb058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&wkupaon_clkctrl ((0x80) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb000 0x1000>;

   uart10: serial@0 {
    compatible = "ti,dra742-uart", "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 221 4>;
    clock-frequency = <48000000>;
    status = "disabled";
   };
  };

  target-module@f000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xf000 0x1000>;
  };
 };

 segment@30000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0000c000 0x0003c000 0x002000>,
    <0x0000e000 0x0003e000 0x001000>,
    <0x00000000 0x00030000 0x001000>,
    <0x00001000 0x00031000 0x001000>,
    <0x00002000 0x00032000 0x001000>,
    <0x00003000 0x00033000 0x001000>,
    <0x00004000 0x00034000 0x001000>,
    <0x00005000 0x00035000 0x001000>,
    <0x00006000 0x00036000 0x001000>,
    <0x00007000 0x00037000 0x001000>,
    <0x00008000 0x00038000 0x001000>,
    <0x00009000 0x00039000 0x001000>,
    <0x0000a000 0x0003a000 0x001000>;

  target-module@1000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1000 0x1000>;
  };

  target-module@3000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3000 0x1000>;
  };

  target-module@5000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5000 0x1000>;
  };

  target-module@7000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x7000 0x1000>;
  };

  target-module@9000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x9000 0x1000>;
  };

  target-module@c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xc020 0x4>;
   reg-names = "rev";
   clocks = <&wkupaon_clkctrl ((0x88) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc000 0x2000>;

   dcan1: can@0 {
    compatible = "ti,dra7-d_can";
    reg = <0x0 0x2000>;
    syscon-raminit = <&scm_conf 0x558 0>;
    interrupts = <0 222 4>;
    clocks = <&wkupaon_clkctrl ((0x88) - 0x20) 24>;
    status = "disabled";
   };
  };
 };
};
# 1084 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "arch/arm/boot/dts/dra7xx-clocks.dtsi" 1






&cm_core_aon_clocks {
 atl_clkin0_ck: atl_clkin0_ck {
  #clock-cells = <0>;
  compatible = "ti,dra7-atl-clock";
  clocks = <&atl_clkctrl ((0x0) - 0x0) 26>;
 };

 atl_clkin1_ck: atl_clkin1_ck {
  #clock-cells = <0>;
  compatible = "ti,dra7-atl-clock";
  clocks = <&atl_clkctrl ((0x0) - 0x0) 26>;
 };

 atl_clkin2_ck: atl_clkin2_ck {
  #clock-cells = <0>;
  compatible = "ti,dra7-atl-clock";
  clocks = <&atl_clkctrl ((0x0) - 0x0) 26>;
 };

 atl_clkin3_ck: atl_clkin3_ck {
  #clock-cells = <0>;
  compatible = "ti,dra7-atl-clock";
  clocks = <&atl_clkctrl ((0x0) - 0x0) 26>;
 };

 hdmi_clkin_ck: hdmi_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 mlb_clkin_ck: mlb_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 mlbp_clkin_ck: mlbp_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 pciesref_acs_clk_ck: pciesref_acs_clk_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <100000000>;
 };

 ref_clkin0_ck: ref_clkin0_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 ref_clkin1_ck: ref_clkin1_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 ref_clkin2_ck: ref_clkin2_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 ref_clkin3_ck: ref_clkin3_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 rmii_clk_ck: rmii_clk_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 sdvenc_clkin_ck: sdvenc_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 secure_32k_clk_src_ck: secure_32k_clk_src_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <32768>;
 };

 sys_clk32_crystal_ck: sys_clk32_crystal_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <32768>;
 };

 sys_clk32_pseudo_ck: sys_clk32_pseudo_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&sys_clkin1>;
  clock-mult = <1>;
  clock-div = <610>;
 };

 virt_12000000_ck: virt_12000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <12000000>;
 };

 virt_13000000_ck: virt_13000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <13000000>;
 };

 virt_16800000_ck: virt_16800000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <16800000>;
 };

 virt_19200000_ck: virt_19200000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <19200000>;
 };

 virt_20000000_ck: virt_20000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <20000000>;
 };

 virt_26000000_ck: virt_26000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <26000000>;
 };

 virt_27000000_ck: virt_27000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <27000000>;
 };

 virt_38400000_ck: virt_38400000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <38400000>;
 };

 sys_clkin2: sys_clkin2 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <22579200>;
 };

 usb_otg_clkin_ck: usb_otg_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 video1_clkin_ck: video1_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 video1_m2_clkin_ck: video1_m2_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 video2_clkin_ck: video2_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 video2_m2_clkin_ck: video2_m2_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 dpll_abe_ck: dpll_abe_ck@1e0 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-m4xen-clock";
  clocks = <&abe_dpll_clk_mux>, <&abe_dpll_bypass_clk_mux>;
  reg = <0x01e0>, <0x01e4>, <0x01ec>, <0x01e8>;
 };

 dpll_abe_x2_ck: dpll_abe_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_abe_ck>;
 };

 dpll_abe_m2x2_ck: dpll_abe_m2x2_ck@1f0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x01f0>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 abe_clk: abe_clk@108 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_m2x2_ck>;
  ti,max-div = <4>;
  reg = <0x0108>;
  ti,index-power-of-two;
 };

 dpll_abe_m2_ck: dpll_abe_m2_ck@1f0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x01f0>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_abe_m3x2_ck: dpll_abe_m3x2_ck@1f4 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x01f4>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_core_byp_mux: dpll_core_byp_mux@12c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&dpll_abe_m3x2_ck>;
  ti,bit-shift = <23>;
  reg = <0x012c>;
 };

 dpll_core_ck: dpll_core_ck@120 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-core-clock";
  clocks = <&sys_clkin1>, <&dpll_core_byp_mux>;
  reg = <0x0120>, <0x0124>, <0x012c>, <0x0128>;
 };

 dpll_core_x2_ck: dpll_core_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_core_ck>;
 };

 dpll_core_h12x2_ck: dpll_core_h12x2_ck@13c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x013c>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 mpu_dpll_hs_clk_div: mpu_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_core_h12x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_mpu_ck: dpll_mpu_ck@160 {
  #clock-cells = <0>;
  compatible = "ti,omap5-mpu-dpll-clock";
  clocks = <&sys_clkin1>, <&mpu_dpll_hs_clk_div>;
  reg = <0x0160>, <0x0164>, <0x016c>, <0x0168>;
 };

 dpll_mpu_m2_ck: dpll_mpu_m2_ck@170 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_mpu_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0170>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 mpu_dclk_div: mpu_dclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_mpu_m2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dsp_dpll_hs_clk_div: dsp_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_core_h12x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_dsp_byp_mux: dpll_dsp_byp_mux@240 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&dsp_dpll_hs_clk_div>;
  ti,bit-shift = <23>;
  reg = <0x0240>;
 };

 dpll_dsp_ck: dpll_dsp_ck@234 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin1>, <&dpll_dsp_byp_mux>;
  reg = <0x0234>, <0x0238>, <0x0240>, <0x023c>;
  assigned-clocks = <&dpll_dsp_ck>;
  assigned-clock-rates = <600000000>;
 };

 dpll_dsp_m2_ck: dpll_dsp_m2_ck@244 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_dsp_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0244>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
  assigned-clocks = <&dpll_dsp_m2_ck>;
  assigned-clock-rates = <600000000>;
 };

 iva_dpll_hs_clk_div: iva_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_core_h12x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_iva_byp_mux: dpll_iva_byp_mux@1ac {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&iva_dpll_hs_clk_div>;
  ti,bit-shift = <23>;
  reg = <0x01ac>;
 };

 dpll_iva_ck: dpll_iva_ck@1a0 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin1>, <&dpll_iva_byp_mux>;
  reg = <0x01a0>, <0x01a4>, <0x01ac>, <0x01a8>;
  assigned-clocks = <&dpll_iva_ck>;
  assigned-clock-rates = <1165000000>;
 };

 dpll_iva_m2_ck: dpll_iva_m2_ck@1b0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_iva_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x01b0>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
  assigned-clocks = <&dpll_iva_m2_ck>;
  assigned-clock-rates = <388333334>;
 };

 iva_dclk: iva_dclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_iva_m2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_gpu_byp_mux: dpll_gpu_byp_mux@2e4 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&dpll_abe_m3x2_ck>;
  ti,bit-shift = <23>;
  reg = <0x02e4>;
 };

 dpll_gpu_ck: dpll_gpu_ck@2d8 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin1>, <&dpll_gpu_byp_mux>;
  reg = <0x02d8>, <0x02dc>, <0x02e4>, <0x02e0>;
  assigned-clocks = <&dpll_gpu_ck>;
  assigned-clock-rates = <1277000000>;
 };

 dpll_gpu_m2_ck: dpll_gpu_m2_ck@2e8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gpu_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x02e8>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
  assigned-clocks = <&dpll_gpu_m2_ck>;
  assigned-clock-rates = <425666667>;
 };

 dpll_core_m2_ck: dpll_core_m2_ck@130 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0130>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 core_dpll_out_dclk_div: core_dpll_out_dclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_core_m2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_ddr_byp_mux: dpll_ddr_byp_mux@21c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&dpll_abe_m3x2_ck>;
  ti,bit-shift = <23>;
  reg = <0x021c>;
 };

 dpll_ddr_ck: dpll_ddr_ck@210 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin1>, <&dpll_ddr_byp_mux>;
  reg = <0x0210>, <0x0214>, <0x021c>, <0x0218>;
 };

 dpll_ddr_m2_ck: dpll_ddr_m2_ck@220 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_ddr_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0220>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_gmac_byp_mux: dpll_gmac_byp_mux@2b4 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&dpll_abe_m3x2_ck>;
  ti,bit-shift = <23>;
  reg = <0x02b4>;
 };

 dpll_gmac_ck: dpll_gmac_ck@2a8 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin1>, <&dpll_gmac_byp_mux>;
  reg = <0x02a8>, <0x02ac>, <0x02b4>, <0x02b0>;
 };

 dpll_gmac_m2_ck: dpll_gmac_m2_ck@2b8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gmac_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x02b8>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 video2_dclk_div: video2_dclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&video2_m2_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 video1_dclk_div: video1_dclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&video1_m2_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 hdmi_dclk_div: hdmi_dclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&hdmi_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 per_dpll_hs_clk_div: per_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_abe_m3x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 usb_dpll_hs_clk_div: usb_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_abe_m3x2_ck>;
  clock-mult = <1>;
  clock-div = <3>;
 };

 eve_dpll_hs_clk_div: eve_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_core_h12x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_eve_byp_mux: dpll_eve_byp_mux@290 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&eve_dpll_hs_clk_div>;
  ti,bit-shift = <23>;
  reg = <0x0290>;
 };

 dpll_eve_ck: dpll_eve_ck@284 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin1>, <&dpll_eve_byp_mux>;
  reg = <0x0284>, <0x0288>, <0x0290>, <0x028c>;
 };

 dpll_eve_m2_ck: dpll_eve_m2_ck@294 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_eve_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0294>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 eve_dclk_div: eve_dclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_eve_m2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_core_h13x2_ck: dpll_core_h13x2_ck@140 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x0140>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_core_h14x2_ck: dpll_core_h14x2_ck@144 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x0144>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_core_h22x2_ck: dpll_core_h22x2_ck@154 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x0154>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_core_h23x2_ck: dpll_core_h23x2_ck@158 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x0158>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_core_h24x2_ck: dpll_core_h24x2_ck@15c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x015c>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_ddr_x2_ck: dpll_ddr_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_ddr_ck>;
 };

 dpll_ddr_h11x2_ck: dpll_ddr_h11x2_ck@228 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_ddr_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x0228>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_dsp_x2_ck: dpll_dsp_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_dsp_ck>;
 };

 dpll_dsp_m3x2_ck: dpll_dsp_m3x2_ck@248 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_dsp_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0248>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
  assigned-clocks = <&dpll_dsp_m3x2_ck>;
  assigned-clock-rates = <400000000>;
 };

 dpll_gmac_x2_ck: dpll_gmac_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_gmac_ck>;
 };

 dpll_gmac_h11x2_ck: dpll_gmac_h11x2_ck@2c0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gmac_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x02c0>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_gmac_h12x2_ck: dpll_gmac_h12x2_ck@2c4 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gmac_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x02c4>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_gmac_h13x2_ck: dpll_gmac_h13x2_ck@2c8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gmac_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x02c8>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_gmac_m3x2_ck: dpll_gmac_m3x2_ck@2bc {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gmac_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x02bc>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 gmii_m_clk_div: gmii_m_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_gmac_h11x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 hdmi_clk2_div: hdmi_clk2_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&hdmi_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 hdmi_div_clk: hdmi_div_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&hdmi_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 l3_iclk_div: l3_iclk_div@100 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  ti,max-div = <2>;
  ti,bit-shift = <4>;
  reg = <0x0100>;
  clocks = <&dpll_core_h12x2_ck>;
  ti,index-power-of-two;
 };

 l4_root_clk_div: l4_root_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&l3_iclk_div>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 video1_clk2_div: video1_clk2_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&video1_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 video1_div_clk: video1_div_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&video1_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 video2_clk2_div: video2_clk2_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&video2_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 video2_div_clk: video2_div_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&video2_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dummy_ck: dummy_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };
};
&prm_clocks {
 sys_clkin1: sys_clkin1@110 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&virt_12000000_ck>, <&virt_20000000_ck>, <&virt_16800000_ck>, <&virt_19200000_ck>, <&virt_26000000_ck>, <&virt_27000000_ck>, <&virt_38400000_ck>;
  reg = <0x0110>;
  ti,index-starts-at-one;
 };

 abe_dpll_sys_clk_mux: abe_dpll_sys_clk_mux@118 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&sys_clkin2>;
  reg = <0x0118>;
 };

 abe_dpll_bypass_clk_mux: abe_dpll_bypass_clk_mux@114 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&abe_dpll_sys_clk_mux>, <&sys_32k_ck>;
  reg = <0x0114>;
 };

 abe_dpll_clk_mux: abe_dpll_clk_mux@10c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&abe_dpll_sys_clk_mux>, <&sys_32k_ck>;
  reg = <0x010c>;
 };

 abe_24m_fclk: abe_24m_fclk@11c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_m2x2_ck>;
  reg = <0x011c>;
  ti,dividers = <8>, <16>;
 };

 aess_fclk: aess_fclk@178 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&abe_clk>;
  reg = <0x0178>;
  ti,max-div = <2>;
 };

 abe_giclk_div: abe_giclk_div@174 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&aess_fclk>;
  reg = <0x0174>;
  ti,max-div = <2>;
 };

 abe_lp_clk_div: abe_lp_clk_div@1d8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_m2x2_ck>;
  reg = <0x01d8>;
  ti,dividers = <16>, <32>;
 };

 abe_sys_clk_div: abe_sys_clk_div@120 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&sys_clkin1>;
  reg = <0x0120>;
  ti,max-div = <2>;
 };

 adc_gfclk_mux: adc_gfclk_mux@1dc {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&sys_clkin2>, <&sys_32k_ck>;
  reg = <0x01dc>;
 };

 sys_clk1_dclk_div: sys_clk1_dclk_div@1c8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&sys_clkin1>;
  ti,max-div = <64>;
  reg = <0x01c8>;
  ti,index-power-of-two;
 };

 sys_clk2_dclk_div: sys_clk2_dclk_div@1cc {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&sys_clkin2>;
  ti,max-div = <64>;
  reg = <0x01cc>;
  ti,index-power-of-two;
 };

 per_abe_x1_dclk_div: per_abe_x1_dclk_div@1bc {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_m2_ck>;
  ti,max-div = <64>;
  reg = <0x01bc>;
  ti,index-power-of-two;
 };

 dsp_gclk_div: dsp_gclk_div@18c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_dsp_m2_ck>;
  ti,max-div = <64>;
  reg = <0x018c>;
  ti,index-power-of-two;
 };

 gpu_dclk: gpu_dclk@1a0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gpu_m2_ck>;
  ti,max-div = <64>;
  reg = <0x01a0>;
  ti,index-power-of-two;
 };

 emif_phy_dclk_div: emif_phy_dclk_div@190 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_ddr_m2_ck>;
  ti,max-div = <64>;
  reg = <0x0190>;
  ti,index-power-of-two;
 };

 gmac_250m_dclk_div: gmac_250m_dclk_div@19c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gmac_m2_ck>;
  ti,max-div = <64>;
  reg = <0x019c>;
  ti,index-power-of-two;
 };

 gmac_main_clk: gmac_main_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&gmac_250m_dclk_div>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 l3init_480m_dclk_div: l3init_480m_dclk_div@1ac {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_usb_m2_ck>;
  ti,max-div = <64>;
  reg = <0x01ac>;
  ti,index-power-of-two;
 };

 usb_otg_dclk_div: usb_otg_dclk_div@184 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&usb_otg_clkin_ck>;
  ti,max-div = <64>;
  reg = <0x0184>;
  ti,index-power-of-two;
 };

 sata_dclk_div: sata_dclk_div@1c0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&sys_clkin1>;
  ti,max-div = <64>;
  reg = <0x01c0>;
  ti,index-power-of-two;
 };

 pcie2_dclk_div: pcie2_dclk_div@1b8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_pcie_ref_m2_ck>;
  ti,max-div = <64>;
  reg = <0x01b8>;
  ti,index-power-of-two;
 };

 pcie_dclk_div: pcie_dclk_div@1b4 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&apll_pcie_m2_ck>;
  ti,max-div = <64>;
  reg = <0x01b4>;
  ti,index-power-of-two;
 };

 emu_dclk_div: emu_dclk_div@194 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&sys_clkin1>;
  ti,max-div = <64>;
  reg = <0x0194>;
  ti,index-power-of-two;
 };

 secure_32k_dclk_div: secure_32k_dclk_div@1c4 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&secure_32k_clk_src_ck>;
  ti,max-div = <64>;
  reg = <0x01c4>;
  ti,index-power-of-two;
 };

 clkoutmux0_clk_mux: clkoutmux0_clk_mux@158 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clk1_dclk_div>, <&sys_clk2_dclk_div>, <&per_abe_x1_dclk_div>, <&mpu_dclk_div>, <&dsp_gclk_div>, <&iva_dclk>, <&gpu_dclk>, <&core_dpll_out_dclk_div>, <&emif_phy_dclk_div>, <&gmac_250m_dclk_div>, <&video2_dclk_div>, <&video1_dclk_div>, <&hdmi_dclk_div>, <&func_96m_aon_dclk_div>, <&l3init_480m_dclk_div>, <&usb_otg_dclk_div>, <&sata_dclk_div>, <&pcie2_dclk_div>, <&pcie_dclk_div>, <&emu_dclk_div>, <&secure_32k_dclk_div>, <&eve_dclk_div>;
  reg = <0x0158>;
 };

 clkoutmux1_clk_mux: clkoutmux1_clk_mux@15c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clk1_dclk_div>, <&sys_clk2_dclk_div>, <&per_abe_x1_dclk_div>, <&mpu_dclk_div>, <&dsp_gclk_div>, <&iva_dclk>, <&gpu_dclk>, <&core_dpll_out_dclk_div>, <&emif_phy_dclk_div>, <&gmac_250m_dclk_div>, <&video2_dclk_div>, <&video1_dclk_div>, <&hdmi_dclk_div>, <&func_96m_aon_dclk_div>, <&l3init_480m_dclk_div>, <&usb_otg_dclk_div>, <&sata_dclk_div>, <&pcie2_dclk_div>, <&pcie_dclk_div>, <&emu_dclk_div>, <&secure_32k_dclk_div>, <&eve_dclk_div>;
  reg = <0x015c>;
 };

 clkoutmux2_clk_mux: clkoutmux2_clk_mux@160 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clk1_dclk_div>, <&sys_clk2_dclk_div>, <&per_abe_x1_dclk_div>, <&mpu_dclk_div>, <&dsp_gclk_div>, <&iva_dclk>, <&gpu_dclk>, <&core_dpll_out_dclk_div>, <&emif_phy_dclk_div>, <&gmac_250m_dclk_div>, <&video2_dclk_div>, <&video1_dclk_div>, <&hdmi_dclk_div>, <&func_96m_aon_dclk_div>, <&l3init_480m_dclk_div>, <&usb_otg_dclk_div>, <&sata_dclk_div>, <&pcie2_dclk_div>, <&pcie_dclk_div>, <&emu_dclk_div>, <&secure_32k_dclk_div>, <&eve_dclk_div>;
  reg = <0x0160>;
 };

 custefuse_sys_gfclk_div: custefuse_sys_gfclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&sys_clkin1>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 eve_clk: eve_clk@180 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&dpll_eve_m2_ck>, <&dpll_dsp_m3x2_ck>;
  reg = <0x0180>;
 };

 hdmi_dpll_clk_mux: hdmi_dpll_clk_mux@164 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&sys_clkin2>;
  reg = <0x0164>;
 };

 mlb_clk: mlb_clk@134 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&mlb_clkin_ck>;
  ti,max-div = <64>;
  reg = <0x0134>;
  ti,index-power-of-two;
 };

 mlbp_clk: mlbp_clk@130 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&mlbp_clkin_ck>;
  ti,max-div = <64>;
  reg = <0x0130>;
  ti,index-power-of-two;
 };

 per_abe_x1_gfclk2_div: per_abe_x1_gfclk2_div@138 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_m2_ck>;
  ti,max-div = <64>;
  reg = <0x0138>;
  ti,index-power-of-two;
 };

 timer_sys_clk_div: timer_sys_clk_div@144 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&sys_clkin1>;
  reg = <0x0144>;
  ti,max-div = <2>;
 };

 video1_dpll_clk_mux: video1_dpll_clk_mux@168 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&sys_clkin2>;
  reg = <0x0168>;
 };

 video2_dpll_clk_mux: video2_dpll_clk_mux@16c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&sys_clkin2>;
  reg = <0x016c>;
 };

 wkupaon_iclk_mux: wkupaon_iclk_mux@108 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&abe_lp_clk_div>;
  reg = <0x0108>;
 };
};

&cm_core_clocks {
 dpll_pcie_ref_ck: dpll_pcie_ref_ck@200 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin1>, <&sys_clkin1>;
  reg = <0x0200>, <0x0204>, <0x020c>, <0x0208>;
 };

 dpll_pcie_ref_m2ldo_ck: dpll_pcie_ref_m2ldo_ck@210 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_pcie_ref_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0210>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 apll_pcie_in_clk_mux: apll_pcie_in_clk_mux@4ae06118 {
  compatible = "ti,mux-clock";
  clocks = <&dpll_pcie_ref_m2ldo_ck>, <&pciesref_acs_clk_ck>;
  #clock-cells = <0>;
  reg = <0x021c 0x4>;
  ti,bit-shift = <7>;
 };

 apll_pcie_ck: apll_pcie_ck@21c {
  #clock-cells = <0>;
  compatible = "ti,dra7-apll-clock";
  clocks = <&apll_pcie_in_clk_mux>, <&dpll_pcie_ref_ck>;
  reg = <0x021c>, <0x0220>;
 };

 optfclk_pciephy_div: optfclk_pciephy_div@4a00821c {
  compatible = "ti,divider-clock";
  clocks = <&apll_pcie_ck>;
  #clock-cells = <0>;
  reg = <0x021c>;
  ti,dividers = <2>, <1>;
  ti,bit-shift = <8>;
  ti,max-div = <2>;
 };

 apll_pcie_clkvcoldo: apll_pcie_clkvcoldo {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&apll_pcie_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 apll_pcie_clkvcoldo_div: apll_pcie_clkvcoldo_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&apll_pcie_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 apll_pcie_m2_ck: apll_pcie_m2_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&apll_pcie_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_per_byp_mux: dpll_per_byp_mux@14c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&per_dpll_hs_clk_div>;
  ti,bit-shift = <23>;
  reg = <0x014c>;
 };

 dpll_per_ck: dpll_per_ck@140 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin1>, <&dpll_per_byp_mux>;
  reg = <0x0140>, <0x0144>, <0x014c>, <0x0148>;
 };

 dpll_per_m2_ck: dpll_per_m2_ck@150 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0150>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 func_96m_aon_dclk_div: func_96m_aon_dclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_usb_byp_mux: dpll_usb_byp_mux@18c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin1>, <&usb_dpll_hs_clk_div>;
  ti,bit-shift = <23>;
  reg = <0x018c>;
 };

 dpll_usb_ck: dpll_usb_ck@180 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-j-type-clock";
  clocks = <&sys_clkin1>, <&dpll_usb_byp_mux>;
  reg = <0x0180>, <0x0184>, <0x018c>, <0x0188>;
 };

 dpll_usb_m2_ck: dpll_usb_m2_ck@190 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_usb_ck>;
  ti,max-div = <127>;
  ti,autoidle-shift = <8>;
  reg = <0x0190>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_pcie_ref_m2_ck: dpll_pcie_ref_m2_ck@210 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_pcie_ref_ck>;
  ti,max-div = <127>;
  ti,autoidle-shift = <8>;
  reg = <0x0210>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_x2_ck: dpll_per_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_per_ck>;
 };

 dpll_per_h11x2_ck: dpll_per_h11x2_ck@158 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x0158>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_h12x2_ck: dpll_per_h12x2_ck@15c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x015c>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_h13x2_ck: dpll_per_h13x2_ck@160 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x0160>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_h14x2_ck: dpll_per_h14x2_ck@164 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <63>;
  ti,autoidle-shift = <8>;
  reg = <0x0164>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_m2x2_ck: dpll_per_m2x2_ck@150 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0150>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_usb_clkdcoldo: dpll_usb_clkdcoldo {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_usb_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 func_128m_clk: func_128m_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_h11x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 func_12m_fclk: func_12m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <16>;
 };

 func_24m_clk: func_24m_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 func_48m_fclk: func_48m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 func_96m_fclk: func_96m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 l3init_60m_fclk: l3init_60m_fclk@104 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_usb_m2_ck>;
  reg = <0x0104>;
  ti,dividers = <1>, <8>;
 };

 clkout2_clk: clkout2_clk@6b0 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&clkoutmux2_clk_mux>;
  ti,bit-shift = <8>;
  reg = <0x06b0>;
 };

 l3init_960m_gfclk: l3init_960m_gfclk@6c0 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll_usb_clkdcoldo>;
  ti,bit-shift = <8>;
  reg = <0x06c0>;
 };

 usb_phy1_always_on_clk32k: usb_phy1_always_on_clk32k@640 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&sys_32k_ck>;
  ti,bit-shift = <8>;
  reg = <0x0640>;
 };

 usb_phy2_always_on_clk32k: usb_phy2_always_on_clk32k@688 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&sys_32k_ck>;
  ti,bit-shift = <8>;
  reg = <0x0688>;
 };

 usb_phy3_always_on_clk32k: usb_phy3_always_on_clk32k@698 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&sys_32k_ck>;
  ti,bit-shift = <8>;
  reg = <0x0698>;
 };

 gpu_core_gclk_mux: gpu_core_gclk_mux@1220 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&dpll_core_h14x2_ck>, <&dpll_per_h14x2_ck>, <&dpll_gpu_m2_ck>;
  ti,bit-shift = <24>;
  reg = <0x1220>;
  assigned-clocks = <&gpu_core_gclk_mux>;
  assigned-clock-parents = <&dpll_gpu_m2_ck>;
 };

 gpu_hyd_gclk_mux: gpu_hyd_gclk_mux@1220 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&dpll_core_h14x2_ck>, <&dpll_per_h14x2_ck>, <&dpll_gpu_m2_ck>;
  ti,bit-shift = <26>;
  reg = <0x1220>;
  assigned-clocks = <&gpu_hyd_gclk_mux>;
  assigned-clock-parents = <&dpll_gpu_m2_ck>;
 };

 l3instr_ts_gclk_div: l3instr_ts_gclk_div@e50 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&wkupaon_iclk_mux>;
  ti,bit-shift = <24>;
  reg = <0x0e50>;
  ti,dividers = <8>, <16>, <32>;
 };

 vip1_gclk_mux: vip1_gclk_mux@1020 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&l3_iclk_div>, <&dpll_core_h23x2_ck>;
  ti,bit-shift = <24>;
  reg = <0x1020>;
 };

 vip2_gclk_mux: vip2_gclk_mux@1028 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&l3_iclk_div>, <&dpll_core_h23x2_ck>;
  ti,bit-shift = <24>;
  reg = <0x1028>;
 };

 vip3_gclk_mux: vip3_gclk_mux@1030 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&l3_iclk_div>, <&dpll_core_h23x2_ck>;
  ti,bit-shift = <24>;
  reg = <0x1030>;
 };
};

&cm_core_clockdomains {
 coreaon_clkdm: coreaon_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&dpll_usb_ck>;
 };
};

&scm_conf_clocks {
 dss_deshdcp_clk: dss_deshdcp_clk@558 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&l3_iclk_div>;
  ti,bit-shift = <0>;
  reg = <0x558>;
 };

       ehrpwm0_tbclk: ehrpwm0_tbclk@558 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&l4_root_clk_div>;
  ti,bit-shift = <20>;
  reg = <0x0558>;
 };

 ehrpwm1_tbclk: ehrpwm1_tbclk@558 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&l4_root_clk_div>;
  ti,bit-shift = <21>;
  reg = <0x0558>;
 };

 ehrpwm2_tbclk: ehrpwm2_tbclk@558 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&l4_root_clk_div>;
  ti,bit-shift = <22>;
  reg = <0x0558>;
 };

 sys_32k_ck: sys_32k_ck {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clk32_crystal_ck>, <&sys_clk32_pseudo_ck>, <&sys_clk32_pseudo_ck>, <&sys_clk32_pseudo_ck>;
  ti,bit-shift = <8>;
  reg = <0x6c4>;
 };
};

&cm_core_aon {
 mpu_cm: mpu-cm@300 {
  compatible = "ti,omap4-cm";
  reg = <0x300 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x300 0x100>;

  mpu_clkctrl: mpu-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };

 };

 dsp1_cm: dsp1-cm@400 {
  compatible = "ti,omap4-cm";
  reg = <0x400 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x400 0x100>;

  dsp1_clkctrl: dsp1-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };

 };

 ipu_cm: ipu-cm@500 {
  compatible = "ti,omap4-cm";
  reg = <0x500 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x500 0x100>;

  ipu1_clkctrl: ipu1-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
   assigned-clocks = <&ipu1_clkctrl ((0x20) - 0x20) 24>;
   assigned-clock-parents = <&dpll_core_h22x2_ck>;
  };

  ipu_clkctrl: ipu-clkctrl@50 {
   compatible = "ti,clkctrl";
   reg = <0x50 0x34>;
   #clock-cells = <2>;
  };

 };

 dsp2_cm: dsp2-cm@600 {
  compatible = "ti,omap4-cm";
  reg = <0x600 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x600 0x100>;

  dsp2_clkctrl: dsp2-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };

 };

 rtc_cm: rtc-cm@700 {
  compatible = "ti,omap4-cm";
  reg = <0x700 0x60>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x700 0x60>;

  rtc_clkctrl: rtc-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x28>;
   #clock-cells = <2>;
  };
 };

 vpe_cm: vpe-cm@760 {
  compatible = "ti,omap4-cm";
  reg = <0x760 0xc>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x760 0xc>;

  vpe_clkctrl: vpe-clkctrl@0 {
   compatible = "ti,clkctrl";
   reg = <0x0 0xc>;
   #clock-cells = <2>;
  };
 };

};

&cm_core {
 coreaon_cm: coreaon-cm@600 {
  compatible = "ti,omap4-cm";
  reg = <0x600 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x600 0x100>;

  coreaon_clkctrl: coreaon-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x1c>;
   #clock-cells = <2>;
  };
 };

 l3main1_cm: l3main1-cm@700 {
  compatible = "ti,omap4-cm";
  reg = <0x700 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x700 0x100>;

  l3main1_clkctrl: l3main1-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x74>;
   #clock-cells = <2>;
  };

 };

 ipu2_cm: ipu2-cm@900 {
  compatible = "ti,omap4-cm";
  reg = <0x900 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x900 0x100>;

  ipu2_clkctrl: ipu2-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };

 };

 dma_cm: dma-cm@a00 {
  compatible = "ti,omap4-cm";
  reg = <0xa00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xa00 0x100>;

  dma_clkctrl: dma-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 emif_cm: emif-cm@b00 {
  compatible = "ti,omap4-cm";
  reg = <0xb00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xb00 0x100>;

  emif_clkctrl: emif-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 atl_cm: atl-cm@c00 {
  compatible = "ti,omap4-cm";
  reg = <0xc00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xc00 0x100>;

  atl_clkctrl: atl-clkctrl@0 {
   compatible = "ti,clkctrl";
   reg = <0x0 0x4>;
   #clock-cells = <2>;
  };
 };

 l4cfg_cm: l4cfg-cm@d00 {
  compatible = "ti,omap4-cm";
  reg = <0xd00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xd00 0x100>;

  l4cfg_clkctrl: l4cfg-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x84>;
   #clock-cells = <2>;
  };
 };

 l3instr_cm: l3instr-cm@e00 {
  compatible = "ti,omap4-cm";
  reg = <0xe00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xe00 0x100>;

  l3instr_clkctrl: l3instr-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0xc>;
   #clock-cells = <2>;
  };
 };

 cam_cm: cam-cm@1000 {
  compatible = "ti,omap4-cm";
  reg = <0x1000 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1000 0x100>;

  cam_clkctrl: cam-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x2c>;
   #clock-cells = <2>;
  };
 };

 dss_cm: dss-cm@1100 {
  compatible = "ti,omap4-cm";
  reg = <0x1100 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1100 0x100>;

  dss_clkctrl: dss-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x14>;
   #clock-cells = <2>;
  };
 };

 gpu_cm: gpu-cm@1200 {
  compatible = "ti,omap4-cm";
  reg = <0x1200 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1200 0x100>;

  gpu_clkctrl: gpu-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l3init_cm: l3init-cm@1300 {
  compatible = "ti,omap4-cm";
  reg = <0x1300 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1300 0x100>;

  l3init_clkctrl: l3init-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x6c>, <0xe0 0x14>;
   #clock-cells = <2>;
  };

  pcie_clkctrl: pcie-clkctrl@b0 {
   compatible = "ti,clkctrl";
   reg = <0xb0 0xc>;
   #clock-cells = <2>;
  };

  gmac_clkctrl: gmac-clkctrl@d0 {
   compatible = "ti,clkctrl";
   reg = <0xd0 0x4>;
   #clock-cells = <2>;
  };

 };

 l4per_cm: l4per-cm@1700 {
  compatible = "ti,omap4-cm";
  reg = <0x1700 0x300>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1700 0x300>;

  l4per_clkctrl: l4per-clkctrl@28 {
   compatible = "ti,clkctrl";
   reg = <0x28 0x64>, <0xa0 0x24>, <0xf0 0x3c>, <0x140 0x1c>, <0x170 0x4>;
   #clock-cells = <2>;

   assigned-clocks = <&l4per2_clkctrl ((0x168) - 0xc) 24>;
   assigned-clock-parents = <&abe_24m_fclk>;
  };

  l4sec_clkctrl: l4sec-clkctrl@1a0 {
   compatible = "ti,clkctrl";
   reg = <0x1a0 0x2c>;
   #clock-cells = <2>;
  };

  l4per2_clkctrl: l4per2-clkctrl@c {
   compatible = "ti,clkctrl";
   reg = <0xc 0x4>, <0x18 0xc>, <0x90 0xc>, <0xc4 0x4>, <0x138 0x4>, <0x160 0xc>, <0x178 0x24>, <0x1d0 0x3c>;
   #clock-cells = <2>;
  };

  l4per3_clkctrl: l4per3-clkctrl@14 {
   compatible = "ti,clkctrl";
   reg = <0x14 0x4>, <0xc8 0x14>, <0x130 0x4>;
   #clock-cells = <2>;
  };
 };

};

&prm {
 wkupaon_cm: wkupaon-cm@1800 {
  compatible = "ti,omap4-cm";
  reg = <0x1800 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1800 0x100>;

  wkupaon_clkctrl: wkupaon-clkctrl@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x6c>;
   #clock-cells = <2>;
  };
 };
};
# 1085 "arch/arm/boot/dts/dra7.dtsi" 2

&prm {
 prm_dsp1: prm@400 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0x400 0x100>;
  #reset-cells = <1>;
 };

 prm_ipu: prm@500 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0x500 0x100>;
  #reset-cells = <1>;
 };

 prm_core: prm@700 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0x700 0x100>;
  #reset-cells = <1>;
 };

 prm_iva: prm@f00 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0xf00 0x100>;
 };

 prm_dsp2: prm@1b00 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0x1b00 0x40>;
  #reset-cells = <1>;
 };

 prm_eve1: prm@1b40 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0x1b40 0x40>;
 };

 prm_eve2: prm@1b80 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0x1b80 0x40>;
 };

 prm_eve3: prm@1bc0 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0x1bc0 0x40>;
 };

 prm_eve4: prm@1c00 {
  compatible = "ti,dra7-prm-inst", "ti,omap-prm-inst";
  reg = <0x1c00 0x60>;
 };
};


&timer1_target {
 ti,no-reset-on-init;
 ti,no-idle;
 timer@0 {
  assigned-clocks = <&wkupaon_clkctrl ((0x40) - 0x20) 24>;
  assigned-clock-parents = <&sys_32k_ck>;
 };
};


&timer15_target {
 ti,no-reset-on-init;
 ti,no-idle;
 timer@0 {
  assigned-clocks = <&l4per3_clkctrl ((0xd8) - 0x14) 24>;
  assigned-clock-parents = <&timer_sys_clk_div>;
 };
};

&timer16_target {
 ti,no-reset-on-init;
 ti,no-idle;
 timer@0 {
  assigned-clocks = <&l4per3_clkctrl ((0x130) - 0x14) 24>;
  assigned-clock-parents = <&timer_sys_clk_div>;
 };
};
# 9 "arch/arm/boot/dts/dra74x.dtsi" 2

/ {
 compatible = "ti,dra742", "ti,dra74", "ti,dra7";

 cpus {
  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <1>;
   operating-points-v2 = <&cpu0_opp_table>;

   clocks = <&dpll_mpu_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;


   #cooling-cells = <2>;

   vbb-supply = <&abb_mpu>;
  };
 };

 aliases {
  rproc0 = &ipu1;
  rproc1 = &ipu2;
  rproc2 = &dsp1;
  rproc3 = &dsp2;
 };

 pmu {
  compatible = "arm,cortex-a15-pmu";
  interrupt-parent = <&wakeupgen>;
  interrupts = <0 131 4>,
        <0 132 4>;
 };

 ocp {
  dsp2_system: dsp_system@41500000 {
   compatible = "syscon";
   reg = <0x41500000 0x100>;
  };


  target-module@41501000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x41501000 0x4>,
         <0x41501010 0x4>,
         <0x41501014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   clocks = <&dsp2_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   resets = <&prm_dsp2 1>;
   reset-names = "rstctrl";
   ranges = <0x0 0x41501000 0x1000>;
   #size-cells = <1>;
   #address-cells = <1>;

   mmu0_dsp2: mmu@0 {
    compatible = "ti,dra7-dsp-iommu";
    reg = <0x0 0x100>;
    interrupts = <0 146 4>;
    #iommu-cells = <0>;
    ti,syscon-mmuconfig = <&dsp2_system 0x0>;
   };
  };

  target-module@41502000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x41502000 0x4>,
         <0x41502010 0x4>,
         <0x41502014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;

   clocks = <&dsp2_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   resets = <&prm_dsp2 1>;
   reset-names = "rstctrl";
   ranges = <0x0 0x41502000 0x1000>;
   #size-cells = <1>;
   #address-cells = <1>;

   mmu1_dsp2: mmu@0 {
    compatible = "ti,dra7-dsp-iommu";
    reg = <0x0 0x100>;
    interrupts = <0 147 4>;
    #iommu-cells = <0>;
    ti,syscon-mmuconfig = <&dsp2_system 0x1>;
   };
  };

  dsp2: dsp@41000000 {
   compatible = "ti,dra7-dsp";
   reg = <0x41000000 0x48000>,
         <0x41600000 0x8000>,
         <0x41700000 0x8000>;
   reg-names = "l2ram", "l1pram", "l1dram";
   ti,bootreg = <&scm_conf 0x560 10>;
   iommus = <&mmu0_dsp2>, <&mmu1_dsp2>;
   status = "disabled";
   resets = <&prm_dsp2 0>;
   clocks = <&dsp2_clkctrl ((0x20) - 0x20) 0>;
   firmware-name = "dra7-dsp2-fw.xe66";
  };
 };
};

&cpu0_opp_table {
 opp-shared;
};

&dss {
 reg = <0 0x80>,
       <0x4054 0x4>,
       <0x4300 0x20>,
       <0x9054 0x4>,
       <0x9300 0x20>;
 reg-names = "dss", "pll1_clkctrl", "pll1",
      "pll2_clkctrl", "pll2";

 clocks = <&dss_clkctrl ((0x20) - 0x20) 8>,
   <&dss_clkctrl ((0x20) - 0x20) 12>,
   <&dss_clkctrl ((0x20) - 0x20) 13>;
 clock-names = "fck", "video1_clk", "video2_clk";
};

&mailbox5 {
 mbox_ipu1_ipc3x: mbox-ipu1-ipc3x {
  ti,mbox-tx = <6 2 2>;
  ti,mbox-rx = <4 2 2>;
  status = "disabled";
 };
 mbox_dsp1_ipc3x: mbox-dsp1-ipc3x {
  ti,mbox-tx = <5 2 2>;
  ti,mbox-rx = <1 2 2>;
  status = "disabled";
 };
};

&mailbox6 {
 mbox_ipu2_ipc3x: mbox-ipu2-ipc3x {
  ti,mbox-tx = <6 2 2>;
  ti,mbox-rx = <4 2 2>;
  status = "disabled";
 };
 mbox_dsp2_ipc3x: mbox-dsp2-ipc3x {
  ti,mbox-tx = <5 2 2>;
  ti,mbox-rx = <1 2 2>;
  status = "disabled";
 };
};

&pcie1_rc {
 compatible = "ti,dra746-pcie-rc", "ti,dra7-pcie";
};

&pcie1_ep {
 compatible = "ti,dra746-pcie-ep", "ti,dra7-pcie-ep";
};

&pcie2_rc {
 compatible = "ti,dra746-pcie-rc", "ti,dra7-pcie";
};

&l4_per3 {
 segment@0 {
  usb4_tm: target-module@140000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x140000 0x4>,
         <0x140010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 16)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3init_clkctrl ((0x50) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x140000 0x20000>;

   omap_dwc3_4: omap_dwc3_4@0 {
    compatible = "ti,dwc3";
    reg = <0 0x10000>;
    interrupts = <0 346 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    utmi-mode = <2>;
    ranges;
    status = "disabled";
    usb4: usb@10000 {
     compatible = "snps,dwc3";
     reg = <0x10000 0x17000>;
     interrupts = <0 345 4>,
           <0 345 4>,
           <0 346 4>;
     interrupt-names = "peripheral",
         "host",
         "otg";
     maximum-speed = "high-speed";
     dr_mode = "otg";
    };
   };
  };
 };

 target-module@190000 {
  compatible = "ti,sysc-omap4", "ti,sysc";
  reg = <0x190010 0x4>;
  reg-names = "sysc";
  ti,sysc-midle = <0>,
    <1>,
    <2>;
  ti,sysc-sidle = <0>,
    <1>,
    <2>;
  clocks = <&cam_clkctrl ((0x28) - 0x20) 0>;
  clock-names = "fck";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x190000 0x10000>;

  vip2: vip@0 {
   compatible = "ti,dra7-vip2";
   reg = <0x0000 0x114>,
         <0x5500 0xd8>,
         <0x5700 0x18>,
         <0x5800 0x80>,
         <0x5a00 0xd8>,
         <0x5c00 0x18>,
         <0x5d00 0x80>,
         <0xd000 0x400>;
   reg-names = "vip",
        "parser0",
        "csc0",
        "sc0",
        "parser1",
        "csc1",
        "sc1",
        "vpdma";
   interrupts = <0 352 4>,
         <0 393 4>;

   ti,vip-clk-polarity = <&scm_conf 0x534>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    vin3a: port@0 {
     reg = <0>;
    };
    vin4a: port@1 {
     reg = <1>;
    };
    vin3b: port@2 {
     reg = <2>;
    };
    vin4b: port@3 {
     reg = <3>;
    };
   };
  };
 };

 target-module@1b0000 {
  compatible = "ti,sysc-omap4", "ti,sysc";
  reg = <0x1b0000 0x4>,
        <0x1b0010 0x4>;
  reg-names = "rev", "sysc";
  ti,sysc-midle = <0>,
    <1>,
    <2>;
  ti,sysc-sidle = <0>,
    <1>,
    <2>;
  clocks = <&cam_clkctrl ((0x30) - 0x20) 0>;
  clock-names = "fck";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x1b0000 0x10000>;

  vip3: vip@0 {
   compatible = "ti,dra7-vip3";
   reg = <0x0000 0x114>,
         <0x5500 0xd8>,
         <0x5700 0x18>,
         <0x5800 0x80>,
         <0x5a00 0xd8>,
         <0x5c00 0x18>,
         <0x5d00 0x80>,
         <0xd000 0x400>;
   reg-names = "vip",
        "parser0",
        "csc0",
        "sc0",
        "parser1",
        "csc1",
        "sc1",
        "vpdma";
   interrupts = <0 353 4>,
         <0 394 4>;

   ti,vip-clk-polarity = <&scm_conf 0x534>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    vin5a: port@0 {
     reg = <0>;
    };
    vin6a: port@1 {
     reg = <1>;
    };
   };
  };
 };
};
# 7 "arch/arm/boot/dts/dra76x.dtsi" 2

/ {
 compatible = "ti,dra762", "ti,dra7";

 ocp {
  target-module@42c01900 {
   compatible = "ti,sysc-dra7-mcan", "ti,sysc";
   ranges = <0x0 0x42c00000 0x2000>;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x42c01900 0x4>,
         <0x42c01904 0x4>,
         <0x42c01908 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 0) |
      (1 << 4))>;
   ti,syss-mask = <1>;
   clocks = <&wkupaon_clkctrl ((0xa0) - 0x20) 0>;
   clock-names = "fck";

   m_can0: mcan@1a00 {
    compatible = "bosch,m_can";
    reg = <0x1a00 0x4000>, <0x0 0x18FC>;
    reg-names = "m_can", "message_ram";
    interrupt-parent = <&gic>;
    interrupts = <0 67 4>,
          <0 68 4>;
    interrupt-names = "int0", "int1";
    clocks = <&l3_iclk_div>, <&mcan_clk>;
    clock-names = "hclk", "cclk";
    bosch,mram-cfg = <0x0 0 0 32 0 0 1 1>;
   };
  };
 };

};

&l4_per3 {
 target-module@1b0000 {
  compatible = "ti,sysc-omap4", "ti,sysc";
  reg = <0x1b0000 0x4>,
        <0x1b0010 0x4>;
  reg-names = "rev", "sysc";
  ti,sysc-midle = <0>,
    <1>;
  ti,sysc-sidle = <0>,
    <1>;
  clocks = <&cam_clkctrl ((0x30) - 0x20) 0>;
  clock-names = "fck";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x1b0000 0x10000>;

  cal: cal@0 {
   compatible = "ti,dra76-cal";
   reg = <0x0000 0x400>,
         <0x0800 0x40>,
         <0x0900 0x40>;
   reg-names = "cal_top",
        "cal_rx_core0",
        "cal_rx_core1";
   interrupts = <0 353 4>;
   ti,camerrx-control = <&scm_conf 0x6dc>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    csi2_0: port@0 {
     reg = <0>;
    };
    csi2_1: port@1 {
     reg = <1>;
    };
   };
  };
 };
};





&vip3 {
 status = "disabled";
};

&scm_conf_clocks {
 dpll_gmac_h14x2_ctrl_ck: dpll_gmac_h14x2_ctrl_ck@3fc {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_gmac_x2_ck>;
  ti,max-div = <63>;
  reg = <0x03fc>;
  ti,bit-shift=<20>;
  ti,latch-bit=<26>;
  assigned-clocks = <&dpll_gmac_h14x2_ctrl_ck>;
  assigned-clock-rates = <80000000>;
 };

 dpll_gmac_h14x2_ctrl_mux_ck: dpll_gmac_h14x2_ctrl_mux_ck@3fc {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&dpll_gmac_ck>, <&dpll_gmac_h14x2_ctrl_ck>;
  reg = <0x3fc>;
  ti,bit-shift = <29>;
  ti,latch-bit=<26>;
  assigned-clocks = <&dpll_gmac_h14x2_ctrl_mux_ck>;
  assigned-clock-parents = <&dpll_gmac_h14x2_ctrl_ck>;
 };

 mcan_clk: mcan_clk@3fc {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll_gmac_h14x2_ctrl_mux_ck>;
  ti,bit-shift = <27>;
  reg = <0x3fc>;
 };
};

&rtctarget {
 status = "disabled";
};

&usb4_tm {
 status = "disabled";
};

&mmc3 {

 max-frequency = <96000000>;
};

&cpu0_opp_table {
 opp_plus@1800000000 {
  opp-hz = /bits/ 64 <1800000000>;
  opp-microvolt = <1250000 950000 1250000>,
    <1250000 950000 1250000>;
  opp-supported-hw = <0xFF 0x08>;
 };
};

&opp_supply_mpu {
 ti,efuse-settings = <

 1060000 0x0
 1160000 0x4
 1210000 0x8
 1250000 0xC
 >;
};

&abb_mpu {
 ti,abb_info = <

 1060000 0 0x0 0 0x02000000 0x01F00000
 1160000 0 0x4 0 0x02000000 0x01F00000
 1210000 0 0x8 0 0x02000000 0x01F00000
 1250000 0 0xC 0 0x02000000 0x01F00000
 >;
};
# 8 "arch/arm/boot/dts/dra76-evm.dts" 2
# 1 "arch/arm/boot/dts/dra7-evm-common.dtsi" 1





# 1 "arch/arm/boot/dts/dra74-ipu-dsp-common.dtsi" 1





# 1 "arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi" 1





&mailbox5 {
 status = "okay";
 mbox_ipu1_ipc3x: mbox-ipu1-ipc3x {
  status = "okay";
 };
 mbox_dsp1_ipc3x: mbox-dsp1-ipc3x {
  status = "okay";
 };
};

&mailbox6 {
 status = "okay";
 mbox_ipu2_ipc3x: mbox-ipu2-ipc3x {
  status = "okay";
 };
};

&ipu2 {
 mboxes = <&mailbox6 &mbox_ipu2_ipc3x>;
 ti,timers = <&timer3>;
 ti,watchdog-timers = <&timer4>, <&timer9>;
};

&ipu1 {
 mboxes = <&mailbox5 &mbox_ipu1_ipc3x>;
 ti,timers = <&timer11>;
 ti,watchdog-timers = <&timer7>, <&timer8>;
};

&dsp1 {
 mboxes = <&mailbox5 &mbox_dsp1_ipc3x>;
 ti,timers = <&timer5>;
 ti,watchdog-timers = <&timer10>;
};
# 7 "arch/arm/boot/dts/dra74-ipu-dsp-common.dtsi" 2

&mailbox6 {
 mbox_dsp2_ipc3x: mbox-dsp2-ipc3x {
  status = "okay";
 };
};

&dsp2 {
 mboxes = <&mailbox6 &mbox_dsp2_ipc3x>;
 ti,timers = <&timer6>;
 ti,watchdog-timers = <&timer13>;
};
# 7 "arch/arm/boot/dts/dra7-evm-common.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm/boot/dts/dra7-evm-common.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/ti-dra7-atl.h" 1
# 9 "arch/arm/boot/dts/dra7-evm-common.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 10 "arch/arm/boot/dts/dra7-evm-common.dtsi" 2

/ {
 chosen {
  stdout-path = &uart1;
 };

 extcon_usb1: extcon_usb1 {
  compatible = "linux,extcon-usb-gpio";
  id-gpio = <&pcf_gpio_21 1 0>;
 };

 extcon_usb2: extcon_usb2 {
  compatible = "linux,extcon-usb-gpio";
  id-gpio = <&pcf_gpio_21 2 0>;
 };

 sound0: sound0 {
  compatible = "simple-audio-card";
  simple-audio-card,name = "DRA7xx-EVM";
  simple-audio-card,widgets =
   "Headphone", "Headphone Jack",
   "Line", "Line Out",
   "Microphone", "Mic Jack",
   "Line", "Line In";
  simple-audio-card,routing =
   "Headphone Jack", "HPLOUT",
   "Headphone Jack", "HPROUT",
   "Line Out", "LLOUT",
   "Line Out", "RLOUT",
   "MIC3L", "Mic Jack",
   "MIC3R", "Mic Jack",
   "Mic Jack", "Mic Bias",
   "LINE1L", "Line In",
   "LINE1R", "Line In";
  simple-audio-card,format = "dsp_b";
  simple-audio-card,bitclock-master = <&sound0_master>;
  simple-audio-card,frame-master = <&sound0_master>;
  simple-audio-card,bitclock-inversion;

  sound0_master: simple-audio-card,cpu {
   sound-dai = <&mcasp3>;
   system-clock-frequency = <5644800>;
  };

  simple-audio-card,codec {
   sound-dai = <&tlv320aic3106>;
   clocks = <&atl_clkin2_ck>;
  };
 };

 leds {
  compatible = "gpio-leds";
  led0 {
   label = "dra7:usr1";
   gpios = <&pcf_lcd 4 1>;
   default-state = "off";
  };

  led1 {
   label = "dra7:usr2";
   gpios = <&pcf_lcd 5 1>;
   default-state = "off";
  };

  led2 {
   label = "dra7:usr3";
   gpios = <&pcf_lcd 6 1>;
   default-state = "off";
  };

  led3 {
   label = "dra7:usr4";
   gpios = <&pcf_lcd 7 1>;
   default-state = "off";
  };
 };

 gpio_keys {
  compatible = "gpio-keys";
  #address-cells = <1>;
  #size-cells = <0>;
  autorepeat;

  USER1 {
   label = "btnUser1";
   linux,code = <0x100>;
   gpios = <&pcf_lcd 2 1>;
  };

  USER2 {
   label = "btnUser2";
   linux,code = <0x101>;
   gpios = <&pcf_lcd 3 1>;
  };
 };

 clk_ov10633_fixed: clk-ov10633-fixed {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
 };
};

&i2c3 {
 status = "okay";
 clock-frequency = <400000>;
};

&mcspi1 {
 status = "okay";
};

&mcspi2 {
 status = "okay";
};

&uart1 {
 status = "okay";
 interrupts-extended = <&crossbar_mpu 0 67 4>,
         <&dra7_pmx_core 0x3e0>;
};

&uart2 {
 status = "okay";
};

&uart3 {
 status = "okay";
};

&qspi {
 status = "okay";

 spi-max-frequency = <76800000>;
 m25p80@0 {
  compatible = "s25fl256s1";
  spi-max-frequency = <76800000>;
  reg = <0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  #address-cells = <1>;
  #size-cells = <1>;






  partition@0 {
   label = "QSPI.SPL";
   reg = <0x00000000 0x000010000>;
  };
  partition@1 {
   label = "QSPI.SPL.backup1";
   reg = <0x00010000 0x00010000>;
  };
  partition@2 {
   label = "QSPI.SPL.backup2";
   reg = <0x00020000 0x00010000>;
  };
  partition@3 {
   label = "QSPI.SPL.backup3";
   reg = <0x00030000 0x00010000>;
  };
  partition@4 {
   label = "QSPI.u-boot";
   reg = <0x00040000 0x00100000>;
  };
  partition@5 {
   label = "QSPI.u-boot-spl-os";
   reg = <0x00140000 0x00080000>;
  };
  partition@6 {
   label = "QSPI.u-boot-env";
   reg = <0x001c0000 0x00010000>;
  };
  partition@7 {
   label = "QSPI.u-boot-env.backup1";
   reg = <0x001d0000 0x0010000>;
  };
  partition@8 {
   label = "QSPI.kernel";
   reg = <0x001e0000 0x0800000>;
  };
  partition@9 {
   label = "QSPI.file-system";
   reg = <0x009e0000 0x01620000>;
  };
 };
};

&omap_dwc3_1 {
 extcon = <&extcon_usb1>;
};

&usb1 {
 dr_mode = "otg";
 extcon = <&extcon_usb1>;
};

&omap_dwc3_2 {
 extcon = <&extcon_usb2>;
};

&usb2 {
 dr_mode = "host";
 extcon = <&extcon_usb2>;
};

&atl {
 assigned-clocks = <&abe_dpll_sys_clk_mux>,
     <&atl_clkctrl ((0x0) - 0x0) 26>,
     <&dpll_abe_ck>,
     <&dpll_abe_m2x2_ck>,
     <&atl_clkin2_ck>;
 assigned-clock-parents = <&sys_clkin2>, <&dpll_abe_m2_ck>;
 assigned-clock-rates = <0>, <0>, <180633600>, <361267200>, <5644800>;

 status = "okay";

 atl2 {
  bws = <3>;
  aws = <4>;
 };
};

&mcasp3 {
 #sound-dai-cells = <0>;

 assigned-clocks = <&l4per2_clkctrl ((0x168) - 0xc) 24>;
 assigned-clock-parents = <&atl_clkin2_ck>;

 status = "okay";

 op-mode = <0>;
 tdm-slots = <2>;

 serial-dir = <
  1 2 0 0
 >;
 tx-num-evt = <32>;
 rx-num-evt = <32>;
};

&pcie1_rc {
 status = "okay";
};

&mmc4 {
 bus-width = <4>;
 cap-power-off-card;
 keep-power-in-suspend;
 non-removable;
 #address-cells = <1>;
 #size-cells = <0>;
 wifi@2 {
  compatible = "ti,wl1835";
  reg = <2>;
  interrupt-parent = <&gpio5>;
  interrupts = <7 1>;
 };
};
# 9 "arch/arm/boot/dts/dra76-evm.dts" 2
# 1 "arch/arm/boot/dts/dra76x-mmc-iodelay.dtsi" 1
# 29 "arch/arm/boot/dts/dra76x-mmc-iodelay.dtsi"
&dra7_pmx_core {
 mmc1_pins_default: mmc1_pins_default {
  pinctrl-single,pins = <
   (((0x3754) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x0)
   (((0x3758) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x0)
   (((0x375c) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x0)
   (((0x3760) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x0)
   (((0x3764) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x0)
   (((0x3768) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x0)
  >;
 };

 mmc1_pins_hs: mmc1_pins_hs {
  pinctrl-single,pins = <
   (((0x3754) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xb << 4)) | 0x0)
   (((0x3758) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xb << 4)) | 0x0)
   (((0x375c) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xb << 4)) | 0x0)
   (((0x3760) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xb << 4)) | 0x0)
   (((0x3764) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xb << 4)) | 0x0)
   (((0x3768) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xb << 4)) | 0x0)
  >;
 };

 mmc1_pins_sdr50: mmc1_pins_sdr50 {
  pinctrl-single,pins = <
   (((0x3754) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xa << 4)) | 0x0)
   (((0x3758) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xa << 4)) | 0x0)
   (((0x375c) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xa << 4)) | 0x0)
   (((0x3760) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xa << 4)) | 0x0)
   (((0x3764) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xa << 4)) | 0x0)
   (((0x3768) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | ((1 << 8) | (0xa << 4)) | 0x0)
  >;
 };

 mmc1_pins_ddr50: mmc1_pins_ddr50 {
  pinctrl-single,pins = <
   (((0x3754) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0)
   (((0x3758) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0)
   (((0x375c) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0)
   (((0x3760) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0)
   (((0x3764) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0)
   (((0x3768) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0)
  >;
 };

 mmc2_pins_default: mmc2_pins_default {
  pinctrl-single,pins = <
   (((0x349c) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x34b0) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x34a0) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x34a4) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x34a8) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x34ac) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x348c) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x3490) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x3494) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
   (((0x3498) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | 0x1)
  >;
 };

 mmc2_pins_hs200: mmc2_pins_hs200 {
  pinctrl-single,pins = <
   (((0x349c) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x34b0) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x34a0) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x34a4) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x34a8) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x34ac) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x348c) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x3490) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x3494) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
   (((0x3498) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x1)
  >;
 };

 mmc3_pins_default: mmc3_pins_default {
  pinctrl-single,pins = <
   (((0x377c) & 0xffff) - 0x3400) ((((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0))
   (((0x3780) & 0xffff) - 0x3400) ((((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0))
   (((0x3784) & 0xffff) - 0x3400) ((((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0))
   (((0x3788) & 0xffff) - 0x3400) ((((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0))
   (((0x378c) & 0xffff) - 0x3400) ((((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0))
   (((0x3790) & 0xffff) - 0x3400) ((((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x0))
  >;
 };

 mmc4_pins_hs: mmc4_pins_hs {
  pinctrl-single,pins = <
   (((0x37e8) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x3)
   (((0x37ec) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x3)
   (((0x37f0) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x3)
   (((0x37f4) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x3)
   (((0x37f8) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x3)
   (((0x37fc) & 0xffff) - 0x3400) (((0 << 16) | (1 << 18) | (1 << 17)) | (1 << 8) | 0x3)
  >;
 };
};

&dra7_iodelay_core {


 mmc1_iodelay_ddr_conf: mmc1_iodelay_ddr_conf {
  pinctrl-pin-array = <
   0x618 ((489) & 0xffff) ((0) & 0xffff)
   0x624 ((0) & 0xffff) ((0) & 0xffff)
   0x630 ((374) & 0xffff) ((0) & 0xffff)
   0x63c ((31) & 0xffff) ((0) & 0xffff)
   0x648 ((56) & 0xffff) ((0) & 0xffff)
   0x654 ((0) & 0xffff) ((0) & 0xffff)
   0x620 ((1355) & 0xffff) ((0) & 0xffff)
   0x628 ((0) & 0xffff) ((0) & 0xffff)
   0x62c ((0) & 0xffff) ((0) & 0xffff)
   0x634 ((0) & 0xffff) ((0) & 0xffff)
   0x638 ((0) & 0xffff) ((4) & 0xffff)
   0x640 ((0) & 0xffff) ((0) & 0xffff)
   0x644 ((0) & 0xffff) ((0) & 0xffff)
   0x64c ((0) & 0xffff) ((0) & 0xffff)
   0x650 ((0) & 0xffff) ((0) & 0xffff)
   0x658 ((0) & 0xffff) ((0) & 0xffff)
   0x65c ((0) & 0xffff) ((0) & 0xffff)
  >;
 };


 mmc1_iodelay_sdr104_conf: mmc1_iodelay_sdr104_conf {
  pinctrl-pin-array = <
   0x620 ((892) & 0xffff) ((0) & 0xffff)
   0x628 ((0) & 0xffff) ((0) & 0xffff)
   0x62c ((0) & 0xffff) ((0) & 0xffff)
   0x634 ((0) & 0xffff) ((0) & 0xffff)
   0x638 ((0) & 0xffff) ((0) & 0xffff)
   0x640 ((0) & 0xffff) ((0) & 0xffff)
   0x644 ((0) & 0xffff) ((0) & 0xffff)
   0x64c ((0) & 0xffff) ((0) & 0xffff)
   0x650 ((0) & 0xffff) ((0) & 0xffff)
   0x658 ((0) & 0xffff) ((0) & 0xffff)
   0x65c ((0) & 0xffff) ((0) & 0xffff)
  >;
 };


 mmc2_iodelay_hs200_conf: mmc2_iodelay_hs200_conf {
  pinctrl-pin-array = <
   0x190 ((384) & 0xffff) ((0) & 0xffff)
   0x194 ((350) & 0xffff) ((174) & 0xffff)
   0x1a8 ((410) & 0xffff) ((0) & 0xffff)
   0x1ac ((335) & 0xffff) ((0) & 0xffff)
   0x1b4 ((468) & 0xffff) ((0) & 0xffff)
   0x1b8 ((339) & 0xffff) ((0) & 0xffff)
   0x1c0 ((676) & 0xffff) ((0) & 0xffff)
   0x1c4 ((219) & 0xffff) ((0) & 0xffff)
   0x1d0 ((1062) & 0xffff) ((154) & 0xffff)
   0x1d8 ((640) & 0xffff) ((0) & 0xffff)
   0x1dc ((150) & 0xffff) ((0) & 0xffff)
   0x1e4 ((356) & 0xffff) ((0) & 0xffff)
   0x1e8 ((150) & 0xffff) ((0) & 0xffff)
   0x1f0 ((579) & 0xffff) ((0) & 0xffff)
   0x1f4 ((200) & 0xffff) ((0) & 0xffff)
   0x1fc ((435) & 0xffff) ((0) & 0xffff)
   0x200 ((236) & 0xffff) ((0) & 0xffff)
   0x364 ((759) & 0xffff) ((0) & 0xffff)
   0x368 ((372) & 0xffff) ((0) & 0xffff)
       >;
 };


 mmc3_iodelay_manual1_conf: mmc3_iodelay_manual1_conf {
  pinctrl-pin-array = <
   0x678 ((0) & 0xffff) ((386) & 0xffff)
   0x680 ((605) & 0xffff) ((0) & 0xffff)
   0x684 ((0) & 0xffff) ((0) & 0xffff)
   0x688 ((0) & 0xffff) ((0) & 0xffff)
   0x68c ((0) & 0xffff) ((0) & 0xffff)
   0x690 ((171) & 0xffff) ((0) & 0xffff)
   0x694 ((0) & 0xffff) ((0) & 0xffff)
   0x698 ((0) & 0xffff) ((0) & 0xffff)
   0x69c ((221) & 0xffff) ((0) & 0xffff)
   0x6a0 ((0) & 0xffff) ((0) & 0xffff)
   0x6a4 ((0) & 0xffff) ((0) & 0xffff)
   0x6a8 ((0) & 0xffff) ((0) & 0xffff)
   0x6ac ((0) & 0xffff) ((0) & 0xffff)
   0x6b0 ((0) & 0xffff) ((0) & 0xffff)
   0x6b4 ((474) & 0xffff) ((0) & 0xffff)
   0x6b8 ((0) & 0xffff) ((0) & 0xffff)
   0x6bc ((0) & 0xffff) ((0) & 0xffff)
  >;
 };


 mmc3_iodelay_sdr50_conf: mmc3_iodelay_sdr50_conf {
  pinctrl-pin-array = <
   0x678 ((852) & 0xffff) ((0) & 0xffff)
   0x680 ((94) & 0xffff) ((0) & 0xffff)
   0x684 ((122) & 0xffff) ((0) & 0xffff)
   0x688 ((0) & 0xffff) ((0) & 0xffff)
   0x68c ((0) & 0xffff) ((0) & 0xffff)
   0x690 ((91) & 0xffff) ((0) & 0xffff)
   0x694 ((0) & 0xffff) ((0) & 0xffff)
   0x698 ((0) & 0xffff) ((0) & 0xffff)
   0x69c ((57) & 0xffff) ((0) & 0xffff)
   0x6a0 ((0) & 0xffff) ((0) & 0xffff)
   0x6a4 ((0) & 0xffff) ((0) & 0xffff)
   0x6a8 ((0) & 0xffff) ((0) & 0xffff)
   0x6ac ((0) & 0xffff) ((0) & 0xffff)
   0x6b0 ((0) & 0xffff) ((0) & 0xffff)
   0x6b4 ((375) & 0xffff) ((0) & 0xffff)
   0x6b8 ((0) & 0xffff) ((0) & 0xffff)
   0x6bc ((0) & 0xffff) ((0) & 0xffff)
  >;
 };


 mmc4_iodelay_manual1_conf: mmc4_iodelay_manual1_conf {
  pinctrl-pin-array = <
   0x840 ((0) & 0xffff) ((0) & 0xffff)
   0x848 ((1147) & 0xffff) ((0) & 0xffff)
   0x84c ((1834) & 0xffff) ((0) & 0xffff)
   0x850 ((0) & 0xffff) ((0) & 0xffff)
   0x854 ((0) & 0xffff) ((0) & 0xffff)
   0x870 ((2165) & 0xffff) ((0) & 0xffff)
   0x874 ((0) & 0xffff) ((0) & 0xffff)
   0x878 ((0) & 0xffff) ((0) & 0xffff)
   0x87c ((1929) & 0xffff) ((64) & 0xffff)
   0x880 ((0) & 0xffff) ((0) & 0xffff)
   0x884 ((0) & 0xffff) ((0) & 0xffff)
   0x888 ((1935) & 0xffff) ((128) & 0xffff)
   0x88c ((0) & 0xffff) ((0) & 0xffff)
   0x890 ((0) & 0xffff) ((0) & 0xffff)
   0x894 ((2172) & 0xffff) ((44) & 0xffff)
   0x898 ((0) & 0xffff) ((0) & 0xffff)
   0x89c ((0) & 0xffff) ((0) & 0xffff)
  >;
 };


 mmc4_iodelay_default_conf: mmc4_iodelay_default_conf {
  pinctrl-pin-array = <
   0x840 ((0) & 0xffff) ((0) & 0xffff)
   0x848 ((0) & 0xffff) ((0) & 0xffff)
   0x84c ((307) & 0xffff) ((0) & 0xffff)
   0x850 ((0) & 0xffff) ((0) & 0xffff)
   0x854 ((0) & 0xffff) ((0) & 0xffff)
   0x870 ((785) & 0xffff) ((0) & 0xffff)
   0x874 ((0) & 0xffff) ((0) & 0xffff)
   0x878 ((0) & 0xffff) ((0) & 0xffff)
   0x87c ((613) & 0xffff) ((0) & 0xffff)
   0x880 ((0) & 0xffff) ((0) & 0xffff)
   0x884 ((0) & 0xffff) ((0) & 0xffff)
   0x888 ((683) & 0xffff) ((0) & 0xffff)
   0x88c ((0) & 0xffff) ((0) & 0xffff)
   0x890 ((0) & 0xffff) ((0) & 0xffff)
   0x894 ((835) & 0xffff) ((0) & 0xffff)
   0x898 ((0) & 0xffff) ((0) & 0xffff)
   0x89c ((0) & 0xffff) ((0) & 0xffff)
  >;
 };
};
# 10 "arch/arm/boot/dts/dra76-evm.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 11 "arch/arm/boot/dts/dra76-evm.dts" 2

/ {
 model = "TI DRA762 EVM";
 compatible = "ti,dra76-evm", "ti,dra762", "ti,dra7";

 aliases {
  display0 = &hdmi0;

  sound0 = &sound0;
  sound1 = &hdmi;
 };

 memory@0 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x80000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ipu2_cma_pool: ipu2_cma@95800000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x95800000 0x0 0x3800000>;
   reusable;
   status = "okay";
  };

  dsp1_cma_pool: dsp1_cma@99000000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x99000000 0x0 0x4000000>;
   reusable;
   status = "okay";
  };

  ipu1_cma_pool: ipu1_cma@9d000000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x9d000000 0x0 0x2000000>;
   reusable;
   status = "okay";
  };

  dsp2_cma_pool: dsp2_cma@9f000000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x9f000000 0x0 0x800000>;
   reusable;
   status = "okay";
  };
 };

 vsys_12v0: fixedregulator-vsys12v0 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_12v0";
  regulator-min-microvolt = <12000000>;
  regulator-max-microvolt = <12000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_5v0: fixedregulator-vsys5v0 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  vin-supply = <&vsys_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vio_3v6: fixedregulator-vio_3v6 {
  compatible = "regulator-fixed";
  regulator-name = "vio_3v6";
  regulator-min-microvolt = <3600000>;
  regulator-max-microvolt = <3600000>;
  vin-supply = <&vsys_5v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_3v3: fixedregulator-vsys3v3 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&vsys_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vio_3v3: fixedregulator-vio_3v3 {
  compatible = "regulator-fixed";
  regulator-name = "vio_3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&vsys_3v3>;
  regulator-always-on;
  regulator-boot-on;
 };

 vio_3v3_sd: fixedregulator-sd {
  compatible = "regulator-fixed";
  regulator-name = "vio_3v3_sd";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&vio_3v3>;
  enable-active-high;
  gpio = <&gpio4 21 0>;
 };

 vio_1v8: fixedregulator-vio_1v8 {
  compatible = "regulator-fixed";
  regulator-name = "vio_1v8";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  vin-supply = <&smps5_reg>;
 };

 vmmcwl_fixed: fixedregulator-mmcwl {
  compatible = "regulator-fixed";
  regulator-name = "vmmcwl_fixed";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  gpio = <&gpio5 8 0>;
  startup-delay-us = <70000>;
  enable-active-high;
 };

 vtt_fixed: fixedregulator-vtt {
  compatible = "regulator-fixed";
  regulator-name = "vtt_fixed";
  regulator-min-microvolt = <1350000>;
  regulator-max-microvolt = <1350000>;
  vin-supply = <&vsys_3v3>;
  regulator-always-on;
  regulator-boot-on;
 };

 aic_dvdd: fixedregulator-aic_dvdd {

  compatible = "regulator-fixed";
  regulator-name = "aic_dvdd";
  vin-supply = <&vio_3v3>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 hdmi0: connector {
  compatible = "hdmi-connector";
  label = "hdmi";

  type = "a";

  port {
   hdmi_connector_in: endpoint {
    remote-endpoint = <&tpd12s015_out>;
   };
  };
 };

 tpd12s015: encoder {
  compatible = "ti,tpd12s015";

  gpios = <&gpio7 30 0>,
   <&gpio7 31 0>,
   <&gpio7 12 0>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    tpd12s015_in: endpoint {
     remote-endpoint = <&hdmi_out>;
    };
   };

   port@1 {
    reg = <1>;

    tpd12s015_out: endpoint {
     remote-endpoint = <&hdmi_connector_in>;
    };
   };
  };
 };
};

&i2c1 {
 status = "okay";
 clock-frequency = <400000>;

 tps65917: tps65917@58 {
  compatible = "ti,tps65917";
  reg = <0x58>;
  ti,system-power-controller;
  ti,palmas-override-powerhold;
  interrupt-controller;
  #interrupt-cells = <2>;

  tps65917_pmic {
   compatible = "ti,tps65917-pmic";

   smps12-in-supply = <&vsys_3v3>;
   smps3-in-supply = <&vsys_3v3>;
   smps4-in-supply = <&vsys_3v3>;
   smps5-in-supply = <&vsys_3v3>;
   ldo1-in-supply = <&vsys_3v3>;
   ldo2-in-supply = <&vsys_3v3>;
   ldo3-in-supply = <&vsys_5v0>;
   ldo4-in-supply = <&vsys_5v0>;
   ldo5-in-supply = <&vsys_3v3>;

   tps65917_regulators: regulators {
    smps12_reg: smps12 {

     regulator-name = "smps12";
     regulator-min-microvolt = <850000>;
     regulator-max-microvolt = <1250000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps3_reg: smps3 {

     regulator-name = "smps3";
     regulator-min-microvolt = <850000>;
     regulator-max-microvolt = <1250000>;
     regulator-boot-on;
     regulator-always-on;
    };

    smps4_reg: smps4 {

     regulator-name = "smps4";
     regulator-min-microvolt = <850000>;
     regulator-max-microvolt = <1250000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps5_reg: smps5 {

     regulator-name = "smps5";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-boot-on;
     regulator-always-on;
    };

    ldo1_reg: ldo1 {

     regulator-name = "ldo1";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
     regulator-allow-bypass;
    };

    ldo2_reg: ldo2 {

     regulator-name = "ldo2";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-allow-bypass;
     regulator-always-on;
    };

    ldo3_reg: ldo3 {

     regulator-name = "ldo3";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
     regulator-boot-on;
     regulator-always-on;
    };

    ldo5_reg: ldo5 {

     regulator-name = "ldo5";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
    };

    ldo4_reg: ldo4 {

     regulator-name = "ldo4";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3300000>;
     regulator-boot-on;
     regulator-always-on;
    };
   };
  };

  tps65917_power_button {
   compatible = "ti,palmas-pwrbutton";
   interrupt-parent = <&tps65917>;
   interrupts = <1 0>;
   wakeup-source;
   ti,palmas-long-press-seconds = <6>;
  };
 };

 lp87565: lp87565@60 {
  compatible = "ti,lp87565-q1";
  reg = <0x60>;

  buck10-in-supply =<&vsys_3v3>;
  buck23-in-supply =<&vsys_3v3>;

  regulators: regulators {
   buck10_reg: buck10 {

    regulator-name = "buck10";
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <1250000>;
    regulator-always-on;
    regulator-boot-on;
   };

   buck23_reg: buck23 {

    regulator-name = "buck23";
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <1250000>;
    regulator-boot-on;
    regulator-always-on;
   };
  };
 };

 pcf_lcd: pcf8757@20 {
  compatible = "ti,pcf8575", "nxp,pcf8575";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  interrupt-parent = <&gpio1>;
  interrupts = <3 2>;
 };

 pcf_gpio_21: pcf8757@21 {
  compatible = "ti,pcf8575", "nxp,pcf8575";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&gpio1>;
  interrupts = <3 2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 pcf_hdmi: pcf8575@26 {
  compatible = "ti,pcf8575", "nxp,pcf8575";
  reg = <0x26>;
  gpio-controller;
  #gpio-cells = <2>;
  p1 {

   gpio-hog;
   gpios = <1 0>;
   output-low;
   line-name = "vin6_sel_s0";
  };
 };

 tlv320aic3106: tlv320aic3106@19 {
  #sound-dai-cells = <0>;
  compatible = "ti,tlv320aic3106";
  reg = <0x19>;
  adc-settle-ms = <40>;
  ai3x-micbias-vg = <1>;
  status = "okay";


  AVDD-supply = <&vio_3v3>;
  IOVDD-supply = <&vio_3v3>;
  DRVDD-supply = <&vio_3v3>;
  DVDD-supply = <&aic_dvdd>;
 };
};

&i2c5 {
 status = "okay";
 clock-frequency = <400000>;

 ov10633@37 {
  compatible = "ovti,ov10633";
  reg = <0x37>;

  clocks = <&clk_ov10633_fixed>;
  clock-names = "xvclk";

  port {
   onboardLI: endpoint {
    remote-endpoint = <&vin2a_ep>;
    hsync-active = <1>;
    vsync-active = <1>;
    pclk-sample = <0>;
   };
  };
 };
};

&cpu0 {
 vdd-supply = <&buck10_reg>;
};

&mmc1 {
 status = "okay";
 vmmc-supply = <&vio_3v3_sd>;
 vqmmc-supply = <&ldo4_reg>;
 bus-width = <4>;




 cd-gpios = <&gpio6 27 1>;
 pinctrl-names = "default", "hs";
 pinctrl-0 = <&mmc1_pins_default>;
 pinctrl-1 = <&mmc1_pins_hs>;
};

&mmc2 {
 status = "okay";
 vmmc-supply = <&vio_1v8>;
 vqmmc-supply = <&vio_1v8>;
 bus-width = <8>;
 non-removable;
 pinctrl-names = "default", "hs", "ddr_1_8v", "hs200_1_8v";
 pinctrl-0 = <&mmc2_pins_default>;
 pinctrl-1 = <&mmc2_pins_default>;
 pinctrl-2 = <&mmc2_pins_default>;
 pinctrl-3 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_conf>;
};

&mmc4 {
 status = "okay";
 vmmc-supply = <&vio_3v6>;
 vqmmc-supply = <&vmmcwl_fixed>;
 pinctrl-names = "default", "hs", "sdr12", "sdr25";
 pinctrl-0 = <&mmc4_pins_hs &mmc4_iodelay_default_conf>;
 pinctrl-1 = <&mmc4_pins_hs &mmc4_iodelay_manual1_conf>;
 pinctrl-2 = <&mmc4_pins_hs &mmc4_iodelay_manual1_conf>;
 pinctrl-3 = <&mmc4_pins_hs &mmc4_iodelay_manual1_conf>;
};


&rtc {
 status = "disabled";
};

&mac_sw {
 status = "okay";
};

&cpsw_port1 {
 phy-handle = <&dp83867_0>;
 phy-mode = "rgmii-id";
 ti,dual-emac-pvid = <1>;
};

&cpsw_port2 {
 phy-handle = <&dp83867_1>;
 phy-mode = "rgmii-id";
 ti,dual-emac-pvid = <2>;
};

&davinci_mdio_sw {
 dp83867_0: ethernet-phy@2 {
  reg = <2>;
  ti,rx-internal-delay = <0x8>;
  ti,tx-internal-delay = <0x0>;
  ti,fifo-depth = <0x03>;
  ti,min-output-impedance;
  ti,dp83867-rxctrl-strap-quirk;
 };

 dp83867_1: ethernet-phy@3 {
  reg = <3>;
  ti,rx-internal-delay = <0x8>;
  ti,tx-internal-delay = <0x0>;
  ti,fifo-depth = <0x03>;
  ti,min-output-impedance;
  ti,dp83867-rxctrl-strap-quirk;
 };
};

&usb2_phy1 {
 phy-supply = <&ldo3_reg>;
};

&usb2_phy2 {
 phy-supply = <&ldo3_reg>;
};

&dss {
 status = "okay";
 vdda_video-supply = <&ldo5_reg>;
};

&hdmi {
 status = "okay";

 vdda-supply = <&ldo1_reg>;

 port {
  hdmi_out: endpoint {
   remote-endpoint = <&tpd12s015_in>;
  };
 };
};

&qspi {
 spi-max-frequency = <96000000>;
 m25p80@0 {
  spi-max-frequency = <96000000>;
 };
};

&pcie2_phy {
 status = "okay";
};

&pcie1_rc {
 num-lanes = <2>;
 phys = <&pcie1_phy>, <&pcie2_phy>;
 phy-names = "pcie-phy0", "pcie-phy1";
};

&pcie1_ep {
 num-lanes = <2>;
 phys = <&pcie1_phy>, <&pcie2_phy>;
 phy-names = "pcie-phy0", "pcie-phy1";
};

&extcon_usb1 {
 vbus-gpio = <&pcf_lcd 14 0>;
};

&extcon_usb2 {
 vbus-gpio = <&pcf_lcd 15 0>;
};

&m_can0 {
 can-transceiver {
  max-bitrate = <5000000>;
 };
};

&ipu2 {
 status = "okay";
 memory-region = <&ipu2_cma_pool>;
};

&ipu1 {
 status = "okay";
 memory-region = <&ipu1_cma_pool>;
};

&dsp1 {
 status = "okay";
 memory-region = <&dsp1_cma_pool>;
};

&dsp2 {
 status = "okay";
 memory-region = <&dsp2_cma_pool>;
};

&vin2a {
 vin2a_ep: endpoint {
  remote-endpoint = <&onboardLI>;
  hsync-active = <1>;
  vsync-active = <1>;
  pclk-sample = <0>;
 };
};
