C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\synwork\turret_servos_comp.srs  -top  turret_servos  -hdllog  C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\synlog\turret_servos_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\  -I C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -v2001  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v  -encrypt  -pro  -dmgen  C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_tshell.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v -lib COREAPB3_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v -lib CORESPI_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v -lib CORESPI_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v -lib CORESPI_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v -lib CORESPI_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v -lib CORESPI_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v -lib CORESPI_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v -lib CORESPI_LIB C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v -lib work C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\turret_servos.v 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\turret_servos_comp.srs -top turret_servos -hdllog ..\synlog\turret_servos_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -nram -fixsmult -divnmod -I ..\ -I ..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -v2001 -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\busapb3.v -lib work ..\..\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v -lib work ..\..\component\work\turret_servo_mss_design\mss_tshell.v -lib work ..\..\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v -lib work ..\..\component\work\turret_servo_mss_design\turret_servo_mss_design.v -lib work ..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v -lib work ..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v -lib work ..\..\component\work\turret_servos\turret_servos.v
rc:0 success:1 runtime:1
file:..\synwork\turret_servos_comp.srs|io:o|time:1555540848|size:102871|exec:0|csum:
file:..\synlog\turret_servos_compiler.srr|io:o|time:1555540848|size:57042|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v|io:i|time:1509027488|size:72817|exec:0|csum:792D908376FAE59463CBCC67F19D1698
file:..\..\hdl\busapb3.v|io:i|time:1555531361|size:9946|exec:0|csum:2445D802D801C7D93F7AC479565C0067
file:..\..\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v|io:i|time:1555531361|size:11942|exec:0|csum:4B6758C5462C041C248836E1EFEF19C5
file:..\..\component\work\turret_servo_mss_design\mss_tshell.v|io:i|time:1555531361|size:12226|exec:0|csum:DA881861440C15C5A03F47B2D2F26523
file:..\..\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v|io:i|time:1555531361|size:2853|exec:0|csum:B7B9BC78456EC1E90D067A5E644D5025
file:..\..\component\work\turret_servo_mss_design\turret_servo_mss_design.v|io:i|time:1555531361|size:22252|exec:0|csum:09CB842C6DD57C020A604A0FF205DCA5
file:..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v|io:i|time:1555531361|size:13258|exec:0|csum:65CED74BE317B338204E62844C34789E
file:..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v|io:i|time:1555531361|size:21167|exec:0|csum:B4AC16716693866455FEC7D77790312A
file:..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v|io:i|time:1555531361|size:8866|exec:0|csum:29F73FB24952F687DCB328E84464054E
file:..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v|io:i|time:1555531361|size:3691|exec:0|csum:78CD9A626D5AF25F06AD7FB8C628565E
file:..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v|io:i|time:1555531361|size:14308|exec:0|csum:C80D05C2C80EE0EBBE59F93AC1484D4A
file:..\..\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v|io:i|time:1555531361|size:13963|exec:0|csum:52E1C7E51DE1AD1AB961777616AADA53
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v|io:i|time:1555531361|size:5708|exec:0|csum:6165B065025445BBBC7DEE29B4A9E1E0
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v|io:i|time:1555531361|size:4465|exec:0|csum:E47C839FAD450F7D23C0E62C1A2FB31A
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v|io:i|time:1555531361|size:29701|exec:0|csum:687D408B4D83AC44F3FDB2BCEFFC6460
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v|io:i|time:1555531361|size:1034|exec:0|csum:FC25B828F1C605A056EC4E4812789E88
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v|io:i|time:1555531361|size:42389|exec:0|csum:31D66CC4A71528E5F9E205E057E0BC89
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v|io:i|time:1555531361|size:3070|exec:0|csum:9D5EEC01F53A1BA3273595D5517CCEFD
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v|io:i|time:1555531361|size:6157|exec:0|csum:439E1905436D9E1E3E0EE0CCE51E591D
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v|io:i|time:1555531361|size:9209|exec:0|csum:3DED261C7B5A58219D187355B75F29B4
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v|io:i|time:1555531361|size:13098|exec:0|csum:F93BE5BC8F21EF893115529F38194066
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v|io:i|time:1555531361|size:4698|exec:0|csum:163E6491F1FC12907279ACE34BE710EA
file:..\..\component\work\turret_servos\turret_servos.v|io:i|time:1555531361|size:21223|exec:0|csum:8DA9974CFD07BAF474760EDC4D6B5981
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1509029716|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1509029924|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
