Simulation Parameters:
Trace Prefix: ./assignment3_traces/test1
Set Index Bits: 6, Associativity: 2, Block Bits: 5
Block Size (Bytes): 32, Number of Sets: 64, Cache Size (KB per core): 4
MESI Protocol: Enabled, Write Policy: Write-back, Write-allocate
Replacement Policy: LRU, Bus: Central snooping bus

Core 0 Statistics:
Total Instructions: 4
Total Reads: 3
Total Writes: 1
Total Execution Cycles: 6
Idle Cycles: 298
Cache Misses: 2
Cache Miss Rate: 50.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 128

Core 1 Statistics:
Total Instructions: 4
Total Reads: 3
Total Writes: 1
Total Execution Cycles: 8
Idle Cycles: 648
Cache Misses: 3
Cache Miss Rate: 75.00%
Cache Evictions: 1
Writebacks: 1
Bus Invalidations: 1
Data Traffic (Bytes): 160

Core 2 Statistics:
Total Instructions: 4
Total Reads: 3
Total Writes: 1
Total Execution Cycles: 8
Idle Cycles: 885
Cache Misses: 4
Cache Miss Rate: 100.00%
Cache Evictions: 1
Writebacks: 1
Bus Invalidations: 1
Data Traffic (Bytes): 160

Core 3 Statistics:
Total Instructions: 3
Total Reads: 2
Total Writes: 1
Total Execution Cycles: 6
Idle Cycles: 786
Cache Misses: 2
Cache Miss Rate: 66.67%
Cache Evictions: 0
Writebacks: 1
Bus Invalidations: 0
Data Traffic (Bytes): 128

Overall Bus Summary:
Total Bus Transactions: 14
Total Bus Traffic (Bytes): 448
Maximum Execution Time: 8 cycles
