32
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./../../RD1171/source/Verilog/I2S_Controller.v" 1 I2S_Controller
~A 1 "./../../RD1171/source/Verilog/I2S_Controller.v" 1 I2S_Controller
~M 3 "./../../my_tb.v" 5 I2S_Controller_tb
~A 1 "./../../my_tb.v" 5 I2S_Controller_tb
~M 3 "./../../char_cntrl.v" 1 char_cntrl
~A 1 "./../../char_cntrl.v" 1 char_cntrl
~M 1 "./../../clkdiv.v" 1 clk_div
~A 1 "./../../clkdiv.v" 1 clk_div
~M 1 "./../../fifo_left.v" 8 fifo_left
~A 1 "./../../fifo_left.v" 8 fifo_left
~M 1 "./../../fifo_right.v" 8 fifo_right
~A 1 "./../../fifo_right.v" 8 fifo_right
~M 1 "./../../fifo_submean.v" 8 fifo_submean
~A 1 "./../../fifo_submean.v" 8 fifo_submean
~M 1 "./../../RD1171/source/Verilog/i2s_rx.v" 9 i2s_rx
~A 1 "./../../RD1171/source/Verilog/i2s_rx.v" 9 i2s_rx
~M 1 "./../../pll1.v" 8 pll1
~A 1 "./../../pll1.v" 8 pll1
~M 1 "./../../pll2.v" 8 pll2
~A 1 "./../../pll2.v" 8 pll2
~M 1 "./../../rising_edge_det.v" 1 rising_edge_det
~A 1 "./../../rising_edge_det.v" 1 rising_edge_det
~M 1 "./../../squares.v" 8 squares
~A 1 "./../../squares.v" 8 squares
~M 1 "./../../ste.v" 1 ste
~A 1 "./../../ste.v" 1 ste
~M 1 "./../../submean2.v" 1 submean2
~A 1 "./../../submean2.v" 1 submean2
~M 1 "./../../top.v" 1 top
~A 1 "./../../top.v" 1 top
~M 1 "./../../zcr.v" 1 zcr
~A 1 "./../../zcr.v" 1 zcr
