/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [13:0] _04_;
  reg [13:0] _05_;
  wire [4:0] _06_;
  wire [14:0] _07_;
  wire [29:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [15:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [15:0] celloutsig_0_38z;
  wire [15:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [20:0] celloutsig_0_41z;
  wire [19:0] celloutsig_0_42z;
  wire [24:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  reg [23:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [34:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [26:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [19:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  reg [19:0] celloutsig_0_63z;
  wire [5:0] celloutsig_0_64z;
  wire [4:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire celloutsig_0_77z;
  wire [9:0] celloutsig_0_78z;
  wire [6:0] celloutsig_0_79z;
  wire [7:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_80z;
  wire [6:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire [8:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 9'h000;
    else _08_ <= { celloutsig_0_10z, celloutsig_0_11z[8:6], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_21z };
  assign { _07_[14:11], _07_[4:0] } = _08_;
  assign celloutsig_0_44z = ~(celloutsig_0_10z & celloutsig_0_6z[1]);
  assign celloutsig_0_47z = ~(celloutsig_0_13z & celloutsig_0_19z[2]);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[4] & celloutsig_0_0z[27]);
  assign celloutsig_0_12z = ~(celloutsig_0_4z[3] & _00_);
  assign celloutsig_0_54z = !(celloutsig_0_22z[2] ? celloutsig_0_14z : celloutsig_0_4z[3]);
  assign celloutsig_0_62z = !(celloutsig_0_22z[3] ? celloutsig_0_48z[16] : celloutsig_0_7z[5]);
  assign celloutsig_1_7z = !(celloutsig_1_1z[1] ? _01_ : celloutsig_1_0z[7]);
  assign celloutsig_0_40z = celloutsig_0_31z[10] | ~(celloutsig_0_27z[0]);
  assign celloutsig_0_77z = _02_ ^ celloutsig_0_50z;
  assign celloutsig_1_5z = celloutsig_1_2z[1] ^ celloutsig_1_4z[4];
  assign celloutsig_0_33z = celloutsig_0_13z ^ celloutsig_0_22z[1];
  reg [3:0] _20_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= celloutsig_0_55z[20:17];
  assign { _03_[3:2], _02_, _03_[0] } = _20_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 14'h0000;
    else _05_ <= { celloutsig_0_80z[4:2], _04_[10], _00_, _04_[8:2], celloutsig_0_49z, celloutsig_0_77z };
  reg [8:0] _22_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 9'h000;
    else _22_ <= in_data[25:17];
  assign { _04_[10], _00_, _04_[8:2] } = _22_;
  reg [4:0] _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _23_ <= 5'h00;
    else _23_ <= { celloutsig_1_1z[6:3], celloutsig_1_5z };
  assign { _06_[4:1], _01_ } = _23_;
  assign celloutsig_1_4z = celloutsig_1_1z[5:1] & { celloutsig_1_3z[2:1], celloutsig_1_3z };
  assign celloutsig_0_22z = celloutsig_0_0z[20:13] & { celloutsig_0_19z[6:0], celloutsig_0_8z };
  assign celloutsig_1_19z = celloutsig_1_17z / { 1'h1, celloutsig_1_4z[3:1], celloutsig_1_14z };
  assign celloutsig_0_29z = celloutsig_0_0z[24:22] / { 1'h1, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_34z = { celloutsig_0_27z[1], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_6z } / { 1'h1, celloutsig_0_31z[14:6], celloutsig_0_22z[5:0] };
  assign celloutsig_0_39z = celloutsig_0_34z / { 1'h1, celloutsig_0_0z[19:8], celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_17z };
  assign celloutsig_0_5z = { celloutsig_0_0z[23:6], celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, in_data[94:89], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_5z[19:15] / { 1'h1, celloutsig_0_0z[13:11], celloutsig_0_2z };
  assign celloutsig_0_78z = { celloutsig_0_71z, celloutsig_0_73z } / { 1'h1, celloutsig_0_64z[3:0], celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_11z[7:6], 6'h00, celloutsig_0_17z } / { 1'h1, _04_[8:2], celloutsig_0_18z };
  assign celloutsig_0_27z = celloutsig_0_4z[5:1] / { 1'h1, celloutsig_0_25z[4:3], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_50z = celloutsig_0_42z[16:9] == { in_data[29:28], celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_36z };
  assign celloutsig_0_57z = { celloutsig_0_22z[7:3], celloutsig_0_50z } == { celloutsig_0_31z[7], celloutsig_0_27z };
  assign celloutsig_0_13z = { in_data[17:2], celloutsig_0_6z } == celloutsig_0_0z[28:8];
  assign celloutsig_0_20z = ! celloutsig_0_5z[3:1];
  assign celloutsig_0_32z = { celloutsig_0_9z[7:2], celloutsig_0_21z } == { celloutsig_0_7z[6:2], celloutsig_0_29z, celloutsig_0_10z };
  assign celloutsig_0_3z = celloutsig_0_0z[12:1] >= in_data[75:64];
  assign celloutsig_1_18z = { in_data[157:153], celloutsig_1_10z } >= { celloutsig_1_9z[4:1], celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_17z = { _04_[4], celloutsig_0_3z, celloutsig_0_8z } >= { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_0z[19:11], celloutsig_0_15z } >= celloutsig_0_0z[20:11];
  assign celloutsig_0_49z = ! { celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_45z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_51z = ! celloutsig_0_41z[20:10];
  assign celloutsig_1_14z = in_data[175:170] < celloutsig_1_8z;
  assign celloutsig_0_14z = in_data[75:73] < { 2'h0, celloutsig_0_8z };
  assign celloutsig_0_36z = celloutsig_0_35z[0] & ~(in_data[87]);
  assign celloutsig_0_61z = celloutsig_0_36z & ~(celloutsig_0_24z);
  assign celloutsig_0_2z = celloutsig_0_0z[0] & ~(celloutsig_0_0z[22]);
  assign celloutsig_0_79z = celloutsig_0_31z[14:8] % { 1'h1, celloutsig_0_43z[17:13], celloutsig_0_62z };
  assign celloutsig_1_0z = in_data[181:166] % { 1'h1, in_data[117:103] };
  assign celloutsig_0_24z = celloutsig_0_9z[6:3] != { celloutsig_0_7z[3:2], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_0z = - in_data[35:6];
  assign celloutsig_0_96z = - { celloutsig_0_9z[2:0], celloutsig_0_86z };
  assign celloutsig_0_71z = celloutsig_0_63z[16:8] | { celloutsig_0_38z[11:4], celloutsig_0_59z };
  assign celloutsig_0_80z = { celloutsig_0_7z[6:4], _03_[3:2], _02_, _03_[0] } | { celloutsig_0_79z[6:1], celloutsig_0_57z };
  assign celloutsig_1_10z = | { celloutsig_1_4z[3:0], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_16z = | { celloutsig_0_11z[7:6], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_28z = | celloutsig_0_0z[26:20];
  assign celloutsig_0_8z = in_data[35] & _04_[10];
  assign celloutsig_0_97z = celloutsig_0_78z[3] & _04_[8];
  assign celloutsig_0_45z = ~^ { _04_[7:5], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_44z };
  assign celloutsig_0_59z = ~^ { celloutsig_0_49z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_50z, celloutsig_0_7z, celloutsig_0_54z };
  assign celloutsig_0_15z = ~^ in_data[45:37];
  assign celloutsig_0_23z = ~^ { celloutsig_0_19z[2], celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_73z = ^ in_data[48:45];
  assign celloutsig_0_7z = celloutsig_0_5z[9:2] >> { celloutsig_0_4z[0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_86z = celloutsig_0_52z[13:7] >> { _05_[8:3], celloutsig_0_61z };
  assign celloutsig_0_38z = { celloutsig_0_7z[3:2], celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_24z } << { in_data[73:59], celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[144:133] << in_data[181:170];
  assign celloutsig_0_9z = { celloutsig_0_0z[21:19], celloutsig_0_4z } << celloutsig_0_5z[17:9];
  assign celloutsig_0_64z = { celloutsig_0_55z[3:0], celloutsig_0_61z, celloutsig_0_33z } <<< celloutsig_0_0z[15:10];
  assign celloutsig_1_2z = celloutsig_1_0z[4:2] <<< celloutsig_1_1z[6:4];
  assign celloutsig_1_3z = celloutsig_1_2z <<< celloutsig_1_1z[10:8];
  assign celloutsig_0_21z = celloutsig_0_0z[28:26] <<< celloutsig_0_7z[2:0];
  assign celloutsig_0_35z = celloutsig_0_6z >>> celloutsig_0_22z[4:0];
  assign celloutsig_0_41z = { celloutsig_0_22z[4:1], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_28z, celloutsig_0_27z } >>> { celloutsig_0_0z[19:8], celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_42z = { celloutsig_0_6z, _07_[14:11], 6'h00, _07_[4:0] } - { celloutsig_0_5z[19:1], celloutsig_0_18z };
  assign celloutsig_1_9z = celloutsig_1_8z[4:0] - celloutsig_1_4z;
  assign celloutsig_1_17z = celloutsig_1_8z[5:1] - in_data[120:116];
  assign celloutsig_0_31z[16:6] = { celloutsig_0_9z, celloutsig_0_22z[7:6] } - { 3'h0, _07_[4:1], celloutsig_0_13z, celloutsig_0_11z[8:6] };
  assign celloutsig_0_52z = { celloutsig_0_0z[17:1], celloutsig_0_31z[16:6], celloutsig_0_22z[5:0], celloutsig_0_10z } ^ { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_39z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_21z };
  assign celloutsig_0_55z = celloutsig_0_52z[29:3] ^ { celloutsig_0_9z[7:2], celloutsig_0_51z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_25z };
  assign celloutsig_1_8z = { celloutsig_1_0z[15:11], celloutsig_1_7z } ^ { celloutsig_1_3z[2:1], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_25z = { _04_[4:3], celloutsig_0_21z, celloutsig_0_4z } ^ { celloutsig_0_4z[3], celloutsig_0_2z, _04_[10], _00_, _04_[8:2] };
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 6'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_4z = { celloutsig_0_0z[18:15], celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_48z = 24'h000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_48z = { celloutsig_0_18z, celloutsig_0_41z, celloutsig_0_47z, celloutsig_0_40z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_63z = 20'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_63z = celloutsig_0_0z[25:6];
  assign celloutsig_0_11z[8:6] = celloutsig_0_9z[2:0] ^ { celloutsig_0_0z[14:13], celloutsig_0_10z };
  assign { celloutsig_0_43z[8:6], celloutsig_0_43z[24:9] } = ~ { celloutsig_0_11z[8:6], celloutsig_0_39z };
  assign _03_[1] = _02_;
  assign { _04_[13:11], _04_[9], _04_[1:0] } = { celloutsig_0_80z[4:2], _00_, celloutsig_0_49z, celloutsig_0_77z };
  assign _06_[0] = _01_;
  assign _07_[10:5] = 6'h00;
  assign celloutsig_0_11z[5:0] = 6'h00;
  assign celloutsig_0_31z[5:0] = celloutsig_0_22z[5:0];
  assign celloutsig_0_43z[5:0] = 6'h3f;
  assign { out_data[128], out_data[100:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
