Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jul 01 09:46:12 2019
| Host         : DESKTOP-8U2AIOP running 64-bit major release  (build 9200)
| Command      : report_drc -file system_wrapper_drc_opted.rpt
| Design       : system_wrapper
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 11
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| IOSR-1    | Warning  | IOB set reset sharing      | 8          |
| REQP-1709 | Warning  | Clock output buffering     | 1          |
| REQP-1839 | Warning  | RAMB36 async control check | 2          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
IOSR-1#1 Warning
IOB set reset sharing  
IO ulpi_data_io[0] connects to flops which have these system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/TEST_MODE_SYNC/SR[0], system_i/axi_usb2_device_0/U0/ULPI.USB_CORE/CORE_WITHOUT_DMA.IPIC_IF/upar_rgacc_done_en1__0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#2 Warning
IOB set reset sharing  
IO ulpi_data_io[1] connects to flops which have these system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/TEST_MODE_SYNC/SR[0], system_i/axi_usb2_device_0/U0/ULPI.USB_CORE/CORE_WITHOUT_DMA.IPIC_IF/upar_rgacc_done_en1__0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#3 Warning
IOB set reset sharing  
IO ulpi_data_io[2] connects to flops which have these system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/TEST_MODE_SYNC/SR[0], system_i/axi_usb2_device_0/U0/ULPI.USB_CORE/CORE_WITHOUT_DMA.IPIC_IF/upar_rgacc_done_en1__0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#4 Warning
IOB set reset sharing  
IO ulpi_data_io[3] connects to flops which have these system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/TEST_MODE_SYNC/SR[0], system_i/axi_usb2_device_0/U0/ULPI.USB_CORE/CORE_WITHOUT_DMA.IPIC_IF/upar_rgacc_done_en1__0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#5 Warning
IOB set reset sharing  
IO ulpi_data_io[4] connects to flops which have these system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/TEST_MODE_SYNC/SR[0], system_i/axi_usb2_device_0/U0/ULPI.USB_CORE/CORE_WITHOUT_DMA.IPIC_IF/upar_rgacc_done_en1__0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#6 Warning
IOB set reset sharing  
IO ulpi_data_io[5] connects to flops which have these system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/TEST_MODE_SYNC/SR[0], system_i/axi_usb2_device_0/U0/ULPI.USB_CORE/CORE_WITHOUT_DMA.IPIC_IF/upar_rgacc_done_en1__0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#7 Warning
IOB set reset sharing  
IO ulpi_data_io[6] connects to flops which have these system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/TEST_MODE_SYNC/SR[0], system_i/axi_usb2_device_0/U0/ULPI.USB_CORE/CORE_WITHOUT_DMA.IPIC_IF/upar_rgacc_done_en1__0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#8 Warning
IOB set reset sharing  
IO ulpi_data_io[7] connects to flops which have these system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/TEST_MODE_SYNC/SR[0], system_i/axi_usb2_device_0/U0/ULPI.USB_CORE/CORE_WITHOUT_DMA.IPIC_IF/upar_rgacc_done_en1__0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg has an input control pin system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg/ENARDEN (net: system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg_ENARDEN_cooolgate_en_sig_97) which is driven by a register (system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg has an input control pin system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg/ENARDEN (net: system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg_ENARDEN_cooolgate_en_sig_97) which is driven by a register (system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


