// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 */


#include <linux/version.h>
#include <linux/workqueue.h>
#include <linux/sched/clock.h>
#include <linux/atomic.h>

#include <linux/kernel.h>
#include <linux/hrtimer.h>
#include <linux/ktime.h>
#include <linux/mutex.h>
#include <linux/timekeeping.h>
#include <asm/div64.h>

#include <mtk_gpu_utility.h>
#include "ged_notify_sw_vsync.h"
#include "ged_log.h"
#include "ged_tracepoint.h"
#include "ged_base.h"
#include "ged_monitor_3D_fence.h"
#include "ged.h"
#include "ged_dvfs.h"
#include "ged_dcs.h"
#include "ged_kpi.h"
#include "ged_eb.h"
#include "ged_log.h"

#include "ged_perfetto_tracepoint.h"
#ifndef OPLUS_ARCH_EXTENDS
#define OPLUS_ARCH_EXTENDS
#endif

#if defined(CONFIG_MTK_GPUFREQ_V2)
#include <ged_gpufreq_v2.h>
#include <gpufreq_v2.h>
#else
#include <ged_gpufreq_v1.h>
#endif /* CONFIG_MTK_GPUFREQ_V2 */

#define GED_DVFS_FB_TIMER_TIMEOUT 100000000
#define GED_DVFS_TIMER_TIMEOUT g_fallback_time_out

#if !IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_TIMER_BACKUP */

#undef GED_DVFS_TIMER_TIMEOUT

#define GED_DVFS_FB_TIMER_TIMEOUT 100000000
#define GED_DVFS_TIMER_TIMEOUT g_fallback_time_out

#endif /* CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT */

static u64 g_fallback_time_out = GED_DVFS_FB_TIMER_TIMEOUT;

static struct hrtimer g_HT_hwvsync_emu;

/* MBrain */
static u64 g_last_pwr_ts;
static u64 g_last_pwr_update_ts_ms;
struct ged_gpu_power_state_time {
	//Unit: ns
	u64 start_ts;
	u64 end_ts;
	//Unit: ms
	u64 accumulate_time;
};

u32 g_curr_pwr_state;
static struct ged_gpu_power_state_time pwr_state_time[3];
/* MBrain end */

#include "ged_dvfs.h"
#include "ged_global.h"

static struct workqueue_struct *g_psNotifyWorkQueue;

static struct mutex gsVsyncStampLock;

struct GED_NOTIFY_SW_SYNC {
	struct work_struct	sWork;
	unsigned long t;
	long phase;
	unsigned long ul3DFenceDoneTime;
	bool bUsed;
};

#define MAX_NOTIFY_CNT 125
struct GED_NOTIFY_SW_SYNC loading_base_notify[MAX_NOTIFY_CNT];
int notify_index;
static enum gpu_dvfs_policy_state g_policy_state = POLICY_STATE_INIT;
static enum gpu_dvfs_policy_state g_prev_policy_state = POLICY_STATE_INIT;

#if IS_ENABLED(CONFIG_MTK_GPU_APO_SUPPORT)
#define GED_FRAME_TIME_CONFIG_NUM 4

struct ged_gpu_frame_time_table {
	unsigned int margin;     // target * 1.1
	unsigned int target;
};

static struct ged_gpu_frame_time_table g_ged_gpu_frame_time[GED_FRAME_TIME_CONFIG_NUM] = {
	{9166666, 8333333},      // 120fps
	{12222222, 11111111},    // 90fps
	{18333333, 16666666},    // 60fps
	{36666666, 33333333},    // 30fps
};

#define GED_APO_VAR_NS 1000000
#define GED_APO_SHORT_ACTIVE_NS 1300000

#define GED_APO_THR_NS 2000000
#define GED_APO_LP_THR_NS 4000000
#define GED_APO_API_BOOST_THR_NS 5000000

#define GED_APO_WAKEUP_THR_NS (GED_APO_THR_NS + GED_APO_VAR_NS)
#define GED_APO_LONG_WAKEUP_THR_NS 100000000

#define GED_APO_AUTOSUSPEND_DELAY_TARGET_REF_COUNT 3

static spinlock_t g_sApoLock;


static unsigned long long g_apo_thr_ns;

static unsigned long long g_apo_wakeup_ns;
static unsigned long long g_apo_lp_thr_ns;
static unsigned long long g_apo_api_boost_thr_ns;
static unsigned long long g_gpu_frame_time_ns;

static unsigned int g_apo_autosuspend_delay_ms;

/*
 * prevA: Previous Active
 *     A: Active
 *     I: Idle
 */
static unsigned long long g_ns_gpu_A_ts;
static unsigned long long g_ns_gpu_I_ts;
static unsigned long long g_ns_gpu_I_to_A_duration;

static unsigned long long g_ns_gpu_predict_prevA_ts;
static unsigned long long g_ns_gpu_predict_A_ts;
static unsigned long long g_ns_gpu_predict_I_ts;
static unsigned long long g_ns_gpu_predict_A_to_I_duration;
static unsigned long long g_ns_gpu_predict_I_to_A_duration;
static unsigned long long g_ns_gpu_predict_A_to_A_duration;
static unsigned long long g_ns_gpu_predict_prev_A_to_A_duration;
static unsigned long long g_ns_gpu_predict_prev_I_to_A_duration;

static bool g_bGPUAPO;
static bool g_bGPUPredictAPO;
static bool g_bapo_api_boost;
static int g_apo_hint;
static int g_apo_force_hint;

static int g_apo_autosuspend_delay_ref_count;
static int g_apo_autosuspend_delay_ctrl;
static int g_apo_autosuspend_delay_target_ref_count;
static enum ged_apo_legacy g_apo_legacy;

#endif /* CONFIG_MTK_GPU_APO_SUPPORT */

static int g_whitebox_support_flag;
static int mcu_replace;
int stat_mcu_store[30][30]={0};

static int g_autosuspend_stress;
extern unsigned int ged_npu_hint_enable;

int (*ged_sw_vsync_event_fp)(bool bMode) = NULL;
EXPORT_SYMBOL(ged_sw_vsync_event_fp);
static struct mutex gsVsyncModeLock;
static int ged_sw_vsync_event(bool bMode)
{
	static bool bCurMode;
	int ret;

	ret = 0;
	mutex_lock(&gsVsyncModeLock);

	if (bCurMode != bMode) {
		bCurMode = bMode;
		if (ged_sw_vsync_event_fp) {
			ret = ged_sw_vsync_event_fp(bMode);
			ged_log_buf_print(ghLogBuf_DVFS,
			"[GED_K] ALL mode change to %d ", bCurMode);
		} else
			ged_log_buf_print(ghLogBuf_DVFS,
			"[GED_K] LOCAL mode change to %d ", bCurMode);
		if (bCurMode)
			ret = 1;
	}

	mutex_unlock(&gsVsyncModeLock);
	return ret;
}

u64 ged_get_fallback_time(void)
{
	u64 temp = 0;

	if (g_fallback_mode == ALIGN_INTERVAL)
		temp = (u64)g_fallback_time * 1000000;   //ms to ns
	else if (g_fallback_mode == ALIGN_FB)
		temp = div_u64(fb_timeout * g_fallback_time, 10);
	else if (g_fallback_mode == ALIGN_LB)
		temp = div_u64(lb_timeout * g_fallback_time, 10);
	else
		temp = (u64)g_fallback_time * 1000000;   //ms to ns

	return temp;
}


enum gpu_dvfs_policy_state ged_get_policy_state(void)
{
	if (is_fdvfs_enable() & POLICY_MODE_V2)
		g_policy_state = mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_EB_USE_POLICY_STATE_V2].addr);

	return g_policy_state;
}

enum gpu_dvfs_policy_state ged_get_prev_policy_state(void)
{
	return g_prev_policy_state;
}

void ged_set_policy_state(enum gpu_dvfs_policy_state state)
{
	if (!(is_fdvfs_enable() & POLICY_MODE_V2))
		g_policy_state = state;
}

void ged_set_prev_policy_state(enum gpu_dvfs_policy_state state)
{
	g_prev_policy_state = state;
}

#if !IS_ENABLED(CONFIG_MTK_GPU_LEGACY) /* MTK_GPU_EB_SUPPORT */
static void ged_eb_dump_norm_loading(void) {
	union combineData tmp_multi = {0};
	unsigned int gpu_loading = 0;
	unsigned int iter_loading = 0;
	unsigned int mcu_loading = 0;
	unsigned int tile_loading = 0;
	unsigned int comp_loading = 0;
	unsigned int frag_loading = 0;
	unsigned int itet_mcu_union_loading = 0;

	tmp_multi = mtk_gpueb_sysram_multi_read(SYSRAM_GPU_LOADING);
	gpu_loading = tmp_multi.twoVar.var1;
	tmp_multi = mtk_gpueb_sysram_multi_read(SYSRAM_MCU_ITER_LOADING);
	iter_loading = tmp_multi.twoVar.var1;
	mcu_loading = tmp_multi.twoVar.var2;
	tmp_multi = mtk_gpueb_sysram_multi_read(SYSRAM_MCU_ITER_UNION_FRAG_LOADING);
	itet_mcu_union_loading = tmp_multi.twoVar.var1;
	frag_loading = tmp_multi.twoVar.var2;
	tmp_multi = mtk_gpueb_sysram_multi_read(SYSRAM_COMP_TILE_LOADING);
	tile_loading = tmp_multi.twoVar.var1;
	comp_loading = tmp_multi.twoVar.var2;

	trace_GPU_DVFS__Loading(gpu_loading, tile_loading,
		frag_loading, comp_loading, iter_loading, mcu_loading, itet_mcu_union_loading);

	#ifdef OPLUS_ARCH_EXTENDS
	trace_oplus_tracing_mark_write(5566, "util_active", gpu_loading);
	trace_oplus_tracing_mark_write(5566, "util_ta", tile_loading);
	trace_oplus_tracing_mark_write(5566, "util_3d", frag_loading);
	trace_oplus_tracing_mark_write(5566, "util_compute", comp_loading);
	trace_oplus_tracing_mark_write(5566, "util_iter", iter_loading);
	trace_oplus_tracing_mark_write(5566, "util_mcu", mcu_loading);
	trace_oplus_tracing_mark_write(5566, "util_iter_u_mcu", itet_mcu_union_loading);
	#endif

}
#endif /* CONFIG_MTK_GPU_LEGACY */

void ged_eb_dvfs_trace_dump(void)
{
#if !IS_ENABLED(CONFIG_MTK_GPU_LEGACY) /* MTK_GPU_EB_SUPPORT */
	int ui32CeilingID = ged_get_cur_limit_idx_ceil();
	int ui32FloorID = ged_get_cur_limit_idx_floor();
	u64 eb_timeout_value = ged_get_fallback_time();
	int eb_policy_state = mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_POLICY_STATE);// For EB
	//policy V2, this actually gets "commit type"
	int ged_policy_state =  ged_get_policy_state();
	int freq_id = ged_get_cur_oppidx();
	unsigned int is_offscreen = 0;
	unsigned int is_silence = 0;
	unsigned int is_gpu_debug_ex_valid = 0;
	static int pre_eb_policy_state;
	static int pre_ged_policy_state;
	static int pre_freq_id;
	GED_DVFS_COMMIT_TYPE eCommitType;
	static int apply_lb_async;
	int top_freq_diff = 0, sc_freq_diff = 0, sc_avg_freq_diff = 0;
	struct cmd_info custom_ceiling_info ={0};
	struct cmd_info custom_boost_info ={0};
	union combineData tmp_multi = {0};
	static unsigned int pre_is_offscreen;
	static unsigned int pre_eb_nor_cnt, eb_nor_cnt;
	static unsigned int pre_is_silence;

	//struct GpuUtilization_Ex util_ex;

	if (!(is_fdvfs_enable() & POLICY_MODE_V2)) {
		if (ged_policy_state == POLICY_STATE_LB ||
				ged_policy_state == POLICY_STATE_FORCE_LB)
			eCommitType = GED_DVFS_LOADING_BASE_COMMIT;
		else if (ged_policy_state == POLICY_STATE_FB)
			eCommitType = GED_DVFS_FRAME_BASE_COMMIT;
		else
			eCommitType = GED_DVFS_FALLBACK_COMMIT;
	} else {
		eCommitType = eb_policy_state;
	}


	if (eb_policy_state != pre_eb_policy_state ||
		ged_policy_state != pre_ged_policy_state ||
		pre_freq_id != freq_id) {

		trace_tracing_mark_write(5566, "commit_type",
			eCommitType);

		trace_tracing_mark_write(5566, "EB_commit_type",
			eb_policy_state);

		trace_tracing_mark_write(5566, "gpu_freq",
			(long long) ged_get_cur_stack_freq() / 1000);
		#ifdef OPLUS_ARCH_EXTENDS
		trace_oplus_tracing_mark_write(5566, "gpu_freq",
			(long long) ged_get_cur_stack_freq() / 1000);
		#endif /*OPLUS_ARCH_EXTENDS*/

		sc_freq_diff = ged_get_cur_stack_out_freq() > 0 ?
			ged_get_cur_stack_out_freq() - ged_get_cur_real_stack_freq() : 0;
		top_freq_diff = ged_get_cur_top_out_freq() > 0 ?
			ged_get_cur_top_out_freq() - ged_get_cur_top_freq() : 0;
		sc_avg_freq_diff = ged_get_cur_stack_avg_freq() > 0 ?
			ged_get_cur_stack_avg_freq() - ged_get_cur_real_stack_freq() : 0;

		trace_GPU_DVFS__Frequency(ged_get_cur_stack_freq() / 1000,
			ged_get_cur_real_stack_freq() / 1000, ged_get_cur_top_freq() / 1000,
			sc_freq_diff / 1000, top_freq_diff / 1000, sc_avg_freq_diff / 1000);

		trace_tracing_mark_write(5566, "gpu_freq_ceil",
			ged_get_freq_by_idx(ui32CeilingID) / 1000);
		trace_tracing_mark_write(5566, "gpu_freq_floor",
			ged_get_freq_by_idx(ui32FloorID) / 1000);
		trace_tracing_mark_write(5566, "limitter_ceil",
			ged_get_cur_limiter_ceil());
		trace_tracing_mark_write(5566, "limitter_floor",
			ged_get_cur_limiter_floor());
		trace_tracing_mark_write(5566, "fix", ged_is_fix_dvfs());
		#ifdef OPLUS_ARCH_EXTENDS
		trace_oplus_tracing_mark_write(5566, "gpu_freq_ceil",
			ged_get_freq_by_idx(ui32CeilingID) / 1000);
		trace_oplus_tracing_mark_write(5566, "gpu_freq_floor",
			ged_get_freq_by_idx(ui32FloorID) / 1000);
		trace_oplus_tracing_mark_write(5566, "limitter_ceil",
			ged_get_cur_limiter_ceil());
		trace_oplus_tracing_mark_write(5566, "limitter_floor",
			ged_get_cur_limiter_floor());
		#endif /*OPLUS_ARCH_EXTENDS*/
		if (ged_get_cur_limiter_ceil() == LIMIT_POWERHAL) {
			custom_ceiling_info = ged_dvfs_get_custom_ceiling_gpu_freq_info();
			trace_tracing_mark_write(5566, "limitter_ceil_pid",
				custom_ceiling_info.pid);
			trace_tracing_mark_write(5566, "limitter_ceil_id",
				custom_ceiling_info.user_id);
			trace_tracing_mark_write(5566, "limitter_ceil_cus_val",
				custom_ceiling_info.value);
			#ifdef OPLUS_ARCH_EXTENDS
			trace_oplus_tracing_mark_write(5566, "limitter_ceil_pid",
				custom_ceiling_info.pid);
			trace_oplus_tracing_mark_write(5566, "limitter_ceil_id",
				custom_ceiling_info.user_id);
			trace_oplus_tracing_mark_write(5566, "limitter_ceil_cus_val",
				custom_ceiling_info.value);
			#endif /*OPLUS_ARCH_EXTENDS*/
		}

		if (ged_get_cur_limiter_floor() == LIMIT_POWERHAL) {
			custom_boost_info = ged_dvfs_get_custom_boost_gpu_freq_info();
			trace_tracing_mark_write(5566, "limitter_floor_pid",
				custom_boost_info.pid);
			trace_tracing_mark_write(5566, "limitter_floor_id",
				custom_boost_info.user_id);
			trace_tracing_mark_write(5566, "limitter_floor_cus_val",
				custom_boost_info.value);
		}

		if (dcs_get_adjust_support() % 2 != 0) {
			if (is_fdvfs_enable() & POLICY_MODE_V2) {
				trace_tracing_mark_write(5566, "preserve",
					mtk_gpueb_sysram_read(SYSRAM_GPU_EB_GED_PRESERVE));
			} else
				trace_tracing_mark_write(5566, "preserve", g_force_disable_dcs);
		}

		trace_tracing_mark_write(5566, "26m_replace",
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_26M_REPLACE));
		if ((is_fdvfs_enable() & POLICY_MODE_V2)) {
			tmp_multi = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[GPU_LOWPWR_TRACE].addr);
			trace_GPU_DVFS__EB_LOWPWR(tmp_multi.fourVar.var1, tmp_multi.fourVar.var2,
										tmp_multi.fourVar.var3, tmp_multi.fourVar.var4);

			is_silence = tmp_multi.fourVar.var4;
			if (is_silence != pre_is_silence) {
				trace_tracing_mark_write(5566, "silence", is_silence);
				pre_is_silence = is_silence;
			}

			is_gpu_debug_ex_valid = mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_DEBUG_EX_VALID].addr);
			tmp_multi = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[GPU_DEBUG_EX_ENABLE].addr);
			trace_GPU_DVFS__G_DEBUG_EX(is_gpu_debug_ex_valid, tmp_multi.value,
				mtk_gpueb_sysram_read(fdvfs_v2_table[DCS_GOV_CORE_MASK].addr));
		}
	}

	if (eb_policy_state != GED_DVFS_FRAME_BASE_COMMIT) {
		trace_tracing_mark_write(5566, "t_gpu",
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_T_GPU));
		trace_tracing_mark_write(5566, "t_gpu_target",
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_TARGET_GPU));
		#ifdef OPLUS_ARCH_EXTENDS
		trace_oplus_tracing_mark_write(5566, "t_gpu",
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_T_GPU));
		trace_oplus_tracing_mark_write(5566, "t_gpu_target",
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_TARGET_GPU));
		#endif /* OPLUS_ARCH_EXTENDS */
		trace_tracing_mark_write(5566, "async_opp_diff",
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ASYNC_OPP_DIFF));
		if (is_fdvfs_enable() & POLICY_MODE_V2) { // EB side debug
			trace_tracing_mark_write(5566, "dbg_set_f_back",
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_EB_IS_ENTER_SET_FREQ_BACK].addr));
		}
		if ((is_fdvfs_enable() & POLICY_MODE_V2)) {
			trace_GPU_DVFS__Policy__Common__Check_Target(
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_PID].addr),
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_Q].addr),
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS].addr),
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_USE].addr),
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_TARGET].addr));

			// show LB loading for V2
			tmp_multi = mtk_gpueb_sysram_multi_read(SYSRAM_GPU_LOADING);
			eb_nor_cnt = tmp_multi.twoVar.var2;
			if (eb_nor_cnt != pre_eb_nor_cnt)
				ged_eb_dump_norm_loading();
			pre_eb_nor_cnt = eb_nor_cnt;
		}
		trace_GPU_DVFS__EB_Loading_dump(
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_GPU_LOADING),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_MCU_LOADING),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ITER_LOADING),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ITER_U_MCU_LOADING));
	}


	if (eb_policy_state == GED_DVFS_LOADING_BASE_COMMIT) {
		// LB async ratio on EB
		apply_lb_async = mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_APPLY_LB_ASYNC);
		if (apply_lb_async) {
			trace_tracing_mark_write(5566, "async_perf_high",
				mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_PERF_IMPROVE));
		}
	}

	if (is_fdvfs_enable() & POLICY_MODE_V2) {
		is_offscreen = mtk_gpueb_sysram_read(SYSRAM_GPU_IS_OFFSCREEN);
		if (is_offscreen || pre_is_offscreen) {
			trace_tracing_mark_write(5566, "is_offscreen", is_offscreen);
			pre_is_offscreen = is_offscreen;
		}

		tmp_multi = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[DCS_MAJOR_MIN].addr);
		trace_GPU_DVFS__Policy__DCS_CONFIG(tmp_multi.twoVar.var1, tmp_multi.twoVar.var2);

		tmp_multi = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[GPU_DEBUG1].addr);
		trace_GPU_DVFS__EB_ONE_ARG_DEBUG(tmp_multi.oneVar.var1);

		tmp_multi = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[GPU_DEBUG2].addr);
		trace_GPU_DVFS__EB_TWO_ARG_DEBUG(tmp_multi.twoVar.var1, tmp_multi.twoVar.var2);

		tmp_multi = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[GPU_DEBUG3].addr);
		trace_GPU_DVFS__EB_THREE_ARG_DEBUG(tmp_multi.thrVar.var1, tmp_multi.thrVar.var2,
										   tmp_multi.thrVar.var3);

		tmp_multi = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[GPU_DEBUG4].addr);
		trace_GPU_DVFS__EB_FOUR_ARG_DEBUG(
			tmp_multi.fourVar.var1, tmp_multi.fourVar.var2,
			tmp_multi.fourVar.var3, tmp_multi.fourVar.var4);
		trace_GPU_DVFS__Policy__VERSION(
			GED_KDEBUG_VERSION, mtk_gpueb_sysram_read(SYSRAM_GPU_EB_VERSION));
	}

	if (eb_policy_state == GED_DVFS_LOADING_BASE_COMMIT)
		eb_timeout_value = lb_timeout;
	else if (eb_policy_state == GED_DVFS_FRAME_BASE_COMMIT)
		eb_timeout_value = fb_timeout;

	ged_set_backup_timer_timeout(eb_timeout_value);

	pre_eb_policy_state = eb_policy_state;
	pre_ged_policy_state = ged_policy_state;
	pre_freq_id = freq_id;
#endif
}

#if defined(OPLUS_ARCH_EXTENDS)
int oplus_ged_timer_or_trace_enable(void)
{
	int originTraceEnable = ged_timer_or_trace_enable();
	return originTraceEnable ? originTraceEnable : 1;
}

void oplus_ged_eb_dvfs_trace_dump(void)
{
#if !IS_ENABLED(CONFIG_MTK_GPU_LEGACY) /* MTK_GPU_EB_SUPPORT */
	int ui32CeilingID = ged_get_cur_limit_idx_ceil();
	int ui32FloorID = ged_get_cur_limit_idx_floor();
	u64 eb_timeout_value = ged_get_fallback_time();
	int eb_policy_state = mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_POLICY_STATE);// For EB
	//policy V2, this actually gets "commit type"
	int ged_policy_state =  ged_get_policy_state();
	int freq_id = ged_get_cur_oppidx();
	static int pre_eb_policy_state;
	static int pre_ged_policy_state;
	static int pre_freq_id;
	GED_DVFS_COMMIT_TYPE eCommitType;
	int top_freq_diff = 0, sc_freq_diff = 0, sc_avg_freq_diff = 0;
	struct cmd_info custom_ceiling_info ={0};
	union combineData tmp_multi = {0};
	static unsigned int pre_eb_nor_cnt, eb_nor_cnt;

	//struct GpuUtilization_Ex util_ex;

	if (!(is_fdvfs_enable() & POLICY_MODE_V2)) {
		if (ged_policy_state == POLICY_STATE_LB ||
				ged_policy_state == POLICY_STATE_FORCE_LB)
			eCommitType = GED_DVFS_LOADING_BASE_COMMIT;
		else if (ged_policy_state == POLICY_STATE_FB)
			eCommitType = GED_DVFS_FRAME_BASE_COMMIT;
		else
			eCommitType = GED_DVFS_FALLBACK_COMMIT;
	} else {
		eCommitType = eb_policy_state;
	}

	if (ged_policy_state == POLICY_STATE_FB) {
		ged_eb_dvfs_frame_done_dump();
	} else if (eb_policy_state != pre_eb_policy_state ||
		ged_policy_state != pre_ged_policy_state ||
		pre_freq_id != freq_id) {

		#ifdef OPLUS_ARCH_EXTENDS
		trace_oplus_tracing_mark_write(5566, "commit_type",
			eCommitType);
		trace_oplus_tracing_mark_write(5566, "gpu_freq",
			(long long) div_u64(ged_get_cur_stack_freq(), 1000));
		#endif /*OPLUS_ARCH_EXTENDS*/

		sc_freq_diff = ged_get_cur_stack_out_freq() > 0 ?
			ged_get_cur_stack_out_freq() - ged_get_cur_real_stack_freq() : 0;
		top_freq_diff = ged_get_cur_top_out_freq() > 0 ?
			ged_get_cur_top_out_freq() - ged_get_cur_top_freq() : 0;
		sc_avg_freq_diff = ged_get_cur_stack_avg_freq() > 0 ?
			ged_get_cur_stack_avg_freq() - ged_get_cur_real_stack_freq() : 0;

		trace_GPU_DVFS__Frequency(ged_get_cur_stack_freq() / 1000,
			ged_get_cur_real_stack_freq() / 1000, ged_get_cur_top_freq() / 1000,
			sc_freq_diff / 1000, top_freq_diff / 1000, sc_avg_freq_diff / 1000);

		#ifdef OPLUS_ARCH_EXTENDS
		trace_oplus_tracing_mark_write(5566, "gpu_freq_ceil",
			(long long) div_u64(ged_get_freq_by_idx(ui32CeilingID), 1000));
		trace_oplus_tracing_mark_write(5566, "gpu_freq_floor",
			(long long) div_u64(ged_get_freq_by_idx(ui32FloorID), 1000));
		trace_oplus_tracing_mark_write(5566, "limitter_ceil",
			ged_get_cur_limiter_ceil());
		trace_oplus_tracing_mark_write(5566, "limitter_floor",
			ged_get_cur_limiter_floor());
		#endif /*OPLUS_ARCH_EXTENDS*/
		if (ged_get_cur_limiter_ceil() == LIMIT_POWERHAL) {
			custom_ceiling_info = ged_dvfs_get_custom_ceiling_gpu_freq_info();
			#ifdef OPLUS_ARCH_EXTENDS
			trace_oplus_tracing_mark_write(5566, "limitter_ceil_pid",
				custom_ceiling_info.pid);
			trace_oplus_tracing_mark_write(5566, "limitter_ceil_id",
				custom_ceiling_info.user_id);
			trace_oplus_tracing_mark_write(5566, "limitter_ceil_cus_val",
				custom_ceiling_info.value);
			#endif /*OPLUS_ARCH_EXTENDS*/
		}

	}

	if (eb_policy_state != GED_DVFS_FRAME_BASE_COMMIT) {
		#ifdef OPLUS_ARCH_EXTENDS
		trace_oplus_tracing_mark_write(5566, "t_gpu",
			mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU));
		trace_oplus_tracing_mark_write(5566, "t_gpu_target",
			mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU_TARGET));
		#endif /* OPLUS_ARCH_EXTENDS */
		if ((is_fdvfs_enable() & POLICY_MODE_V2)) {
			trace_GPU_DVFS__Policy__Common__Check_Target(
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_PID].addr),
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_Q].addr),
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS].addr),
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_USE].addr),
				mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_TARGET].addr));

			// show LB loading for V2
			tmp_multi = mtk_gpueb_sysram_multi_read(SYSRAM_GPU_LOADING);
			eb_nor_cnt = tmp_multi.twoVar.var2;
			if (eb_nor_cnt != pre_eb_nor_cnt)
				ged_eb_dump_norm_loading();
			pre_eb_nor_cnt = eb_nor_cnt;
		}
		trace_GPU_DVFS__EB_Loading_dump(
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_GPU_LOADING),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_MCU_LOADING),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ITER_LOADING),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ITER_U_MCU_LOADING));
	}

	if (eb_policy_state == GED_DVFS_LOADING_BASE_COMMIT)
		eb_timeout_value = lb_timeout;
	else if (eb_policy_state == GED_DVFS_FRAME_BASE_COMMIT) {
		if (is_fdvfs_enable() & POLICY_MODE_V2)
			eb_timeout_value = mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU_TARGET) * 1000;
		else
			eb_timeout_value = fb_timeout;
	}


	ged_set_backup_timer_timeout(eb_timeout_value);

	pre_eb_policy_state = eb_policy_state;
	pre_ged_policy_state = ged_policy_state;
	pre_freq_id = freq_id;
#endif
}
#endif
void ged_eb_dvfs_frame_done_dump(void)
{
#if !IS_ENABLED(CONFIG_MTK_GPU_LEGACY) /* MTK_GPU_EB_SUPPORT */
	int top_freq_diff = 0, sc_freq_diff = 0, sc_avg_freq_diff = 0;
	union combineData tmp_multi = {0};
	union combineData tmp_multi_async = {0};
	struct cmd_info custom_ceiling_info ={0};
	struct cmd_info custom_boost_info ={0};
	int ui32CeilingID = ged_get_cur_limit_idx_ceil();
	int ui32FloorID = ged_get_cur_limit_idx_floor();
	unsigned int is_gpu_debug_ex_valid = 0;
	static unsigned int gpu_counter, pre_gpu_counter,last_gpu_npu_hint_ms;
	static int ultra_loading_flag, pre_ultra_loading_flag;

	tmp_multi = mtk_gpueb_sysram_multi_read(SYSRAM_GPU_FB_MARGIN_PARAM);
	tmp_multi_async = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[GPU_FB_ASYNC_PARAM1].addr);

	trace_tracing_mark_write(5566, "commit_type",
		mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_POLICY_STATE));
	trace_tracing_mark_write(5566, "gpu_freq",
		(long long) ged_get_cur_stack_freq() / 1000);
	#ifdef OPLUS_ARCH_EXTENDS
	trace_oplus_tracing_mark_write(5566, "commit_type",
		mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_POLICY_STATE));
	trace_oplus_tracing_mark_write(5566, "gpu_freq",
		(long long) ged_get_cur_stack_freq() / 1000);
	#endif /*OPLUS_ARCH_EXTENDS*/

	trace_tracing_mark_write(5566, "gpu_freq_ceil",
		ged_get_freq_by_idx(ui32CeilingID) / 1000);
	trace_tracing_mark_write(5566, "gpu_freq_floor",
		ged_get_freq_by_idx(ui32FloorID) / 1000);
	trace_tracing_mark_write(5566, "limitter_ceil",
		ged_get_cur_limiter_ceil());
	trace_tracing_mark_write(5566, "limitter_floor",
		ged_get_cur_limiter_floor());
	#ifdef OPLUS_ARCH_EXTENDS
	trace_oplus_tracing_mark_write(5566, "gpu_freq_ceil",
		ged_get_freq_by_idx(ui32CeilingID) / 1000);
	trace_oplus_tracing_mark_write(5566, "gpu_freq_floor",
		ged_get_freq_by_idx(ui32FloorID) / 1000);
	trace_oplus_tracing_mark_write(5566, "limitter_ceil",
		ged_get_cur_limiter_ceil());
	trace_oplus_tracing_mark_write(5566, "limitter_floor",
		ged_get_cur_limiter_floor());
	#endif /*OPLUS_ARCH_EXTENDS*/
	if (ged_get_cur_limiter_ceil() == LIMIT_POWERHAL) {
		custom_ceiling_info = ged_dvfs_get_custom_ceiling_gpu_freq_info();
		trace_tracing_mark_write(5566, "limitter_ceil_pid",
			custom_ceiling_info.pid);
		trace_tracing_mark_write(5566, "limitter_ceil_id",
			custom_ceiling_info.user_id);
		trace_tracing_mark_write(5566, "limitter_ceil_cus_val",
			custom_ceiling_info.value);
		#ifdef OPLUS_ARCH_EXTENDS
		trace_oplus_tracing_mark_write(5566, "limitter_ceil_pid",
			custom_ceiling_info.pid);
		trace_oplus_tracing_mark_write(5566, "limitter_ceil_id",
			custom_ceiling_info.user_id);
		trace_oplus_tracing_mark_write(5566, "limitter_ceil_cus_val",
			custom_ceiling_info.value);
		#endif /*OPLUS_ARCH_EXTENDS*/
	}

	if (ged_get_cur_limiter_floor() == LIMIT_POWERHAL) {
		custom_boost_info = ged_dvfs_get_custom_boost_gpu_freq_info();
		trace_tracing_mark_write(5566, "limitter_floor_pid",
			custom_boost_info.pid);
		trace_tracing_mark_write(5566, "limitter_floor_id",
			custom_boost_info.user_id);
		trace_tracing_mark_write(5566, "limitter_floor_cus_val",
			custom_boost_info.value);
	}

	trace_tracing_mark_write(5566, "t_gpu",
		mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU));
	trace_tracing_mark_write(5566, "t_gpu_target",
		mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU_TARGET));
	#ifdef OPLUS_ARCH_EXTENDS
	trace_oplus_tracing_mark_write(5566, "t_gpu",
		mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU));
	trace_oplus_tracing_mark_write(5566, "t_gpu_target",
		mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU_TARGET));
	#endif /* OPLUS_ARCH_EXTENDS */

	// loading
	//trace_GPU_DVFS__Loading(ged_dvfs_get_gpu_loading(), 0,
		//0, 0, 0, 0, ged_dvfs_get_gpu_loading());
	ged_eb_dump_norm_loading();

	trace_GPU_DVFS__Policy__Frame_based__Frequency(
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_TARGET_FREQ].addr),
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_FB_FREQ_FLOOR].addr),
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_TARGET_OPP].addr),
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_TARGET_FREQ_RESTRICT].addr));

	trace_GPU_DVFS__Policy__Frame_based__Workload(
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_FB_BUSY_CYCLE_CUR].addr),
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_FB_BUSY_CYCLE].addr),
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_WORKLOAD_REAL].addr),
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_WORKLOAD_PIPE].addr),
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_EB_WORKLOAD_MODE].addr));

	trace_GPU_DVFS__Policy__Frame_based__GPU_Time(
		mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU),
		mtk_gpueb_sysram_read(SYSRAM_GPU_T_GPU_TARGET),
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_TARGET_HD].addr),
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_REAL].addr),
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_PIPE].addr));

	trace_GPU_DVFS__Policy__Frame_based__Margin(
		tmp_multi.twoVar.var1,
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_FB_MARGIN].addr),
		tmp_multi.twoVar.var2);

	sc_freq_diff = ged_get_cur_stack_out_freq() > 0 ?
		ged_get_cur_stack_out_freq() - ged_get_cur_real_stack_freq() : 0;
	top_freq_diff = ged_get_cur_top_out_freq() > 0 ?
		ged_get_cur_top_out_freq() - ged_get_cur_top_freq() : 0;
	sc_avg_freq_diff = ged_get_cur_stack_avg_freq() > 0 ?
		ged_get_cur_stack_avg_freq() - ged_get_cur_real_stack_freq() : 0;

	trace_GPU_DVFS__Frequency(div_u64(ged_get_cur_stack_freq(), 1000),
		div_u64(ged_get_cur_real_stack_freq(), 1000), div_u64(ged_get_cur_top_freq(), 1000),
		div_s64(sc_freq_diff, 1000), div_s64(top_freq_diff, 1000), div_s64(sc_avg_freq_diff, 1000));

	trace_tracing_mark_write(5566, "preserve",
		mtk_gpueb_sysram_read(SYSRAM_GPU_EB_GED_PRESERVE));

	if (mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_FB_MFRC].addr) >> 8 == 2) {
		trace_tracing_mark_write(5566, "mfrc_policy_margin",
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_FB_MFRC].addr) & 0xFF);
		trace_tracing_mark_write(5566, "mfrc_policy_done",
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_FB_MFRC_2].addr) & 0xFF);
	}

	#ifdef OPLUS_ARCH_EXTENDS
	if (ged_timer_or_trace_enable())
		ultra_loading_flag = mtk_gpueb_sysram_read(fdvfs_v2_table[ULTRA_LOADING_FLAG].addr);
	else
		ultra_loading_flag = 0;
	#endif /* OPLUS_ARCH_EXTENDS */

	if(pre_ultra_loading_flag != ultra_loading_flag) {
		trace_tracing_mark_write(5566, "fb_ultra", ultra_loading_flag);
		pre_ultra_loading_flag = ultra_loading_flag;
	}

	trace_GPU_DVFS__Policy__Common__Check_Target(
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_PID].addr),
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_Q].addr),
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS].addr),
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_USE].addr),
			mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_GPU_FPS_TARGET].addr));

	if (ged_npu_hint_enable)
		trace_tracing_mark_write(5566, "gpu_npu_hint_ms", ged_npu_hint_enable);
	else {
		if (ged_npu_hint_enable != last_gpu_npu_hint_ms)
			trace_tracing_mark_write(5566, "gpu_npu_hint_ms", ged_npu_hint_enable);
	}
	last_gpu_npu_hint_ms = ged_npu_hint_enable;

	if (!ged_dvfs_get_async_ratio_support())
		return;

	#ifdef OPLUS_ARCH_EXTENDS
	if (ged_timer_or_trace_enable())
		gpu_counter = mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ASYNC_GPU_ACTIVE);
	else
		gpu_counter = 0;
	#endif /* OPLUS_ARCH_EXTENDS */

	if (gpu_counter != pre_gpu_counter) {
		trace_tracing_mark_write(5566, "async_perf_high",
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_PERF_IMPROVE));
		trace_GPU_DVFS__Policy__Frame_based__Async_ratio__Counter(
			gpu_counter, mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ASYNC_ITER),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ASYNC_COMPUTE),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ASYNC_L2EXT),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ASYNC_TILER),
			mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ASYNC_MCU));
		pre_gpu_counter = gpu_counter;
	}
	trace_GPU_DVFS__Policy__Frame_based__Async_ratio__Index(
		tmp_multi_async.fourVar.var1,
		mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_ADJUST_RATIO),
		mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_PERF_IMPROVE),
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_FB_ASYNC_PARAM2].addr),
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_TARGET_FREQ].addr) / 1000,
		tmp_multi_async.fourVar.var3);
	trace_GPU_DVFS__Policy__Frame_based__Async_ratio__Policy(
		tmp_multi_async.fourVar.var2,
		mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_TARGET_OPP].addr),
		tmp_multi_async.fourVar.var3,
		tmp_multi_async.fourVar.var4,
		tmp_multi_async.fourVar.var1);

	is_gpu_debug_ex_valid = mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_DEBUG_EX_VALID].addr);
	tmp_multi = mtk_gpueb_sysram_multi_read(fdvfs_v2_table[GPU_DEBUG_EX_ENABLE].addr);
	trace_GPU_DVFS__G_DEBUG_EX(is_gpu_debug_ex_valid, tmp_multi.value,
		mtk_gpueb_sysram_read(fdvfs_v2_table[DCS_GOV_CORE_MASK].addr));
#endif
}

static unsigned long long sw_vsync_ts;
static void ged_notify_sw_sync_work_handle(struct work_struct *psWork)
{
	struct GED_NOTIFY_SW_SYNC *psNotify =
		GED_CONTAINER_OF(psWork, struct GED_NOTIFY_SW_SYNC, sWork);
	unsigned long long temp;
	GED_DVFS_COMMIT_TYPE eCommitType;
	u64 timeout_value;
	/*only one policy at a time*/
	if (psNotify && g_HT_hwvsync_emu.function != NULL) {
		mutex_lock(&gsPolicyLock);
		timeout_value = lb_timeout;
		psNotify->bUsed = false;

		if (hrtimer_get_remaining(&g_HT_hwvsync_emu) < 0) {
			enum gpu_dvfs_policy_state policy_state;

			if (!is_fdvfs_enable()) {
				policy_state = ged_get_policy_state();
				if (policy_state == POLICY_STATE_FB ||
						policy_state == POLICY_STATE_FB_FALLBACK ||
						policy_state == POLICY_STATE_LB_FALLBACK ||
						policy_state == POLICY_STATE_FORCE_LB_FALLBACK) {
					eCommitType = GED_DVFS_FALLBACK_COMMIT;
					if (policy_state == POLICY_STATE_LB_FALLBACK)
						ged_set_policy_state(POLICY_STATE_LB_FALLBACK);
					else if (policy_state == POLICY_STATE_FORCE_LB_FALLBACK)
						ged_set_policy_state(POLICY_STATE_FORCE_LB_FALLBACK);
					else
						ged_set_policy_state(POLICY_STATE_FB_FALLBACK);
					timeout_value = ged_get_fallback_time();
				} else {
					eCommitType = GED_DVFS_LOADING_BASE_COMMIT;
				}
				ged_set_backup_timer_timeout(timeout_value);   // set init value

				temp = 0;
				/* if callback is queued, send mode off to real driver */
				ged_sw_vsync_event(false);
#if IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_TIMER_BACKUP */
				temp = ged_get_time();
				if (temp-sw_vsync_ts > GED_DVFS_TIMER_TIMEOUT) {
					do_div(temp, 1000);
					psNotify->t = temp;
					ged_dvfs_run(psNotify->t, psNotify->phase,
						psNotify->ul3DFenceDoneTime, eCommitType);
					ged_log_buf_print(ghLogBuf_DVFS,
						"[GED_K] Timer kicked	(ts=%llu) ", temp);
				} else {
					ged_log_buf_print(ghLogBuf_DVFS,
						"[GED_K] Timer kick giveup (ts=%llu)", temp);
				}
#endif
			hrtimer_start(&g_HT_hwvsync_emu,
				ns_to_ktime(GED_DVFS_TIMER_TIMEOUT), HRTIMER_MODE_REL);

			} else if (ged_timer_or_trace_enable()) {
				ged_eb_dvfs_trace_dump();
				hrtimer_start(&g_HT_hwvsync_emu,
					ns_to_ktime(GED_DVFS_TIMER_TIMEOUT), HRTIMER_MODE_REL);
			}
		#if defined(OPLUS_ARCH_EXTENDS)
			else {
			oplus_ged_eb_dvfs_trace_dump();
			hrtimer_start(&g_HT_hwvsync_emu,
				ns_to_ktime(GED_DVFS_TIMER_TIMEOUT), HRTIMER_MODE_REL);
		}
		#endif
		}
		mutex_unlock(&gsPolicyLock);
	}
#if IS_ENABLED(CONFIG_MTK_GPU_FW_IDLE)
	/* set initial idle time to 5ms if runtime policy stay default flavor */
	if (ged_kpi_is_fw_idle_policy_enable() == -1)
		mtk_set_gpu_idle(5);
#endif /* MTK_GPU_FW_IDLE */
}

#define GED_VSYNC_MISS_QUANTUM_NS 16666666

#if IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_COMMON_DVFS */
static unsigned long long hw_vsync_ts;
#endif

static unsigned long long g_ns_gpu_off_ts;

static bool g_timer_on;
static unsigned long long g_timer_on_ts;
static bool g_bGPUClock;

/*
 * void timer_switch(bool bTock)
 * only set the staus, not really operating on real timer
 */
void timer_switch(bool bTock)
{
	mutex_lock(&gsVsyncStampLock);
	g_timer_on = bTock;
	if (bTock)
		g_timer_on_ts = ged_get_time();
	mutex_unlock(&gsVsyncStampLock);
}

void timer_switch_locked(bool bTock)
{
	g_timer_on = bTock;
	if (bTock)
		g_timer_on_ts = ged_get_time();
}

static void ged_timer_switch_work_handle(struct work_struct *psWork)
{
	struct GED_NOTIFY_SW_SYNC *psNotify =
		GED_CONTAINER_OF(psWork, struct GED_NOTIFY_SW_SYNC, sWork);
	if (psNotify) {
		ged_sw_vsync_event(false);

		psNotify->bUsed = false;
	}
}


void ged_set_backup_timer_timeout(u64 time_out)
{
	if (time_out != 0 && time_out < GED_DVFS_FB_TIMER_TIMEOUT)
		g_fallback_time_out = time_out;
	else
		g_fallback_time_out = GED_DVFS_FB_TIMER_TIMEOUT;
}


void ged_cancel_backup_timer(void)
{
	unsigned long long temp;

	temp = ged_get_time();
#if IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_TIMER_BACKUP */
	#if defined(OPLUS_ARCH_EXTENDS)
	if ((g_ged_frame_base_optimize == 0 || g_bGPUClock) && (ged_timer_or_trace_enable() || oplus_ged_timer_or_trace_enable())) {
	#else
	if ((g_ged_frame_base_optimize == 0 || g_bGPUClock) &&
		ged_timer_or_trace_enable() &&
		g_HT_hwvsync_emu.function != NULL) {
	#endif
		if (hrtimer_try_to_cancel(&g_HT_hwvsync_emu)) {
			/* Timer is either queued or in cb
			 * cancel it to ensure it is not bother any way
			 */
			hrtimer_cancel(&g_HT_hwvsync_emu);
			hrtimer_start(&g_HT_hwvsync_emu,
				ns_to_ktime(GED_DVFS_TIMER_TIMEOUT), HRTIMER_MODE_REL);
			ged_log_buf_print(ghLogBuf_DVFS,
				"[GED_K] Timer Restart (ts=%llu)", temp);
		} else {
			/*
			 * Timer is not existed
			 */
			hrtimer_start(&g_HT_hwvsync_emu,
				ns_to_ktime(GED_DVFS_TIMER_TIMEOUT), HRTIMER_MODE_REL);
			ged_log_buf_print(ghLogBuf_DVFS,
				"[GED_K] New Timer Start (ts=%llu)", temp);
			timer_switch_locked(true);
		}
	}
#endif /* CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT */
}


GED_ERROR ged_notify_sw_vsync(GED_VSYNC_TYPE eType,
	struct GED_DVFS_UM_QUERY_PACK *psQueryData)
{
	ged_notification(GED_NOTIFICATION_TYPE_SW_VSYNC);

	{
#if IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_COMMON_DVFS */

	unsigned long long temp;
	unsigned long ul3DFenceDoneTime;


	psQueryData->bFirstBorn = ged_sw_vsync_event(true);

	ul3DFenceDoneTime = ged_monitor_3D_fence_done_time();

	psQueryData->ul3DFenceDoneTime = ul3DFenceDoneTime;

	hw_vsync_ts = temp = ged_get_time();

	if (g_gpu_timer_based_emu) {
		ged_log_buf_print(ghLogBuf_DVFS,
			"[GED_K] Vsync ignored (ts=%llu)", temp);
		return GED_ERROR_INTENTIONAL_BLOCK;
	}

/* TODO: temp defined to disable vsync_dvfs when COMMON_DVFS on*/
#if IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_COMMON_DVFS */
	return GED_ERROR_INTENTIONAL_BLOCK;
#else
	long phase = 0;
	unsigned long t;
	bool bHWEventKick = false;
	long long llDiff = 0;

	/*critical session begin*/
	mutex_lock(&gsVsyncStampLock);

	if (eType == GED_VSYNC_SW_EVENT && g_HT_hwvsync_emu.function != NULL) {
		sw_vsync_ts = temp;
#if IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_TIMER_BACKUP */
		if (hrtimer_try_to_cancel(&g_HT_hwvsync_emu)) {
			/* Timer is either queued or in cb
			 * cancel it to ensure it is not bother any way
			 */
			hrtimer_cancel(&g_HT_hwvsync_emu);
			hrtimer_start(&g_HT_hwvsync_emu,
			ns_to_ktime(GED_DVFS_TIMER_TIMEOUT), HRTIMER_MODE_REL);
			ged_log_buf_print(ghLogBuf_DVFS,
				"[GED_K] Timer Restart (ts=%llu)", temp);
		} else {
			/*
			 * Timer is not existed
			 */
			hrtimer_start(&g_HT_hwvsync_emu,
			ns_to_ktime(GED_DVFS_TIMER_TIMEOUT), HRTIMER_MODE_REL);
			ged_log_buf_print(ghLogBuf_DVFS,
				"[GED_K] New Timer Start (ts=%llu)", temp);
			timer_switch_locked(true);
		}
#endif /* CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT */
	} else {
		hw_vsync_ts = temp;

		llDiff = (long long)(hw_vsync_ts - sw_vsync_ts);

		if (llDiff > GED_VSYNC_MISS_QUANTUM_NS)
			bHWEventKick = true;
	}
#ifdef GED_DVFS_DEBUG
	if (eType == GED_VSYNC_HW_EVENT)
		GED_LOGD("HW VSYNC: llDiff=",
		"%lld, hw_vsync_ts=%llu, sw_vsync_ts=%llu\n", llDiff,
		hw_vsync_ts, sw_vsync_ts);
	else
		GED_LOGD("SW VSYNC: llDiff=",
		"%lld, hw_vsync_ts=%llu, sw_vsync_ts=%llu\n", llDiff,
		hw_vsync_ts, sw_vsync_ts);
#endif		///	#ifdef GED_DVFS_DEBUG


	if (eType == GED_VSYNC_HW_EVENT)
		ged_log_buf_print(ghLogBuf_DVFS,
		"[GED_K] HW VSYNC (ts=%llu) ", hw_vsync_ts);
	else
		ged_log_buf_print(ghLogBuf_DVFS,
		"[GED_K] SW VSYNC (ts=%llu) ", sw_vsync_ts);

	mutex_unlock(&gsVsyncStampLock);
	/*critical session end*/

	if (eType == GED_VSYNC_SW_EVENT) {
		do_div(temp, 1000);
		t = (unsigned long)(temp);

		// for some cases just align vsync to FenceDoneTime
		if (ul3DFenceDoneTime > t) {
			if (ul3DFenceDoneTime - t < GED_DVFS_DIFF_THRESHOLD)
				t = ul3DFenceDoneTime;
		}
		psQueryData->usT = t;
		ged_dvfs_run(t, phase, ul3DFenceDoneTime,
			GED_DVFS_LOADING_BASE_COMMIT);
		ged_dvfs_sw_vsync_query_data(psQueryData);
	} else {
		if (bHWEventKick) {
#ifdef GED_DVFS_DEBUG
			GED_LOGD("HW Event: kick!\n");
#endif							/// GED_DVFS_DEBUG
			ged_log_buf_print(ghLogBuf_DVFS,
				"[GED_K] HW VSync: mending kick!");
			ged_dvfs_run(0, 0, 0, 0);
		}
	}
#endif
#else
	unsigned long long temp;

	temp = ged_get_time();
	ged_sw_vsync_event(true);
	return GED_ERROR_INTENTIONAL_BLOCK;
#endif

	return GED_OK;
	}
}


extern unsigned int gpu_loading;
enum hrtimer_restart ged_sw_vsync_check_cb(struct hrtimer *timer)
{
	unsigned long long temp;
	long long llDiff;
	unsigned int loading_mode = 0;
	unsigned int gpu_loading_temp = 0;
	struct GED_NOTIFY_SW_SYNC *psNotify;
	struct GpuUtilization_Ex util_ex;

	memset(&util_ex, 0, sizeof(util_ex));

	temp = cpu_clock(smp_processor_id());

	llDiff = (long long)(temp - sw_vsync_ts);

	if (llDiff > GED_VSYNC_MISS_QUANTUM_NS) {
		psNotify = &(loading_base_notify[((notify_index++) % MAX_NOTIFY_CNT)]);

		if (notify_index >= MAX_NOTIFY_CNT)
			notify_index = 0;

#if !IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_TIMER_BACKUP */
		ged_dvfs_cal_gpu_utilization_ex(&gpu_av_loading,
			&gpu_block, &gpu_idle, &util_ex);
		gpu_loading = gpu_av_loading;
#endif

		if (is_fdvfs_enable()) {
			gpu_loading_temp = mtk_gpueb_sysram_read(SYSRAM_GPU_EB_USE_GPU_LOADING);
		} else {
			ged_get_gpu_utli_ex(&util_ex);
			mtk_get_dvfs_loading_mode(&loading_mode);
			if (loading_mode == LOADING_MAX_3DTA_COM) {
				gpu_loading_temp =
				MAX(util_ex.util_3d, util_ex.util_ta) +
				util_ex.util_compute;
			} else if (loading_mode == LOADING_MAX_3DTA) {
				gpu_loading_temp =
				MAX(util_ex.util_3d, util_ex.util_ta);
			} else if (loading_mode == LOADING_ITER) {
				gpu_loading_temp = util_ex.util_iter;
			} else if (loading_mode == LOADING_MAX_ITERMCU) {
				gpu_loading_temp = MAX(util_ex.util_iter, util_ex.util_mcu);
			} else {   // LOADING_ACTIVE or unknown mode
				gpu_loading_temp = util_ex.util_active;
			}
		}

		if (false == g_bGPUClock && 0 == gpu_loading_temp
			&& (temp - g_ns_gpu_on_ts > GED_DVFS_TIMER_TIMEOUT)) {
			if (psNotify && psNotify->bUsed == false) {
				psNotify->bUsed = true;
				INIT_WORK(&psNotify->sWork,
					ged_timer_switch_work_handle);
				queue_work(g_psNotifyWorkQueue,
					&psNotify->sWork);
				timer_switch_locked(false);
			}
#ifdef GED_DVFS_DEBUG
			ged_log_buf_print(ghLogBuf_DVFS,
				"[GED_K] Timer removed	(ts=%llu) ", temp);
#endif
			return HRTIMER_NORESTART;
		}

		if (psNotify) {
			if (psNotify->bUsed == false && ged_kpi_enabled()) {
				psNotify->bUsed = true;
				INIT_WORK(&psNotify->sWork,
					ged_notify_sw_sync_work_handle);
				psNotify->phase = GED_DVFS_TIMER_BACKUP;
				psNotify->ul3DFenceDoneTime = 0;
				queue_work(g_psNotifyWorkQueue, &psNotify->sWork);
#ifdef GED_DVFS_DEBUG
				ged_log_buf_print(ghLogBuf_DVFS,
					"[GED_K] Timer queue to kick (ts=%llu)", temp);
#endif
			}
			g_timer_on_ts = temp;
		}
	}
	return HRTIMER_NORESTART;
}

#if IS_ENABLED(CONFIG_MTK_GPU_POWER_ON_OFF_TEST)
unsigned int ged_gpu_power_stress_test_enable(void)
{
	return g_ged_power_stress_test_support;
}
EXPORT_SYMBOL(ged_gpu_power_stress_test_enable);
#endif /* MTK_GPU_POWER_ON_OFF_TEST */

unsigned int ged_gpu_whitebox_power_test_support(int support_flag)
{
	g_whitebox_support_flag = support_flag;

	return g_whitebox_support_flag;
}
EXPORT_SYMBOL(ged_gpu_whitebox_power_test_support);

unsigned int ged_gpu_whitebox_power_test_case(int replace)
{
	mcu_replace = replace;

	return mcu_replace;
}
EXPORT_SYMBOL(ged_gpu_whitebox_power_test_case);

unsigned int ged_get_whitebox_power_test_support(void)
{
	return g_whitebox_support_flag;
}
EXPORT_SYMBOL(ged_get_whitebox_power_test_support);


unsigned int ged_get_whitebox_power_test_case(void)
{
	return mcu_replace;
}
EXPORT_SYMBOL(ged_get_whitebox_power_test_case);


unsigned int ged_get_whitebox_power_test_case_clear(void)
{
	mcu_replace = 0;

	return mcu_replace;
}
EXPORT_SYMBOL(ged_get_whitebox_power_test_case_clear);


void ged_set_whitebox_power_state_store(int first, int second)
{
	if ((first >= 0 && first < 30) && (second >= 0 && first < 30))
		stat_mcu_store[first][second]++;
}
EXPORT_SYMBOL(ged_set_whitebox_power_state_store);

#if IS_ENABLED(CONFIG_MTK_GPU_APO_SUPPORT)
unsigned int ged_gpu_apo_support(void)
{
	return g_ged_apo_support;
}
EXPORT_SYMBOL(ged_gpu_apo_support);

unsigned long long ged_get_apo_thr_ns(void)
{
	return g_apo_thr_ns;
}
EXPORT_SYMBOL(ged_get_apo_thr_ns);

void ged_set_apo_thr_ns(unsigned long long apo_thr_ns)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_apo_thr_ns = apo_thr_ns;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_thr_ns);

unsigned long long ged_get_apo_wakeup_ns(void)
{
	return g_apo_wakeup_ns;
}
EXPORT_SYMBOL(ged_get_apo_wakeup_ns);

void ged_set_apo_wakeup_ns_nolock(unsigned long long apo_wakeup_ns)
{
	g_apo_wakeup_ns = apo_wakeup_ns;
}
EXPORT_SYMBOL(ged_set_apo_wakeup_ns_nolock);

void ged_set_apo_wakeup_ns(unsigned long long apo_wakeup_ns)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	ged_set_apo_wakeup_ns_nolock(apo_wakeup_ns);

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_wakeup_ns);

unsigned long long ged_get_apo_lp_thr_ns(void)
{
	return g_apo_lp_thr_ns;
}
EXPORT_SYMBOL(ged_get_apo_lp_thr_ns);

void ged_set_apo_lp_thr_ns(unsigned long long apo_lp_thr_ns)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_apo_lp_thr_ns = apo_lp_thr_ns;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_lp_thr_ns);

unsigned long long ged_get_apo_api_boost_thr_ns(void)
{
	return g_apo_api_boost_thr_ns;
}
EXPORT_SYMBOL(ged_get_apo_api_boost_thr_ns);

void ged_set_apo_api_boost_thr_ns(unsigned long long apo_api_boost_thr_ns)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_apo_api_boost_thr_ns = apo_api_boost_thr_ns;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_api_boost_thr_ns);

void ged_set_all_apo_thr_ns_nolock(unsigned long long apo_thr_ns)
{
	g_apo_thr_ns = apo_thr_ns;
	g_apo_wakeup_ns = apo_thr_ns + 1000000;
}
EXPORT_SYMBOL(ged_set_all_apo_thr_ns_nolock);

int ged_get_apo_hint(void)
{
	return g_apo_hint;
}
EXPORT_SYMBOL(ged_get_apo_hint);

int ged_get_apo_force_hint(void)
{
	return g_apo_force_hint;
}
EXPORT_SYMBOL(ged_get_apo_force_hint);

void ged_set_apo_force_hint(int apo_force_hint)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_apo_force_hint = apo_force_hint;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_force_hint);

int ged_get_apo_autosuspend_delay_ref_count(void)
{
	return g_apo_autosuspend_delay_ref_count;
}
EXPORT_SYMBOL(ged_get_apo_autosuspend_delay_ref_count);

void ged_set_apo_autosuspend_delay_ctrl(int ctrl)
{
	g_apo_autosuspend_delay_ctrl = ctrl;
}
EXPORT_SYMBOL(ged_set_apo_autosuspend_delay_ctrl);

int ged_get_apo_autosuspend_delay_ctrl(void)
{
	return g_apo_autosuspend_delay_ctrl;
}
EXPORT_SYMBOL(ged_get_apo_autosuspend_delay_ctrl);


int ged_get_apo_autosuspend_delay_target_ref_count(void)
{
	return g_apo_autosuspend_delay_target_ref_count;
}
EXPORT_SYMBOL(ged_get_apo_autosuspend_delay_target_ref_count);

void ged_set_apo_autosuspend_delay_target_ref_count(int apo_autosuspend_delay_target_ref_count)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_apo_autosuspend_delay_target_ref_count = apo_autosuspend_delay_target_ref_count;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_autosuspend_delay_target_ref_count);

unsigned int ged_get_apo_autosuspend_delay_ms(void)
{
	return g_apo_autosuspend_delay_ms;
}
EXPORT_SYMBOL(ged_get_apo_autosuspend_delay_ms);

void ged_set_apo_autosuspend_delay_ms_ref_idletime_nolock(long long idle_time)
{
	/* autosuspend_delay setting */
	if (g_apo_autosuspend_delay_ctrl == 0) {
		trace_GPU_Power__Policy__APO_active_time(g_ns_gpu_predict_A_to_I_duration);
		trace_GPU_Power__Policy__APO_idle_time(idle_time);
		if (is_fdvfs_enable() & POLICY_MODE_V2) {
			unsigned long long g_gpu_frame_time_ns_tmp;
			g_gpu_frame_time_ns = g_ged_gpu_frame_time[0].target;
			g_gpu_frame_time_ns_tmp =
				(unsigned long long)mtk_gpueb_sysram_read(fdvfs_v2_table[GPU_T_TARGET_US].addr) * 1000;
			for (int i = 0; i < GED_FRAME_TIME_CONFIG_NUM; i++) {
				if (g_gpu_frame_time_ns_tmp <= g_ged_gpu_frame_time[i].margin) {
					g_gpu_frame_time_ns = g_ged_gpu_frame_time[i].target;
					break;
				}
			}
		}
		if (g_apo_legacy == GED_APO_LEGACY_VER1) {
			if (g_gpu_frame_time_ns >= g_ged_gpu_frame_time[2].target)
				g_apo_autosuspend_delay_ms = GED_APO_AUTOSUSPEND_DELAY_MS;
			else
				g_apo_autosuspend_delay_ms = GED_APO_AUTOSUSPEND_DELAY_MAX_MS;
		} else {
			if ((g_gpu_frame_time_ns >= g_ged_gpu_frame_time[2].target) &&
				(g_gpu_frame_time_ns <= g_ged_gpu_frame_time[3].target)) {
				if (idle_time > 0 &&
					idle_time <= (long long)(div_u64(g_gpu_frame_time_ns, 2) + GED_APO_VAR_NS)) {
					if (g_ns_gpu_predict_A_to_I_duration < GED_APO_SHORT_ACTIVE_NS &&
						idle_time < GED_APO_WAKEUP_THR_NS) {
						g_apo_autosuspend_delay_ms = GED_APO_AUTOSUSPEND_DELAY_MS;
						trace_GPU_Power__Policy__APO_irregular(2);
					} else if ((g_ns_gpu_predict_A_to_I_duration <
						((unsigned long long)(div_u64(g_gpu_frame_time_ns, 3)))) &&
						(ged_get_policy_state() == POLICY_STATE_FB) &&
						(ged_get_cur_oppidx() >= ged_get_min_oppidx_real())) {
						g_apo_autosuspend_delay_ms = 0;
						trace_GPU_Power__Policy__APO_irregular(3);
					} else {
						g_apo_autosuspend_delay_ms = GED_APO_AUTOSUSPEND_DELAY_MS;
						trace_GPU_Power__Policy__APO_irregular(4);
					}
				} else if (idle_time > (long long)(div_u64(g_gpu_frame_time_ns, 2) + GED_APO_VAR_NS)) {
					g_apo_autosuspend_delay_ms = 0;
					trace_GPU_Power__Policy__APO_irregular(5);
				} else {
					g_apo_autosuspend_delay_ms = GED_APO_AUTOSUSPEND_DELAY_MS;
					trace_GPU_Power__Policy__APO_irregular(6);
				}
			} else {
				if (idle_time > (long long)(div_u64(g_gpu_frame_time_ns, 2) + GED_APO_VAR_NS)) {
					g_apo_autosuspend_delay_ms = GED_APO_AUTOSUSPEND_DELAY_MS;
					trace_GPU_Power__Policy__APO_irregular(7);
				} else {
					g_apo_autosuspend_delay_ms = GED_APO_AUTOSUSPEND_DELAY_HFR_MS;
					trace_GPU_Power__Policy__APO_irregular(8);
				}
			}
		}
	}
}
EXPORT_SYMBOL(ged_set_apo_autosuspend_delay_ms_ref_idletime_nolock);

void ged_set_apo_autosuspend_delay_ms_ref_idletime(long long idle_time)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	ged_set_apo_autosuspend_delay_ms_ref_idletime_nolock(idle_time);

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_autosuspend_delay_ms_ref_idletime);

void ged_set_apo_autosuspend_delay_ms_nolock(unsigned int apo_autosuspend_delay_ms)
{
	g_apo_autosuspend_delay_ms = apo_autosuspend_delay_ms;
}
EXPORT_SYMBOL(ged_set_apo_autosuspend_delay_ms_nolock);

void ged_set_apo_autosuspend_delay_ms(unsigned int apo_autosuspend_delay_ms)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	ged_set_apo_autosuspend_delay_ms_nolock(apo_autosuspend_delay_ms);

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_autosuspend_delay_ms);

void ged_get_gpu_frame_time(int frame_time)
{
	/* initialization */
	if (!(is_fdvfs_enable() & POLICY_MODE_V2)) {
		g_gpu_frame_time_ns = g_ged_gpu_frame_time[0].target;

		for (int i = 0; i < GED_FRAME_TIME_CONFIG_NUM; i++) {
			if (frame_time <= g_ged_gpu_frame_time[i].margin) {
				g_gpu_frame_time_ns = g_ged_gpu_frame_time[i].target;
				break;
			}
		}
	}
	trace_GPU_Power__Policy__APO_Frame_Time(g_gpu_frame_time_ns);
}
EXPORT_SYMBOL(ged_get_gpu_frame_time);


void ged_set_apo_status(int apo_status)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_ged_apo_support = (unsigned int)apo_status;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_status);

void ged_set_apo_legacy(enum ged_apo_legacy apo_legacy)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_apo_legacy = apo_legacy;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_legacy);

enum ged_apo_legacy ged_get_apo_legacy(void)
{
	return g_apo_legacy;
}
EXPORT_SYMBOL(ged_get_apo_legacy);

void ged_set_apo_api_sync_status(int apo_api_sync_status)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_ged_apo_api_sync_support = (unsigned int)apo_api_sync_status;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_apo_api_sync_status);

unsigned int ged_gpu_apo_api_sync_support(void)
{
	return g_ged_apo_api_sync_support;
}
EXPORT_SYMBOL(ged_gpu_apo_api_sync_support);

void ged_get_active_time(void)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_ns_gpu_A_ts = ged_get_time();

	if (g_ns_gpu_I_ts > 0) {
		g_ns_gpu_I_to_A_duration =
			g_ns_gpu_A_ts - g_ns_gpu_I_ts;
	} else
		g_ns_gpu_I_to_A_duration = 0;

	g_ns_gpu_I_ts = 0;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_get_active_time);

void ged_get_idle_time(void)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	if (g_ns_gpu_I_ts == 0)
		g_ns_gpu_I_ts = ged_get_time();

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_get_idle_time);


bool ged_gpu_is_heavy(void)
{
	unsigned int gpu_loading = 0;
	int cur_oppidx = ged_get_cur_oppidx();
	int ui32CeilingID = ged_get_cur_limit_idx_ceil();

	if (is_fdvfs_enable() & POLICY_MODE_V2)
		cur_oppidx = mtk_gpueb_sysram_read(SYSRAM_GPU_EB_DESIRE_FREQ_ID);

	mtk_get_gpu_loading(&gpu_loading);

	return ((gpu_loading >= 85) && (cur_oppidx <= ui32CeilingID));
}
EXPORT_SYMBOL(ged_gpu_is_heavy);

bool ged_check_apo_api_boost(int api_sync_flag)
{
	unsigned long long api_boost_interval_ns = ged_get_api_boost_interval_ns();
	unsigned long long api_boost_end_ts_ns = ged_get_api_boost_end_ts_ns();
	unsigned long long cur_ts_ns = ged_get_time();

	if (api_boost_interval_ns > 0) {
		if (api_sync_flag == 1) {
			if (api_boost_interval_ns <= g_apo_api_boost_thr_ns) {
				g_bapo_api_boost = true;
				trace_GPU_Power__Policy__APO_API_Boost_Cond(1);
			} else {
				/* g_bapo_api_boost = false; */
				/* Trace for debug */
				trace_GPU_Power__Policy__APO_API_Boost_Cond(2);
			}
		} else if (api_sync_flag == 0) {
			if (api_boost_end_ts_ns > 0 &&
				cur_ts_ns > api_boost_end_ts_ns &&
				((cur_ts_ns - api_boost_end_ts_ns) > g_apo_api_boost_thr_ns)) {
				ged_reset_api_boost_interval_ns();
				g_bapo_api_boost = false;
				trace_GPU_Power__Policy__APO_API_Boost_Cond(3);
			} else {
				/* Trace for debug */
				trace_GPU_Power__Policy__APO_API_Boost_Cond(4);
			}
		}
	} else {
		/* Trace for debug */
		trace_GPU_Power__Policy__APO_API_Boost_Cond(5);
	}

	trace_GPU_Power__Policy__APO_API_Boost(g_bapo_api_boost);
	trace_GPU_Power__Policy__APO_API_Boost_Invl_US(div64_u64(api_boost_interval_ns, 1000));
	trace_GPU_Power__Policy__APO_API_Boost_End_US(div64_u64(api_boost_end_ts_ns, 1000));
	trace_GPU_Power__Policy__APO_API_Boost_Cur_US(div64_u64(cur_ts_ns, 1000));
	trace_GPU_Power__Policy__APO_API_Boost_Thr_US(div64_u64(g_apo_api_boost_thr_ns, 1000));

	return g_bapo_api_boost;
}
EXPORT_SYMBOL(ged_check_apo_api_boost);

bool ged_get_apo_api_boost(void)
{
	return g_bapo_api_boost;
}
EXPORT_SYMBOL(ged_get_apo_api_boost);

void ged_check_power_duration(void)
{
	unsigned long ulIRQFlags;
	bool bforce = false;
	bool bLast_I_to_A = false;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	/* Condition-1 */
	bforce = ged_gpu_is_heavy() || ged_check_apo_api_boost(get_api_sync_flag());
	if (true == bforce)
		goto direct_check;

	if (g_ns_gpu_I_to_A_duration <= 0) { // directly return when L2 off as GPU sleep to GPU power-down
		spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
		return;
	}

	/* Condition */
	bLast_I_to_A = g_ns_gpu_I_to_A_duration < g_apo_thr_ns;

direct_check:
	if (bforce || bLast_I_to_A)
		g_bGPUAPO = true;
	else {
		if (g_apo_thr_ns == 0) {
			if (g_ged_apo_support == APO_NORMAL_AND_LP_SUPPORT &&
				(g_ns_gpu_I_to_A_duration > g_apo_thr_ns) &&
				(g_ns_gpu_I_to_A_duration < g_apo_lp_thr_ns))
				g_apo_hint = APO_LP_HINT;
			else
				g_apo_hint = APO_NORMAL_HINT;

			if (g_apo_force_hint >= APO_NORMAL_HINT &&
				g_apo_force_hint < APO_INVALID_HINT)
				g_apo_hint = g_apo_force_hint;

			ged_write_sysram_pwr_hint(g_apo_hint);
		}

		ged_gpu_apo_reset_nolock();
	}

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_check_power_duration);

unsigned long long ged_get_power_duration(void)
{
	return g_ns_gpu_I_to_A_duration;
}
EXPORT_SYMBOL(ged_get_power_duration);

void ged_gpu_apo_init_nolock(void)
{
	g_bGPUAPO = false;
	g_bapo_api_boost = false;
	g_ns_gpu_A_ts = 0;
	g_ns_gpu_I_ts = 0;
	g_ns_gpu_I_to_A_duration = 0;
}
EXPORT_SYMBOL(ged_gpu_apo_init_nolock);

void ged_gpu_apo_reset_nolock(void)
{
	g_bGPUAPO = false;
	g_ns_gpu_I_to_A_duration = 0;
}
EXPORT_SYMBOL(ged_gpu_apo_reset_nolock);

void ged_gpu_apo_reset(void)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	ged_gpu_apo_reset_nolock();

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_gpu_apo_reset);

bool ged_gpu_apo_notify(void)
{
	if (g_ged_apo_support) {
		ged_check_power_duration();
		return g_bGPUAPO;
	} else
		return false;
}
EXPORT_SYMBOL(ged_gpu_apo_notify);

void ged_get_predict_active_time(void)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	g_ns_gpu_predict_prevA_ts = g_ns_gpu_predict_A_ts;
	g_ns_gpu_predict_A_ts = ged_get_time();
	trace_GPU_Power__Policy__APO(0);
	trace_GPU_Power__Policy__APO__IdleActive(0);

	g_ns_gpu_predict_prev_I_to_A_duration = g_ns_gpu_predict_I_to_A_duration;
	if (g_ns_gpu_predict_I_ts > 0) {
		g_ns_gpu_predict_I_to_A_duration =
			g_ns_gpu_predict_A_ts - g_ns_gpu_predict_I_ts;
	} else
		g_ns_gpu_predict_I_to_A_duration = 0;

	g_ns_gpu_predict_prev_A_to_A_duration = g_ns_gpu_predict_A_to_A_duration;

	if (g_ns_gpu_predict_prevA_ts > 0) {
		g_ns_gpu_predict_A_to_A_duration =
			g_ns_gpu_predict_A_ts - g_ns_gpu_predict_prevA_ts;
	} else
		g_ns_gpu_predict_A_to_A_duration = 0;

	g_ns_gpu_predict_I_ts = 0;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_get_predict_active_time);

void ged_get_predict_idle_time(void)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	if (g_ns_gpu_predict_I_ts == 0) {
		g_ns_gpu_predict_I_ts = ged_get_time();
		trace_GPU_Power__Policy__APO__IdleActive(1);

		if (g_ns_gpu_predict_A_ts > 0) {
			g_ns_gpu_predict_A_to_I_duration =
				g_ns_gpu_predict_I_ts - g_ns_gpu_predict_A_ts;
		} else
			g_ns_gpu_predict_A_to_I_duration = 0;
	}

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_get_predict_idle_time);

bool ged_check_predict_power_autosuspend_nolock(void)
{
	long long llDiff = 0;
	bool bPredict_current_I_to_A = true;

	if (g_ged_apo_support == APO_2_0_NORMAL_SUPPORT) {
		/* Condition-1 */
		if (g_ns_gpu_predict_A_to_A_duration > 0 &&
			g_ns_gpu_predict_prev_A_to_A_duration > 0) {
			// Not predict idle when A_to_A is too short.
			if (!((g_ns_gpu_predict_A_to_A_duration < div_u64(g_apo_wakeup_ns, 2)) ||
				(g_ns_gpu_predict_prev_A_to_A_duration < div_u64(g_apo_wakeup_ns, 2)) ||
				(g_ns_gpu_predict_A_to_A_duration < g_apo_wakeup_ns &&
				g_ns_gpu_predict_prev_A_to_A_duration < g_apo_wakeup_ns))) {
				// Calculate for autosuspend_delay setting
				if (g_apo_legacy == GED_APO_LEGACY_VER2)
					llDiff = (long long)(g_ns_gpu_predict_I_to_A_duration);
				else
					llDiff = (long long)(g_ns_gpu_predict_prev_A_to_A_duration -
						g_ns_gpu_predict_A_to_I_duration);

				// Jobs in one frame or similar power-durations
				if (((g_ns_gpu_predict_A_to_A_duration +
					g_ns_gpu_predict_prev_A_to_A_duration) <= g_gpu_frame_time_ns) ||
					abs(g_ns_gpu_predict_A_to_A_duration -
						g_ns_gpu_predict_prev_A_to_A_duration) <
					min(g_ns_gpu_predict_A_to_A_duration,
						g_ns_gpu_predict_prev_A_to_A_duration)) {
					bPredict_current_I_to_A = llDiff < (long long)g_apo_thr_ns;
					trace_GPU_Power__Policy__APO_irregular(0);
				} else {
					// set "false" when power-durations are irregular.
					bPredict_current_I_to_A = false;
					trace_GPU_Power__Policy__APO_irregular(1);
				}
			}
		}

		trace_GPU_Power__Policy__APO__Predicted_Idle_Time(div_u64(llDiff, 1000));

		/* autosuspend_delay setting */
		ged_set_apo_autosuspend_delay_ms_ref_idletime_nolock(llDiff);
	}

	return bPredict_current_I_to_A;
}
EXPORT_SYMBOL(ged_check_predict_power_autosuspend_nolock);

bool ged_check_predict_power_autosuspend(void)
{
	bool bPredict_current_I_to_A = true;
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	bPredict_current_I_to_A = ged_check_predict_power_autosuspend_nolock();

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);

	return bPredict_current_I_to_A;
}
EXPORT_SYMBOL(ged_check_predict_power_autosuspend);

void ged_check_predict_power_duration(void)
{
	unsigned long ulIRQFlags;
	bool bPredict_force = false;
	bool bPredict_current_I_to_A = true; /* Default set "true" to discard */
	bool bPredict_last_I_to_A = false;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	/* Condition-1 */
	bPredict_force = ged_gpu_is_heavy() || ged_check_apo_api_boost(get_api_sync_flag());
	if (true == bPredict_force) {
		ged_set_apo_wakeup_ns_nolock(GED_APO_LONG_WAKEUP_THR_NS);
		goto direct_check;
	} else
		ged_set_apo_wakeup_ns_nolock(GED_APO_WAKEUP_THR_NS);

	//Directly return when glb_idle_irq is received as GPU sleep to GPU power-down
	if (g_ns_gpu_predict_A_to_I_duration <= 0) {
		spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
		return;
	}

	/* Condition-2 */
	bPredict_current_I_to_A = ged_check_predict_power_autosuspend_nolock();

	/* Condition-3 */
	if (g_apo_legacy == GED_APO_LEGACY_VER2) {
		bPredict_last_I_to_A = ((g_ns_gpu_predict_prev_I_to_A_duration > 0) &&
		(g_ns_gpu_predict_prev_I_to_A_duration < g_apo_thr_ns));
	} else {
		bPredict_last_I_to_A = ((g_ns_gpu_predict_I_to_A_duration > 0) &&
		(g_ns_gpu_predict_I_to_A_duration < g_apo_thr_ns));
	}
	trace_GPU_Power__Policy__APO_cond_1(bPredict_current_I_to_A);
	trace_GPU_Power__Policy__APO_cond_2(bPredict_last_I_to_A);

direct_check:
	if (bPredict_force ||
		(bPredict_current_I_to_A && bPredict_last_I_to_A))
		g_bGPUPredictAPO = true;
	else {
		if (g_ged_apo_support == APO_NORMAL_AND_LP_SUPPORT &&
			(g_ns_gpu_predict_I_to_A_duration >= g_apo_thr_ns) &&
			(g_ns_gpu_predict_I_to_A_duration < g_apo_lp_thr_ns))
			g_apo_hint = APO_LP_HINT;
		else
			g_apo_hint = APO_NORMAL_HINT;

		if (g_apo_force_hint >= APO_NORMAL_HINT &&
			g_apo_force_hint < APO_INVALID_HINT)
			g_apo_hint = g_apo_force_hint;

		ged_write_sysram_pwr_hint(g_apo_hint);

		ged_gpu_predict_apo_reset_nolock();
		ged_gpu_apo_reset_nolock();
	}

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_check_predict_power_duration);

unsigned long long ged_get_predict_power_duration(void)
{
	return g_ns_gpu_predict_I_to_A_duration;
}
EXPORT_SYMBOL(ged_get_predict_power_duration);

void ged_gpu_predict_apo_init_nolock(void)
{
	g_bGPUPredictAPO = false;
	g_bapo_api_boost = false;
	g_ns_gpu_predict_prevA_ts = 0;
	g_ns_gpu_predict_A_ts = 0;
	g_ns_gpu_predict_I_ts = 0;
	g_ns_gpu_predict_A_to_I_duration = 0;
	g_ns_gpu_predict_I_to_A_duration = 0;
	g_ns_gpu_predict_A_to_A_duration = 0;
	g_ns_gpu_predict_prev_A_to_A_duration = 0;
	g_ns_gpu_predict_prev_I_to_A_duration = 0;
}
EXPORT_SYMBOL(ged_gpu_predict_apo_init_nolock);

void ged_gpu_predict_apo_reset_nolock(void)
{
	g_bGPUPredictAPO = false;
	g_ns_gpu_predict_A_to_I_duration = 0;
	g_ns_gpu_predict_I_to_A_duration = 0;
}
EXPORT_SYMBOL(ged_gpu_predict_apo_reset_nolock);

void ged_gpu_predict_apo_reset(void)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);

	ged_gpu_predict_apo_reset_nolock();
	trace_GPU_Power__Policy__APO(0);

	g_apo_hint = APO_NORMAL_HINT;

	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_gpu_predict_apo_reset);

bool ged_gpu_predict_apo_notify(void)
{
	if (g_ged_apo_support) {
		ged_check_predict_power_duration();
		trace_GPU_Power__Policy__APO(g_bGPUPredictAPO);
		return g_bGPUPredictAPO;
	} else
		return false;
}
EXPORT_SYMBOL(ged_gpu_predict_apo_notify);
#endif /* CONFIG_MTK_GPU_APO_SUPPORT */

int ged_get_autosuspend_stress(void)
{
	return g_autosuspend_stress;
}
EXPORT_SYMBOL(ged_get_autosuspend_stress);

void ged_set_autosuspend_stress(int enable)
{
	unsigned long ulIRQFlags;

	spin_lock_irqsave(&g_sApoLock, ulIRQFlags);
	g_autosuspend_stress = enable;
	spin_unlock_irqrestore(&g_sApoLock, ulIRQFlags);
}
EXPORT_SYMBOL(ged_set_autosuspend_stress);

unsigned long long ged_get_power_on_timestamp(void)
{
	return g_ns_gpu_on_ts;
}

/* MBrain */
static void ged_dvfs_update_power_state_time(
		enum ged_gpu_power_state power_state)
{
	u64 delta_time = 0;
	struct timespec64 tv = {0};

	g_last_pwr_ts = ged_get_time();
	pwr_state_time[g_curr_pwr_state].end_ts = g_last_pwr_ts;

	ktime_get_real_ts64(&tv);
	g_last_pwr_update_ts_ms = tv.tv_sec * 1000 + div_u64(tv.tv_nsec, 1000000);

	// Check to prevent overflow error
	if (pwr_state_time[g_curr_pwr_state].end_ts >=
			pwr_state_time[g_curr_pwr_state].start_ts) {
		delta_time = pwr_state_time[g_curr_pwr_state].end_ts -
			pwr_state_time[g_curr_pwr_state].start_ts;
		pwr_state_time[g_curr_pwr_state].accumulate_time +=
			div_u64(delta_time, 1000000);
	} else {
		delta_time = (ULLONG_MAX -
				pwr_state_time[g_curr_pwr_state].start_ts) +
			pwr_state_time[g_curr_pwr_state].end_ts;
		pwr_state_time[g_curr_pwr_state].accumulate_time +=
			div_u64(delta_time, 1000000);
	}

	// Reset power state timestamps
	pwr_state_time[g_curr_pwr_state].start_ts = 0;
	pwr_state_time[power_state].start_ts =
		pwr_state_time[g_curr_pwr_state].end_ts;
	g_curr_pwr_state = power_state;
}
/* MBrain end */

void ged_dvfs_gpu_clock_switch_notify(enum ged_gpu_power_state power_state)
{
	enum gpu_dvfs_policy_state policy_state;

	policy_state = ged_get_policy_state();

	if (power_state == GED_POWER_ON) {
		g_ns_gpu_on_ts = ged_get_time();
		g_bGPUClock = true;
		/* check overdue if timestamp is queuebuffer(0x2) */
		if (g_ged_frame_base_optimize &&
			(policy_state == POLICY_STATE_FB ||
			policy_state == POLICY_STATE_FB_FALLBACK) &&
			ged_kpi_get_fb_ulMask() == 0x2) {
			unsigned long long uncomplete_time =
				g_ns_gpu_on_ts - ged_kpi_get_fb_timestamp();
			/* get in fallback if uncomplete time is overdue */
			if (uncomplete_time >= fb_timeout) {
				if (is_fdvfs_enable() == 0) {
					ged_set_policy_state(POLICY_STATE_FB_FALLBACK);
					ged_set_backup_timer_timeout(ged_get_fallback_time());
				}
			} else {
				u64 fb_tmp_timeout = fb_timeout - uncomplete_time;
				u64 timeout_val = ged_get_fallback_time();
				/* keep minimum value of fallback time*/
				if (fb_tmp_timeout < timeout_val)
					fb_tmp_timeout = timeout_val;
				ged_set_policy_state(POLICY_STATE_FB);
				ged_eb_dvfs_task(EB_UPDATE_POLICY_STATE, GED_DVFS_FRAME_BASE_COMMIT);
				ged_set_backup_timer_timeout(fb_tmp_timeout);

			}
		}
		if (g_timer_on) {
			ged_log_buf_print(ghLogBuf_DVFS,
				"[GED_K] Timer Already Start");
		#if defined(OPLUS_ARCH_EXTENDS)
		} else if (ged_timer_or_trace_enable() || oplus_ged_timer_or_trace_enable()) {
			ged_set_backup_timer_timeout(ged_get_fallback_time());
		#else
		} else if (ged_timer_or_trace_enable() && g_HT_hwvsync_emu.function != NULL) {
		#endif
			hrtimer_start(&g_HT_hwvsync_emu,
				ns_to_ktime(GED_DVFS_TIMER_TIMEOUT), HRTIMER_MODE_REL);
			ged_log_buf_print(ghLogBuf_DVFS,
				"[GED_K] HW Start Timer");
			timer_switch(true);
		}
	} else if (power_state == GED_POWER_OFF ||
			power_state == GED_SLEEP) {
		g_ns_gpu_off_ts = ged_get_time();
		g_bGPUClock = false;
		if (g_ged_frame_base_optimize &&
			(policy_state == POLICY_STATE_FB ||
			 policy_state == POLICY_STATE_FB_FALLBACK ||
			 #if defined(OPLUS_ARCH_EXTENDS)
						(ged_timer_or_trace_enable() || oplus_ged_timer_or_trace_enable()))) {
			#else
			 ged_timer_or_trace_enable()) &&
			 g_HT_hwvsync_emu.function != NULL) {
			#endif
			int timer_flag = 0;
			if (hrtimer_try_to_cancel(&g_HT_hwvsync_emu)) {
				/* frame base pass power off timer*/
				hrtimer_cancel(&g_HT_hwvsync_emu);
				timer_flag = 1;
			}
			/* avoid multi lock*/
			if (timer_flag)
				timer_switch(false);
		}
		ged_log_buf_print(ghLogBuf_DVFS, "[GED_K] Buck-off");
		ged_dvfs_notify_power_off();
	}
	// Update power on/off state
	trace_tracing_mark_write(5566, "gpu_state", power_state);
	#ifdef OPLUS_ARCH_EXTENDS
	trace_oplus_tracing_mark_write(5566, "gpu_state", power_state);
	#endif /*OPLUS_ARCH_EXTENDS*/
	//MBrain
	ged_dvfs_update_power_state_time(power_state);
}
EXPORT_SYMBOL(ged_dvfs_gpu_clock_switch_notify);

/* MBrain */
int ged_dvfs_query_power_state_time(u64 *off_time, u64 *idle_time,
		u64 *on_time, u64 *last_ts)
{
	if (off_time == NULL || idle_time == NULL || on_time == NULL ||
		last_ts == NULL) {
		WARN(1, "Invalid parameters");
		return -EINVAL;
	}

	*last_ts = g_last_pwr_update_ts_ms;
	*off_time = pwr_state_time[GED_POWER_OFF].accumulate_time;
	*idle_time = pwr_state_time[GED_SLEEP].accumulate_time;
	*on_time = pwr_state_time[GED_POWER_ON].accumulate_time;

	return 0;
}
EXPORT_SYMBOL(ged_dvfs_query_power_state_time);
/* MBrain end */

void ged_gpu_autosuspend_timeout_notify(int autosuspend_timeout_ms)
{
	trace_GPU_Power__Policy__APO__AST(autosuspend_timeout_ms);
}
EXPORT_SYMBOL(ged_gpu_autosuspend_timeout_notify);


/* Check PM callback state in Kbase */
int check_pm_callback_state(enum ged_gpu_power_state power_state)
{
	/* check now pm_callback state */
	if (atomic_read(&trigger_pm_callback_state) == power_state)
		return 1;
	else
		atomic_set(&trigger_pm_callback_state, power_state);

	return 0;
}
EXPORT_SYMBOL(check_pm_callback_state);


/* If power transition timeout, dump info */
void dump_pm_callback_kbase_info(void)
{
	/* check trigger ghpm status */
	pr_info("%s, trigger pm_callback state=%d", __func__,
		atomic_read(&trigger_pm_callback_state));
}
EXPORT_SYMBOL(dump_pm_callback_kbase_info);


#if IS_BUILTIN(CONFIG_MTK_GPU_SUPPORT)
#endif /* CONFIG_MTK_GPU_SUPPORT */

void ged_trace_fw_soi_enabled(bool fw_soi_enabled)
{
	trace_GPU_Power__Policy__APO_FW_SOI_Enabled(fw_soi_enabled);
}
EXPORT_SYMBOL(ged_trace_fw_soi_enabled);

void ged_trace_scheduler_state(unsigned int scheduler_state)
{
	trace_GPU_Power__Policy__APO_Scheduler_State(scheduler_state);
}
EXPORT_SYMBOL(ged_trace_scheduler_state);

void ged_trace_ast_cond(int ast_cond)
{
	trace_GPU_Power__Policy__APO_AST_Cond(ast_cond);
}
EXPORT_SYMBOL(ged_trace_ast_cond);

void ged_trace_ast(int ast)
{
	trace_GPU_Power__Policy__APO_AST(ast);
}
EXPORT_SYMBOL(ged_trace_ast);

void ged_trace_idle_timer_enabled(bool val)
{
	trace_GPU_Power__Policy__APO_Idle_Timer_Enabled(val);
}
EXPORT_SYMBOL(ged_trace_idle_timer_enabled);

GED_ERROR ged_notify_sw_vsync_system_init(void)
{
	g_psNotifyWorkQueue = alloc_ordered_workqueue("ged_notify_sw_vsync",
						WQ_HIGHPRI | WQ_FREEZABLE | WQ_MEM_RECLAIM);

	if (g_psNotifyWorkQueue == NULL)
		return GED_ERROR_OOM;

	mutex_init(&gsVsyncStampLock);
	mutex_init(&gsVsyncModeLock);

	hrtimer_init(&g_HT_hwvsync_emu, CLOCK_MONOTONIC, HRTIMER_MODE_REL);
	g_HT_hwvsync_emu.function = ged_sw_vsync_check_cb;

#if IS_ENABLED(CONFIG_MTK_GPU_APO_SUPPORT)
	ged_gpu_apo_init_nolock();
	ged_gpu_predict_apo_init_nolock();

	g_apo_hint = APO_NORMAL_HINT;
	g_apo_force_hint = APO_INVALID_HINT;

	g_apo_thr_ns = GED_APO_THR_NS;
	g_apo_wakeup_ns = GED_APO_WAKEUP_THR_NS;

	g_apo_autosuspend_delay_ref_count = 0;
	g_apo_autosuspend_delay_ctrl = 0;
	g_apo_autosuspend_delay_target_ref_count = GED_APO_AUTOSUSPEND_DELAY_TARGET_REF_COUNT;

	g_apo_autosuspend_delay_ms = GED_APO_AUTOSUSPEND_DELAY_MS;

	g_apo_lp_thr_ns = GED_APO_LP_THR_NS;
	g_apo_api_boost_thr_ns = GED_APO_API_BOOST_THR_NS;

	g_apo_legacy = GED_APO_LEGACY_INVALID;

	spin_lock_init(&g_sApoLock);
#endif /* CONFIG_MTK_GPU_APO_SUPPORT */

	g_autosuspend_stress = 0;

	//MBarin: initialize current power state timestamp
	g_curr_pwr_state = (u32) gpufreq_get_power_state();
	pwr_state_time[g_curr_pwr_state].start_ts = ged_get_time();

	return GED_OK;
}

void ged_notify_sw_vsync_system_exit(void)
{
	if (g_psNotifyWorkQueue != NULL) {
		flush_workqueue(g_psNotifyWorkQueue);
		destroy_workqueue(g_psNotifyWorkQueue);
		g_psNotifyWorkQueue = NULL;
	}

#if IS_ENABLED(CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT) /* ENABLE_COMMON_DVFS */
	hrtimer_cancel(&g_HT_hwvsync_emu);
#endif
	mutex_destroy(&gsVsyncModeLock);
	mutex_destroy(&gsVsyncStampLock);
}
