#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; LCD_LCDPort
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT0_PC0
LCD_LCDPort__0__PORT EQU 0
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT0_PC1
LCD_LCDPort__1__PORT EQU 0
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT0_PC2
LCD_LCDPort__2__PORT EQU 0
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT0_PC3
LCD_LCDPort__3__PORT EQU 0
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT0_PC4
LCD_LCDPort__4__PORT EQU 0
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT0_PC5
LCD_LCDPort__5__PORT EQU 0
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT0_PC6
LCD_LCDPort__6__PORT EQU 0
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT0_AG
LCD_LCDPort__AMUX EQU CYREG_PRT0_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT0_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT0_BYP
LCD_LCDPort__CTL EQU CYREG_PRT0_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT0_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT0_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT0_DM2
LCD_LCDPort__DR EQU CYREG_PRT0_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 0
LCD_LCDPort__PRT EQU CYREG_PRT0_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT0_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT0_SLW

; SPIM_Clock
SPIM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_Clock__INDEX EQU 0x00
SPIM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_Clock__PM_ACT_MSK EQU 0x01
SPIM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_Clock__PM_STBY_MSK EQU 0x01

; MLX90316_SS
MLX90316_SS__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
MLX90316_SS__0__MASK EQU 0x40
MLX90316_SS__0__PC EQU CYREG_PRT6_PC6
MLX90316_SS__0__PORT EQU 6
MLX90316_SS__0__SHIFT EQU 6
MLX90316_SS__AG EQU CYREG_PRT6_AG
MLX90316_SS__AMUX EQU CYREG_PRT6_AMUX
MLX90316_SS__BIE EQU CYREG_PRT6_BIE
MLX90316_SS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MLX90316_SS__BYP EQU CYREG_PRT6_BYP
MLX90316_SS__CTL EQU CYREG_PRT6_CTL
MLX90316_SS__DM0 EQU CYREG_PRT6_DM0
MLX90316_SS__DM1 EQU CYREG_PRT6_DM1
MLX90316_SS__DM2 EQU CYREG_PRT6_DM2
MLX90316_SS__DR EQU CYREG_PRT6_DR
MLX90316_SS__INP_DIS EQU CYREG_PRT6_INP_DIS
MLX90316_SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
MLX90316_SS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MLX90316_SS__LCD_EN EQU CYREG_PRT6_LCD_EN
MLX90316_SS__MASK EQU 0x40
MLX90316_SS__PORT EQU 6
MLX90316_SS__PRT EQU CYREG_PRT6_PRT
MLX90316_SS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MLX90316_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MLX90316_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MLX90316_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MLX90316_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MLX90316_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MLX90316_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MLX90316_SS__PS EQU CYREG_PRT6_PS
MLX90316_SS__SHIFT EQU 6
MLX90316_SS__SLW EQU CYREG_PRT6_SLW

; MLX90316_SS_ControlReg
MLX90316_SS_ControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
MLX90316_SS_ControlReg_Sync_ctrl_reg__0__POS EQU 0
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
MLX90316_SS_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__MASK EQU 0x01
MLX90316_SS_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MLX90316_SS_ControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; MLX90316_MISO
MLX90316_MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
MLX90316_MISO__0__MASK EQU 0x80
MLX90316_MISO__0__PC EQU CYREG_PRT0_PC7
MLX90316_MISO__0__PORT EQU 0
MLX90316_MISO__0__SHIFT EQU 7
MLX90316_MISO__AG EQU CYREG_PRT0_AG
MLX90316_MISO__AMUX EQU CYREG_PRT0_AMUX
MLX90316_MISO__BIE EQU CYREG_PRT0_BIE
MLX90316_MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MLX90316_MISO__BYP EQU CYREG_PRT0_BYP
MLX90316_MISO__CTL EQU CYREG_PRT0_CTL
MLX90316_MISO__DM0 EQU CYREG_PRT0_DM0
MLX90316_MISO__DM1 EQU CYREG_PRT0_DM1
MLX90316_MISO__DM2 EQU CYREG_PRT0_DM2
MLX90316_MISO__DR EQU CYREG_PRT0_DR
MLX90316_MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MLX90316_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MLX90316_MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MLX90316_MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MLX90316_MISO__MASK EQU 0x80
MLX90316_MISO__PORT EQU 0
MLX90316_MISO__PRT EQU CYREG_PRT0_PRT
MLX90316_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MLX90316_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MLX90316_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MLX90316_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MLX90316_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MLX90316_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MLX90316_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MLX90316_MISO__PS EQU CYREG_PRT0_PS
MLX90316_MISO__SHIFT EQU 7
MLX90316_MISO__SLW EQU CYREG_PRT0_SLW

; MLX90316_MISO_Comp_ctComp
MLX90316_MISO_Comp_ctComp__CLK EQU CYREG_CMP0_CLK
MLX90316_MISO_Comp_ctComp__CMP_MASK EQU 0x01
MLX90316_MISO_Comp_ctComp__CMP_NUMBER EQU 0
MLX90316_MISO_Comp_ctComp__CR EQU CYREG_CMP0_CR
MLX90316_MISO_Comp_ctComp__LUT__CR EQU CYREG_LUT0_CR
MLX90316_MISO_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
MLX90316_MISO_Comp_ctComp__LUT__MSK_MASK EQU 0x01
MLX90316_MISO_Comp_ctComp__LUT__MSK_SHIFT EQU 0
MLX90316_MISO_Comp_ctComp__LUT__MX EQU CYREG_LUT0_MX
MLX90316_MISO_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
MLX90316_MISO_Comp_ctComp__LUT__SR_MASK EQU 0x01
MLX90316_MISO_Comp_ctComp__LUT__SR_SHIFT EQU 0
MLX90316_MISO_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
MLX90316_MISO_Comp_ctComp__PM_ACT_MSK EQU 0x01
MLX90316_MISO_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
MLX90316_MISO_Comp_ctComp__PM_STBY_MSK EQU 0x01
MLX90316_MISO_Comp_ctComp__SW0 EQU CYREG_CMP0_SW0
MLX90316_MISO_Comp_ctComp__SW2 EQU CYREG_CMP0_SW2
MLX90316_MISO_Comp_ctComp__SW3 EQU CYREG_CMP0_SW3
MLX90316_MISO_Comp_ctComp__SW4 EQU CYREG_CMP0_SW4
MLX90316_MISO_Comp_ctComp__SW6 EQU CYREG_CMP0_SW6
MLX90316_MISO_Comp_ctComp__TR0 EQU CYREG_CMP0_TR0
MLX90316_MISO_Comp_ctComp__TR1 EQU CYREG_CMP0_TR1
MLX90316_MISO_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
MLX90316_MISO_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
MLX90316_MISO_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
MLX90316_MISO_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
MLX90316_MISO_Comp_ctComp__WRK EQU CYREG_CMP_WRK
MLX90316_MISO_Comp_ctComp__WRK_MASK EQU 0x01
MLX90316_MISO_Comp_ctComp__WRK_SHIFT EQU 0

; MLX90316_SCLK
MLX90316_SCLK__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
MLX90316_SCLK__0__MASK EQU 0x01
MLX90316_SCLK__0__PC EQU CYREG_PRT6_PC0
MLX90316_SCLK__0__PORT EQU 6
MLX90316_SCLK__0__SHIFT EQU 0
MLX90316_SCLK__AG EQU CYREG_PRT6_AG
MLX90316_SCLK__AMUX EQU CYREG_PRT6_AMUX
MLX90316_SCLK__BIE EQU CYREG_PRT6_BIE
MLX90316_SCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MLX90316_SCLK__BYP EQU CYREG_PRT6_BYP
MLX90316_SCLK__CTL EQU CYREG_PRT6_CTL
MLX90316_SCLK__DM0 EQU CYREG_PRT6_DM0
MLX90316_SCLK__DM1 EQU CYREG_PRT6_DM1
MLX90316_SCLK__DM2 EQU CYREG_PRT6_DM2
MLX90316_SCLK__DR EQU CYREG_PRT6_DR
MLX90316_SCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
MLX90316_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
MLX90316_SCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MLX90316_SCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
MLX90316_SCLK__MASK EQU 0x01
MLX90316_SCLK__PORT EQU 6
MLX90316_SCLK__PRT EQU CYREG_PRT6_PRT
MLX90316_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MLX90316_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MLX90316_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MLX90316_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MLX90316_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MLX90316_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MLX90316_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MLX90316_SCLK__PS EQU CYREG_PRT6_PS
MLX90316_SCLK__SHIFT EQU 0
MLX90316_SCLK__SLW EQU CYREG_PRT6_SLW

; MLX90316_SPIM_BSPIM
MLX90316_SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MLX90316_SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MLX90316_SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MLX90316_SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MLX90316_SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MLX90316_SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MLX90316_SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MLX90316_SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MLX90316_SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MLX90316_SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MLX90316_SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MLX90316_SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MLX90316_SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
MLX90316_SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MLX90316_SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MLX90316_SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MLX90316_SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
MLX90316_SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MLX90316_SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
MLX90316_SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
MLX90316_SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MLX90316_SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MLX90316_SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MLX90316_SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
MLX90316_SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
MLX90316_SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
MLX90316_SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
MLX90316_SPIM_BSPIM_RxStsReg__4__POS EQU 4
MLX90316_SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
MLX90316_SPIM_BSPIM_RxStsReg__5__POS EQU 5
MLX90316_SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
MLX90316_SPIM_BSPIM_RxStsReg__6__POS EQU 6
MLX90316_SPIM_BSPIM_RxStsReg__MASK EQU 0x70
MLX90316_SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
MLX90316_SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
MLX90316_SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
MLX90316_SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
MLX90316_SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MLX90316_SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
MLX90316_SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
MLX90316_SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MLX90316_SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MLX90316_SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
MLX90316_SPIM_BSPIM_TxStsReg__0__POS EQU 0
MLX90316_SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
MLX90316_SPIM_BSPIM_TxStsReg__1__POS EQU 1
MLX90316_SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MLX90316_SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
MLX90316_SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
MLX90316_SPIM_BSPIM_TxStsReg__2__POS EQU 2
MLX90316_SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
MLX90316_SPIM_BSPIM_TxStsReg__3__POS EQU 3
MLX90316_SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
MLX90316_SPIM_BSPIM_TxStsReg__4__POS EQU 4
MLX90316_SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
MLX90316_SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
MLX90316_SPIM_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MLX90316_SPIM_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MLX90316_SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MLX90316_SPIM_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
MLX90316_SPIM_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
MLX90316_SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB09_ST

; MLX90316_SPIM_RxInternalInterrupt
MLX90316_SPIM_RxInternalInterrupt__ES2_PATCH EQU 0
MLX90316_SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
MLX90316_SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
MLX90316_SPIM_RxInternalInterrupt__INTC_MASK EQU 0x01
MLX90316_SPIM_RxInternalInterrupt__INTC_NUMBER EQU 0
MLX90316_SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
MLX90316_SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
MLX90316_SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
MLX90316_SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
MLX90316_SPIM_RxInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; MLX90316_SPIM_TxInternalInterrupt
MLX90316_SPIM_TxInternalInterrupt__ES2_PATCH EQU 0
MLX90316_SPIM_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
MLX90316_SPIM_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
MLX90316_SPIM_TxInternalInterrupt__INTC_MASK EQU 0x02
MLX90316_SPIM_TxInternalInterrupt__INTC_NUMBER EQU 1
MLX90316_SPIM_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
MLX90316_SPIM_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
MLX90316_SPIM_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
MLX90316_SPIM_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
MLX90316_SPIM_TxInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; MLX90316_VDAC8_viDAC8
MLX90316_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
MLX90316_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
MLX90316_VDAC8_viDAC8__D EQU CYREG_DAC2_D
MLX90316_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
MLX90316_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
MLX90316_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
MLX90316_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
MLX90316_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
MLX90316_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
MLX90316_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
MLX90316_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
MLX90316_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
MLX90316_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
MLX90316_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
MLX90316_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
MLX90316_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
MLX90316_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
MLX90316_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
MLX90316_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
MLX90316_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
MLX90316_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
MLX90316_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

; MLX90316_MOSI_DEBUG
MLX90316_MOSI_DEBUG__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
MLX90316_MOSI_DEBUG__0__MASK EQU 0x10
MLX90316_MOSI_DEBUG__0__PC EQU CYREG_PRT12_PC4
MLX90316_MOSI_DEBUG__0__PORT EQU 12
MLX90316_MOSI_DEBUG__0__SHIFT EQU 4
MLX90316_MOSI_DEBUG__AG EQU CYREG_PRT12_AG
MLX90316_MOSI_DEBUG__BIE EQU CYREG_PRT12_BIE
MLX90316_MOSI_DEBUG__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MLX90316_MOSI_DEBUG__BYP EQU CYREG_PRT12_BYP
MLX90316_MOSI_DEBUG__DM0 EQU CYREG_PRT12_DM0
MLX90316_MOSI_DEBUG__DM1 EQU CYREG_PRT12_DM1
MLX90316_MOSI_DEBUG__DM2 EQU CYREG_PRT12_DM2
MLX90316_MOSI_DEBUG__DR EQU CYREG_PRT12_DR
MLX90316_MOSI_DEBUG__INP_DIS EQU CYREG_PRT12_INP_DIS
MLX90316_MOSI_DEBUG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MLX90316_MOSI_DEBUG__MASK EQU 0x10
MLX90316_MOSI_DEBUG__PORT EQU 12
MLX90316_MOSI_DEBUG__PRT EQU CYREG_PRT12_PRT
MLX90316_MOSI_DEBUG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MLX90316_MOSI_DEBUG__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MLX90316_MOSI_DEBUG__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MLX90316_MOSI_DEBUG__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MLX90316_MOSI_DEBUG__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MLX90316_MOSI_DEBUG__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MLX90316_MOSI_DEBUG__PS EQU CYREG_PRT12_PS
MLX90316_MOSI_DEBUG__SHIFT EQU 4
MLX90316_MOSI_DEBUG__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MLX90316_MOSI_DEBUG__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MLX90316_MOSI_DEBUG__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MLX90316_MOSI_DEBUG__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MLX90316_MOSI_DEBUG__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_PROJECT_NAME LIT 'MLX90316 Testing'
CY_VERSION LIT 'PSoC Creator  3.3 CP2'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
