/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/ocmb/odyssey/common/include/ody_scom_mp_mastr_b2.H $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022                             */
/* [+] International Business Machines Corp.                              */
/* [+] Synopsys, Inc.                                                     */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#pragma once
#include <stdint.h>

#ifndef __PPE_HCODE__
namespace scomt
{
namespace mp
{
#endif

static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_ACCLKDLLCONTROL_P2 = 0x802200EA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_ACCLKDLLCONTROL_P2_ACLCDLUPDINTERVAL = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_ACCLKDLLCONTROL_P2_ACLCDLUPDINTERVAL_LEN = 12;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_ACCLKDLLCONTROL_P2_ACLCDLSTEPINTERVAL = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_ACCLKDLLCONTROL_P2_ACLCDLSTEPINTERVAL_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_ARDPTRINITVAL_P2 = 0x8022002E0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_ARDPTRINITVAL_P2_ARDPTRINITVAL_P2 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_ARDPTRINITVAL_P2_ARDPTRINITVAL_P2_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_CALUCLKINFO_P2 = 0x802200080801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_CALUCLKINFO_P2_CALUCLKTICKSPER1US = 53;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_CALUCLKINFO_P2_CALUCLKTICKSPER1US_LEN = 11;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RDCSPULSE_P2 = 0x802201240801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RDCSPULSE_P2_D5ACSM0RDCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RDCSPULSE_P2_D5ACSM0RDCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RDCSPULSE_P2_D5ACSM0RDCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RDCSPULSE_P2_D5ACSM0RDCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RDCSPULSE_P2_D5ACSM0RDCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RDCSPULSE_P2_D5ACSM0RDCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RPTCNTOVERRIDE_P2 = 0x802201520801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RPTCNTOVERRIDE_P2_D5ACSM0RPTCNTOVERRIDE_P2 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RPTCNTOVERRIDE_P2_D5ACSM0RPTCNTOVERRIDE_P2_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXENPULSE_P2 = 0x802201200801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXENPULSE_P2_D5ACSM0RXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXENPULSE_P2_D5ACSM0RXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXENPULSE_P2_D5ACSM0RXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXENPULSE_P2_D5ACSM0RXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXENPULSE_P2_D5ACSM0RXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXENPULSE_P2_D5ACSM0RXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXVALPULSE_P2 = 0x802201210801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXVALPULSE_P2_D5ACSM0RXVALDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXVALPULSE_P2_D5ACSM0RXVALDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXVALPULSE_P2_D5ACSM0RXVALDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXVALPULSE_P2_D5ACSM0RXVALDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXVALPULSE_P2_D5ACSM0RXVALWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0RXVALPULSE_P2_D5ACSM0RXVALWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0SNOOPPULSE_P2 = 0x802201250801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0SNOOPPULSE_P2_D5ACSM0SNOOPDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0SNOOPPULSE_P2_D5ACSM0SNOOPDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0SNOOPPULSE_P2_D5ACSM0SNOOPDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0SNOOPPULSE_P2_D5ACSM0SNOOPDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0SNOOPPULSE_P2_D5ACSM0SNOOPWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0SNOOPPULSE_P2_D5ACSM0SNOOPWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0STARTADDR_P2 = 0x8022012B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0STARTADDR_P2_D5ACSM0STARTADDR_P2 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0STARTADDR_P2_D5ACSM0STARTADDR_P2_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0STOPADDR_P2 = 0x8022012C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0STOPADDR_P2_D5ACSM0STOPADDR_P2 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0STOPADDR_P2_D5ACSM0STOPADDR_P2_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0TXENPULSE_P2 = 0x802201220801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0TXENPULSE_P2_D5ACSM0TXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0TXENPULSE_P2_D5ACSM0TXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0TXENPULSE_P2_D5ACSM0TXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0TXENPULSE_P2_D5ACSM0TXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0TXENPULSE_P2_D5ACSM0TXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0TXENPULSE_P2_D5ACSM0TXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0WRCSPULSE_P2 = 0x802201230801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0WRCSPULSE_P2_D5ACSM0WRCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0WRCSPULSE_P2_D5ACSM0WRCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0WRCSPULSE_P2_D5ACSM0WRCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0WRCSPULSE_P2_D5ACSM0WRCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0WRCSPULSE_P2_D5ACSM0WRCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM0WRCSPULSE_P2_D5ACSM0WRCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RDCSPULSE_P2 = 0x802201440801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RDCSPULSE_P2_D5ACSM1RDCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RDCSPULSE_P2_D5ACSM1RDCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RDCSPULSE_P2_D5ACSM1RDCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RDCSPULSE_P2_D5ACSM1RDCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RDCSPULSE_P2_D5ACSM1RDCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RDCSPULSE_P2_D5ACSM1RDCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RPTCNTOVERRIDE_P2 = 0x802201530801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RPTCNTOVERRIDE_P2_D5ACSM1RPTCNTOVERRIDE_P2 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RPTCNTOVERRIDE_P2_D5ACSM1RPTCNTOVERRIDE_P2_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXENPULSE_P2 = 0x802201400801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXENPULSE_P2_D5ACSM1RXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXENPULSE_P2_D5ACSM1RXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXENPULSE_P2_D5ACSM1RXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXENPULSE_P2_D5ACSM1RXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXENPULSE_P2_D5ACSM1RXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXENPULSE_P2_D5ACSM1RXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXVALPULSE_P2 = 0x802201410801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXVALPULSE_P2_D5ACSM1RXVALDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXVALPULSE_P2_D5ACSM1RXVALDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXVALPULSE_P2_D5ACSM1RXVALDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXVALPULSE_P2_D5ACSM1RXVALDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXVALPULSE_P2_D5ACSM1RXVALWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1RXVALPULSE_P2_D5ACSM1RXVALWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1SNOOPPULSE_P2 = 0x802201450801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1SNOOPPULSE_P2_D5ACSM1SNOOPDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1SNOOPPULSE_P2_D5ACSM1SNOOPDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1SNOOPPULSE_P2_D5ACSM1SNOOPDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1SNOOPPULSE_P2_D5ACSM1SNOOPDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1SNOOPPULSE_P2_D5ACSM1SNOOPWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1SNOOPPULSE_P2_D5ACSM1SNOOPWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1STARTADDR_P2 = 0x8022014B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1STARTADDR_P2_D5ACSM1STARTADDR_P2 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1STARTADDR_P2_D5ACSM1STARTADDR_P2_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1STOPADDR_P2 = 0x8022014C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1STOPADDR_P2_D5ACSM1STOPADDR_P2 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1STOPADDR_P2_D5ACSM1STOPADDR_P2_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1TXENPULSE_P2 = 0x802201420801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1TXENPULSE_P2_D5ACSM1TXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1TXENPULSE_P2_D5ACSM1TXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1TXENPULSE_P2_D5ACSM1TXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1TXENPULSE_P2_D5ACSM1TXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1TXENPULSE_P2_D5ACSM1TXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1TXENPULSE_P2_D5ACSM1TXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1WRCSPULSE_P2 = 0x802201430801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1WRCSPULSE_P2_D5ACSM1WRCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1WRCSPULSE_P2_D5ACSM1WRCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1WRCSPULSE_P2_D5ACSM1WRCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1WRCSPULSE_P2_D5ACSM1WRCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1WRCSPULSE_P2_D5ACSM1WRCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5ACSM1WRCSPULSE_P2_D5ACSM1WRCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_D5RDIMMSDRMODE_P2 = 0x8022001F0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_D5RDIMMSDRMODE_P2_D5RDIMMSDRMODE_P2 = 63;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DFIFREQRATIO_P2 = 0x802200FA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIFREQRATIO_P2_DFIFREQRATIO_P2 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIFREQRATIO_P2_DFIFREQRATIO_P2_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2 = 0x802200B00801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2_DFIRDDESTM0 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2_DFIRDDESTM0_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2_DFIRDDESTM1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2_DFIRDDESTM1_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2_DFIRDDESTM2 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2_DFIRDDESTM2_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2_DFIRDDESTM3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIRDDATACSDESTMAP_P2_DFIRDDESTM3_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2 = 0x802200B40801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2_DFIWRDESTM0 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2_DFIWRDESTM0_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2_DFIWRDESTM1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2_DFIWRDESTM1_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2_DFIWRDESTM2 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2_DFIWRDESTM2_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2_DFIWRDESTM3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DFIWRDATACSDESTMAP_P2_DFIWRDESTM3_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DLLGAINCTL_P2 = 0x8022007C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DLLGAINCTL_P2_DLLGAINIV = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DLLGAINCTL_P2_DLLGAINIV_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DLLGAINCTL_P2_DLLGAINTV = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DLLGAINCTL_P2_DLLGAINTV_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DLLLOCKPARAM_P2 = 0x8022007D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DLLLOCKPARAM_P2_RFU_DLLLOCKPARAM_P2 = 54;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DLLLOCKPARAM_P2_RFU_DLLLOCKPARAM_P2_LEN = 10;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DLLTRAINPARAM_P2 = 0x802200710801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DLLTRAINPARAM_P2_EXTENDPHDTIME = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DLLTRAINPARAM_P2_EXTENDPHDTIME_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DMIPINPRESENT_P2 = 0x8022002D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DMIPINPRESENT_P2_RDDBIENABLED = 63;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DMPREAMBLEPATTERN_P2 = 0x802200FE0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DMPREAMBLEPATTERN_P2_TXDMPREAMBLEPATTERN = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DMPREAMBLEPATTERN_P2_TXDMPREAMBLEPATTERN_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DMPREAMBLEPATTERN_P2_ENTXDMPREAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DMPREAMBLEPATTERN_P2_ENTXDMPREAMBLEPATTERN_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU0_P2 = 0x802200FC0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU0_P2_TXDQPREAMBLEPATTERNU0 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU0_P2_TXDQPREAMBLEPATTERNU0_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU0_P2_ENTXDQPREAMBLEPATTERNU0 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU0_P2_ENTXDQPREAMBLEPATTERNU0_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU1_P2 = 0x802200FD0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU1_P2_TXDQPREAMBLEPATTERNU1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU1_P2_TXDQPREAMBLEPATTERNU1_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU1_P2_ENTXDQPREAMBLEPATTERNU1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQPREAMBLEPATTERNU1_P2_ENTXDQPREAMBLEPATTERNU1_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DQSPOSTAMBLEPATTERN_P2 = 0x802200A20801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPOSTAMBLEPATTERN_P2_TXDQSPOSTAMBLEPATTERN = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPOSTAMBLEPATTERN_P2_TXDQSPOSTAMBLEPATTERN_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPOSTAMBLEPATTERN_P2_ENTXDQSPOSTAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPOSTAMBLEPATTERN_P2_ENTXDQSPOSTAMBLEPATTERN_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2 = 0x802200240801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_TWOTCKRXDQSPRE = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_TWOTCKTXDQSPRE = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_POSITIONDFEINIT = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_POSITIONDFEINIT_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_DISDLYADJPOSDI = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_WDQSEXTENSION = 57;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_DDR5RXPREAMBLEEN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_DDR5RXPREAMBLE = 53;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_DDR5RXPREAMBLE_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_DDR5RXPOSTAMBLE = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_POSITIONTXPHASEUPDATE = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_POSITIONTXPHASEUPDATE_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_POSITIONRXPHASEUPDATE = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLECONTROL_P2_POSITIONRXPHASEUPDATE_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLEPATTERN_P2 = 0x802200A10801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLEPATTERN_P2_TXDQSPREAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLEPATTERN_P2_TXDQSPREAMBLEPATTERN_LEN = 8;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLEPATTERN_P2_ENTXDQSPREAMBLEPATTERN = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_DQSPREAMBLEPATTERN_P2_ENTXDQSPREAMBLEPATTERN_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_HWTMRL_P2 = 0x802200200801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_HWTMRL_P2_HWTMRL_P2 = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_HWTMRL_P2_HWTMRL_P2_LEN = 5;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_LCDLCHARACTERIZATION_P2 = 0x802200860801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_LCDLCHARACTERIZATION_P2_RFU_LCDLCHARACTERIZATION_P2 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_LCDLCHARACTERIZATION_P2_RFU_LCDLCHARACTERIZATION_P2_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_LCDLDBGCNTL3_P2 = 0x802200EB0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_LCDLDBGCNTL3_P2_STICKYUNLOCKTHRESHOLD = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_LCDLDBGCNTL3_P2_STICKYUNLOCKTHRESHOLD_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL1_P2 = 0x802200C70801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL1_P2_PLLCPINTCTRL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL1_P2_PLLCPINTCTRL_LEN = 5;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL1_P2_PLLCPPROPCTRL = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL1_P2_PLLCPPROPCTRL_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL2_P2 = 0x802200C50801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL2_P2_PLLFREQSEL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL2_P2_PLLFREQSEL_LEN = 5;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL4_P2 = 0x802200CC0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL4_P2_PLLCPINTGSCTRL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL4_P2_PLLCPINTGSCTRL_LEN = 5;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL4_P2_PLLCPPROPGSCTRL = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLCTRL4_P2_PLLCPPROPGSCTRL_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_PLLTESTMODE_P2 = 0x802200CA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLTESTMODE_P2_PLLTESTMODE_P2 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PLLTESTMODE_P2_PLLTESTMODE_P2_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP2_P2 = 0x802200110801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP2_P2_RFU_PPTTRAINSETUP2_P2 = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP2_P2_RFU_PPTTRAINSETUP2_P2_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP_P2 = 0x802200100801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP_P2_PHYMSTRTRAININTERVAL = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP_P2_PHYMSTRTRAININTERVAL_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP_P2_PHYMSTRMAXREQTOACK = 57;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP_P2_PHYMSTRMAXREQTOACK_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PPTTRAINSETUP_P2_PHYMSTRCTRLMODE = 56;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_PTRINITTRACKINGMODECNTRL_P2 = 0x802200510801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PTRINITTRACKINGMODECNTRL_P2_DISPTRINITCLRTXTRACKING = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_PTRINITTRACKINGMODECNTRL_P2_DISPTRINITCLRRXTRACKING = 62;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_RXDQSTRKLIMIT_P2 = 0x802200280801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_RXDQSTRKLIMIT_P2_RXENDLYTRKLIMITLOW = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_RXDQSTRKLIMIT_P2_RXENDLYTRKLIMITLOW_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_RXDQSTRKLIMIT_P2_RXENDLYTRKLIMITHIGH = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_RXDQSTRKLIMIT_P2_RXENDLYTRKLIMITHIGH_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY0_P2 = 0x8022000B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY0_P2_SEQ0BDLY0_P2 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY0_P2_SEQ0BDLY0_P2_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY1_P2 = 0x8022000C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY1_P2_SEQ0BDLY1_P2 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY1_P2_SEQ0BDLY1_P2_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY2_P2 = 0x8022000D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY2_P2_SEQ0BDLY2_P2 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY2_P2_SEQ0BDLY2_P2_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY3_P2 = 0x8022000E0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY3_P2_SEQ0BDLY3_P2 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_SEQ0BDLY3_P2_SEQ0BDLY3_P2_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2 = 0x802200410801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_ENDFITDQS2DQTRACKINGTG0 = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_ENDFITDQS2DQTRACKINGTG1 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_ENDFITDQS2DQTRACKINGTG2 = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_ENDFITDQS2DQTRACKINGTG3 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_ENRXDQSTRACKING = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_TDQS2DQTRACKINGLIMIT = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_TDQS2DQTRACKINGLIMIT_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_DQSOSCRUNTIMESEL = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_DQSOSCRUNTIMESEL_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_RXDQSTRACKINGTHRESHOLD = 49;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRACKINGMODECNTRL_P2_RXDQSTRACKINGTHRESHOLD_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_TRISTATEMODECA_P2 = 0x802200190801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRISTATEMODECA_P2_DISDYNADRTRI = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRISTATEMODECA_P2_DDR2TMODE = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRISTATEMODECA_P2_CKDISVAL = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_TRISTATEMODECA_P2_CKDISVAL_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_VREFINGLOBAL_P2 = 0x802200B20801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREFINGLOBAL_P2_GLOBALVREFINSEL = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREFINGLOBAL_P2_GLOBALVREFINSEL_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREFINGLOBAL_P2_GLOBALVREFINDAC = 54;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREFINGLOBAL_P2_GLOBALVREFINDAC_LEN = 7;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREFINGLOBAL_P2_GLOBALVREFINTRIM = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREFINGLOBAL_P2_GLOBALVREFINTRIM_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREFINGLOBAL_P2_GLOBALVREFINMODE = 49;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE2_VREGCTRL1_P2 = 0x802200290801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREGCTRL1_P2_VSHCURRENTLOAD = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREGCTRL1_P2_VSHCURRENTLOAD_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREGCTRL1_P2_VSHDAC = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE2_VREGCTRL1_P2_VSHDAC_LEN = 7;



#ifndef __PPE_HCODE__
}
}
#endif

#ifndef SCOMT_OMIT_FIELD_ACCESSORS
    #include "ody_scom_mp_mastr_b2_fields.H"
#endif
