
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d36c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ac8  0800d480  0800d480  0001d480  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ff48  0800ff48  0001ff48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800ff50  0800ff50  0001ff50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ff58  0800ff58  0001ff58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009e8  20000000  0800ff5c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000678  200009e8  08010944  000209e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001060  08010944  00021060  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018791  00000000  00000000  00020a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003f8c  00000000  00000000  000391a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001490  00000000  00000000  0003d130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001338  00000000  00000000  0003e5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000186ca  00000000  00000000  0003f8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016bb4  00000000  00000000  00057fc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0008319c  00000000  00000000  0006eb76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f1d12  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006d20  00000000  00000000  000f1d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009e8 	.word	0x200009e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d464 	.word	0x0800d464

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009ec 	.word	0x200009ec
 800014c:	0800d464 	.word	0x0800d464

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__gesf2>:
 8000ca4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ca8:	e006      	b.n	8000cb8 <__cmpsf2+0x4>
 8000caa:	bf00      	nop

08000cac <__lesf2>:
 8000cac:	f04f 0c01 	mov.w	ip, #1
 8000cb0:	e002      	b.n	8000cb8 <__cmpsf2+0x4>
 8000cb2:	bf00      	nop

08000cb4 <__cmpsf2>:
 8000cb4:	f04f 0c01 	mov.w	ip, #1
 8000cb8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000cbc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000cc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cc8:	bf18      	it	ne
 8000cca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cce:	d011      	beq.n	8000cf4 <__cmpsf2+0x40>
 8000cd0:	b001      	add	sp, #4
 8000cd2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000cd6:	bf18      	it	ne
 8000cd8:	ea90 0f01 	teqne	r0, r1
 8000cdc:	bf58      	it	pl
 8000cde:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ce2:	bf88      	it	hi
 8000ce4:	17c8      	asrhi	r0, r1, #31
 8000ce6:	bf38      	it	cc
 8000ce8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000cec:	bf18      	it	ne
 8000cee:	f040 0001 	orrne.w	r0, r0, #1
 8000cf2:	4770      	bx	lr
 8000cf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf8:	d102      	bne.n	8000d00 <__cmpsf2+0x4c>
 8000cfa:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000cfe:	d105      	bne.n	8000d0c <__cmpsf2+0x58>
 8000d00:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000d04:	d1e4      	bne.n	8000cd0 <__cmpsf2+0x1c>
 8000d06:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d0a:	d0e1      	beq.n	8000cd0 <__cmpsf2+0x1c>
 8000d0c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop

08000d14 <__aeabi_cfrcmple>:
 8000d14:	4684      	mov	ip, r0
 8000d16:	4608      	mov	r0, r1
 8000d18:	4661      	mov	r1, ip
 8000d1a:	e7ff      	b.n	8000d1c <__aeabi_cfcmpeq>

08000d1c <__aeabi_cfcmpeq>:
 8000d1c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000d1e:	f7ff ffc9 	bl	8000cb4 <__cmpsf2>
 8000d22:	2800      	cmp	r0, #0
 8000d24:	bf48      	it	mi
 8000d26:	f110 0f00 	cmnmi.w	r0, #0
 8000d2a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d2c <__aeabi_fcmpeq>:
 8000d2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d30:	f7ff fff4 	bl	8000d1c <__aeabi_cfcmpeq>
 8000d34:	bf0c      	ite	eq
 8000d36:	2001      	moveq	r0, #1
 8000d38:	2000      	movne	r0, #0
 8000d3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d3e:	bf00      	nop

08000d40 <__aeabi_fcmplt>:
 8000d40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d44:	f7ff ffea 	bl	8000d1c <__aeabi_cfcmpeq>
 8000d48:	bf34      	ite	cc
 8000d4a:	2001      	movcc	r0, #1
 8000d4c:	2000      	movcs	r0, #0
 8000d4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d52:	bf00      	nop

08000d54 <__aeabi_fcmple>:
 8000d54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d58:	f7ff ffe0 	bl	8000d1c <__aeabi_cfcmpeq>
 8000d5c:	bf94      	ite	ls
 8000d5e:	2001      	movls	r0, #1
 8000d60:	2000      	movhi	r0, #0
 8000d62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d66:	bf00      	nop

08000d68 <__aeabi_fcmpge>:
 8000d68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d6c:	f7ff ffd2 	bl	8000d14 <__aeabi_cfrcmple>
 8000d70:	bf94      	ite	ls
 8000d72:	2001      	movls	r0, #1
 8000d74:	2000      	movhi	r0, #0
 8000d76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d7a:	bf00      	nop

08000d7c <__aeabi_fcmpgt>:
 8000d7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d80:	f7ff ffc8 	bl	8000d14 <__aeabi_cfrcmple>
 8000d84:	bf34      	ite	cc
 8000d86:	2001      	movcc	r0, #1
 8000d88:	2000      	movcs	r0, #0
 8000d8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d8e:	bf00      	nop

08000d90 <__aeabi_ldivmod>:
 8000d90:	b97b      	cbnz	r3, 8000db2 <__aeabi_ldivmod+0x22>
 8000d92:	b972      	cbnz	r2, 8000db2 <__aeabi_ldivmod+0x22>
 8000d94:	2900      	cmp	r1, #0
 8000d96:	bfbe      	ittt	lt
 8000d98:	2000      	movlt	r0, #0
 8000d9a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000d9e:	e006      	blt.n	8000dae <__aeabi_ldivmod+0x1e>
 8000da0:	bf08      	it	eq
 8000da2:	2800      	cmpeq	r0, #0
 8000da4:	bf1c      	itt	ne
 8000da6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000daa:	f04f 30ff 	movne.w	r0, #4294967295
 8000dae:	f000 b9b9 	b.w	8001124 <__aeabi_idiv0>
 8000db2:	f1ad 0c08 	sub.w	ip, sp, #8
 8000db6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dba:	2900      	cmp	r1, #0
 8000dbc:	db09      	blt.n	8000dd2 <__aeabi_ldivmod+0x42>
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	db1a      	blt.n	8000df8 <__aeabi_ldivmod+0x68>
 8000dc2:	f000 f84d 	bl	8000e60 <__udivmoddi4>
 8000dc6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dce:	b004      	add	sp, #16
 8000dd0:	4770      	bx	lr
 8000dd2:	4240      	negs	r0, r0
 8000dd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db1b      	blt.n	8000e14 <__aeabi_ldivmod+0x84>
 8000ddc:	f000 f840 	bl	8000e60 <__udivmoddi4>
 8000de0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000de4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000de8:	b004      	add	sp, #16
 8000dea:	4240      	negs	r0, r0
 8000dec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df0:	4252      	negs	r2, r2
 8000df2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000df6:	4770      	bx	lr
 8000df8:	4252      	negs	r2, r2
 8000dfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dfe:	f000 f82f 	bl	8000e60 <__udivmoddi4>
 8000e02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e0a:	b004      	add	sp, #16
 8000e0c:	4240      	negs	r0, r0
 8000e0e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e12:	4770      	bx	lr
 8000e14:	4252      	negs	r2, r2
 8000e16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e1a:	f000 f821 	bl	8000e60 <__udivmoddi4>
 8000e1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e26:	b004      	add	sp, #16
 8000e28:	4252      	negs	r2, r2
 8000e2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e2e:	4770      	bx	lr

08000e30 <__aeabi_uldivmod>:
 8000e30:	b953      	cbnz	r3, 8000e48 <__aeabi_uldivmod+0x18>
 8000e32:	b94a      	cbnz	r2, 8000e48 <__aeabi_uldivmod+0x18>
 8000e34:	2900      	cmp	r1, #0
 8000e36:	bf08      	it	eq
 8000e38:	2800      	cmpeq	r0, #0
 8000e3a:	bf1c      	itt	ne
 8000e3c:	f04f 31ff 	movne.w	r1, #4294967295
 8000e40:	f04f 30ff 	movne.w	r0, #4294967295
 8000e44:	f000 b96e 	b.w	8001124 <__aeabi_idiv0>
 8000e48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e50:	f000 f806 	bl	8000e60 <__udivmoddi4>
 8000e54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5c:	b004      	add	sp, #16
 8000e5e:	4770      	bx	lr

08000e60 <__udivmoddi4>:
 8000e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e64:	9e08      	ldr	r6, [sp, #32]
 8000e66:	460d      	mov	r5, r1
 8000e68:	4604      	mov	r4, r0
 8000e6a:	468e      	mov	lr, r1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	f040 8083 	bne.w	8000f78 <__udivmoddi4+0x118>
 8000e72:	428a      	cmp	r2, r1
 8000e74:	4617      	mov	r7, r2
 8000e76:	d947      	bls.n	8000f08 <__udivmoddi4+0xa8>
 8000e78:	fab2 f382 	clz	r3, r2
 8000e7c:	b14b      	cbz	r3, 8000e92 <__udivmoddi4+0x32>
 8000e7e:	f1c3 0120 	rsb	r1, r3, #32
 8000e82:	fa05 fe03 	lsl.w	lr, r5, r3
 8000e86:	fa20 f101 	lsr.w	r1, r0, r1
 8000e8a:	409f      	lsls	r7, r3
 8000e8c:	ea41 0e0e 	orr.w	lr, r1, lr
 8000e90:	409c      	lsls	r4, r3
 8000e92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e96:	fbbe fcf8 	udiv	ip, lr, r8
 8000e9a:	fa1f f987 	uxth.w	r9, r7
 8000e9e:	fb08 e21c 	mls	r2, r8, ip, lr
 8000ea2:	fb0c f009 	mul.w	r0, ip, r9
 8000ea6:	0c21      	lsrs	r1, r4, #16
 8000ea8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000eac:	4290      	cmp	r0, r2
 8000eae:	d90a      	bls.n	8000ec6 <__udivmoddi4+0x66>
 8000eb0:	18ba      	adds	r2, r7, r2
 8000eb2:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000eb6:	f080 8118 	bcs.w	80010ea <__udivmoddi4+0x28a>
 8000eba:	4290      	cmp	r0, r2
 8000ebc:	f240 8115 	bls.w	80010ea <__udivmoddi4+0x28a>
 8000ec0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	1a12      	subs	r2, r2, r0
 8000ec8:	fbb2 f0f8 	udiv	r0, r2, r8
 8000ecc:	fb08 2210 	mls	r2, r8, r0, r2
 8000ed0:	fb00 f109 	mul.w	r1, r0, r9
 8000ed4:	b2a4      	uxth	r4, r4
 8000ed6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000eda:	42a1      	cmp	r1, r4
 8000edc:	d909      	bls.n	8000ef2 <__udivmoddi4+0x92>
 8000ede:	193c      	adds	r4, r7, r4
 8000ee0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ee4:	f080 8103 	bcs.w	80010ee <__udivmoddi4+0x28e>
 8000ee8:	42a1      	cmp	r1, r4
 8000eea:	f240 8100 	bls.w	80010ee <__udivmoddi4+0x28e>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	1a64      	subs	r4, r4, r1
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000efa:	b11e      	cbz	r6, 8000f04 <__udivmoddi4+0xa4>
 8000efc:	2200      	movs	r2, #0
 8000efe:	40dc      	lsrs	r4, r3
 8000f00:	e9c6 4200 	strd	r4, r2, [r6]
 8000f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f08:	b902      	cbnz	r2, 8000f0c <__udivmoddi4+0xac>
 8000f0a:	deff      	udf	#255	; 0xff
 8000f0c:	fab2 f382 	clz	r3, r2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d14f      	bne.n	8000fb4 <__udivmoddi4+0x154>
 8000f14:	1a8d      	subs	r5, r1, r2
 8000f16:	2101      	movs	r1, #1
 8000f18:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000f1c:	fa1f f882 	uxth.w	r8, r2
 8000f20:	fbb5 fcfe 	udiv	ip, r5, lr
 8000f24:	fb0e 551c 	mls	r5, lr, ip, r5
 8000f28:	fb08 f00c 	mul.w	r0, r8, ip
 8000f2c:	0c22      	lsrs	r2, r4, #16
 8000f2e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000f32:	42a8      	cmp	r0, r5
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0xe6>
 8000f36:	197d      	adds	r5, r7, r5
 8000f38:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000f3c:	d202      	bcs.n	8000f44 <__udivmoddi4+0xe4>
 8000f3e:	42a8      	cmp	r0, r5
 8000f40:	f200 80e9 	bhi.w	8001116 <__udivmoddi4+0x2b6>
 8000f44:	4694      	mov	ip, r2
 8000f46:	1a2d      	subs	r5, r5, r0
 8000f48:	fbb5 f0fe 	udiv	r0, r5, lr
 8000f4c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000f50:	fb08 f800 	mul.w	r8, r8, r0
 8000f54:	b2a4      	uxth	r4, r4
 8000f56:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f5a:	45a0      	cmp	r8, r4
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x10e>
 8000f5e:	193c      	adds	r4, r7, r4
 8000f60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f64:	d202      	bcs.n	8000f6c <__udivmoddi4+0x10c>
 8000f66:	45a0      	cmp	r8, r4
 8000f68:	f200 80d9 	bhi.w	800111e <__udivmoddi4+0x2be>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	eba4 0408 	sub.w	r4, r4, r8
 8000f72:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f76:	e7c0      	b.n	8000efa <__udivmoddi4+0x9a>
 8000f78:	428b      	cmp	r3, r1
 8000f7a:	d908      	bls.n	8000f8e <__udivmoddi4+0x12e>
 8000f7c:	2e00      	cmp	r6, #0
 8000f7e:	f000 80b1 	beq.w	80010e4 <__udivmoddi4+0x284>
 8000f82:	2100      	movs	r1, #0
 8000f84:	e9c6 0500 	strd	r0, r5, [r6]
 8000f88:	4608      	mov	r0, r1
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	fab3 f183 	clz	r1, r3
 8000f92:	2900      	cmp	r1, #0
 8000f94:	d14b      	bne.n	800102e <__udivmoddi4+0x1ce>
 8000f96:	42ab      	cmp	r3, r5
 8000f98:	d302      	bcc.n	8000fa0 <__udivmoddi4+0x140>
 8000f9a:	4282      	cmp	r2, r0
 8000f9c:	f200 80b9 	bhi.w	8001112 <__udivmoddi4+0x2b2>
 8000fa0:	1a84      	subs	r4, r0, r2
 8000fa2:	eb65 0303 	sbc.w	r3, r5, r3
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	469e      	mov	lr, r3
 8000faa:	2e00      	cmp	r6, #0
 8000fac:	d0aa      	beq.n	8000f04 <__udivmoddi4+0xa4>
 8000fae:	e9c6 4e00 	strd	r4, lr, [r6]
 8000fb2:	e7a7      	b.n	8000f04 <__udivmoddi4+0xa4>
 8000fb4:	409f      	lsls	r7, r3
 8000fb6:	f1c3 0220 	rsb	r2, r3, #32
 8000fba:	40d1      	lsrs	r1, r2
 8000fbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fc4:	fa1f f887 	uxth.w	r8, r7
 8000fc8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fcc:	fa24 f202 	lsr.w	r2, r4, r2
 8000fd0:	409d      	lsls	r5, r3
 8000fd2:	fb00 fc08 	mul.w	ip, r0, r8
 8000fd6:	432a      	orrs	r2, r5
 8000fd8:	0c15      	lsrs	r5, r2, #16
 8000fda:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000fde:	45ac      	cmp	ip, r5
 8000fe0:	fa04 f403 	lsl.w	r4, r4, r3
 8000fe4:	d909      	bls.n	8000ffa <__udivmoddi4+0x19a>
 8000fe6:	197d      	adds	r5, r7, r5
 8000fe8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fec:	f080 808f 	bcs.w	800110e <__udivmoddi4+0x2ae>
 8000ff0:	45ac      	cmp	ip, r5
 8000ff2:	f240 808c 	bls.w	800110e <__udivmoddi4+0x2ae>
 8000ff6:	3802      	subs	r0, #2
 8000ff8:	443d      	add	r5, r7
 8000ffa:	eba5 050c 	sub.w	r5, r5, ip
 8000ffe:	fbb5 f1fe 	udiv	r1, r5, lr
 8001002:	fb0e 5c11 	mls	ip, lr, r1, r5
 8001006:	fb01 f908 	mul.w	r9, r1, r8
 800100a:	b295      	uxth	r5, r2
 800100c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001010:	45a9      	cmp	r9, r5
 8001012:	d907      	bls.n	8001024 <__udivmoddi4+0x1c4>
 8001014:	197d      	adds	r5, r7, r5
 8001016:	f101 32ff 	add.w	r2, r1, #4294967295
 800101a:	d274      	bcs.n	8001106 <__udivmoddi4+0x2a6>
 800101c:	45a9      	cmp	r9, r5
 800101e:	d972      	bls.n	8001106 <__udivmoddi4+0x2a6>
 8001020:	3902      	subs	r1, #2
 8001022:	443d      	add	r5, r7
 8001024:	eba5 0509 	sub.w	r5, r5, r9
 8001028:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800102c:	e778      	b.n	8000f20 <__udivmoddi4+0xc0>
 800102e:	f1c1 0720 	rsb	r7, r1, #32
 8001032:	408b      	lsls	r3, r1
 8001034:	fa22 fc07 	lsr.w	ip, r2, r7
 8001038:	ea4c 0c03 	orr.w	ip, ip, r3
 800103c:	fa25 f407 	lsr.w	r4, r5, r7
 8001040:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001044:	fbb4 f9fe 	udiv	r9, r4, lr
 8001048:	fa1f f88c 	uxth.w	r8, ip
 800104c:	fb0e 4419 	mls	r4, lr, r9, r4
 8001050:	fa20 f307 	lsr.w	r3, r0, r7
 8001054:	fb09 fa08 	mul.w	sl, r9, r8
 8001058:	408d      	lsls	r5, r1
 800105a:	431d      	orrs	r5, r3
 800105c:	0c2b      	lsrs	r3, r5, #16
 800105e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001062:	45a2      	cmp	sl, r4
 8001064:	fa02 f201 	lsl.w	r2, r2, r1
 8001068:	fa00 f301 	lsl.w	r3, r0, r1
 800106c:	d909      	bls.n	8001082 <__udivmoddi4+0x222>
 800106e:	eb1c 0404 	adds.w	r4, ip, r4
 8001072:	f109 30ff 	add.w	r0, r9, #4294967295
 8001076:	d248      	bcs.n	800110a <__udivmoddi4+0x2aa>
 8001078:	45a2      	cmp	sl, r4
 800107a:	d946      	bls.n	800110a <__udivmoddi4+0x2aa>
 800107c:	f1a9 0902 	sub.w	r9, r9, #2
 8001080:	4464      	add	r4, ip
 8001082:	eba4 040a 	sub.w	r4, r4, sl
 8001086:	fbb4 f0fe 	udiv	r0, r4, lr
 800108a:	fb0e 4410 	mls	r4, lr, r0, r4
 800108e:	fb00 fa08 	mul.w	sl, r0, r8
 8001092:	b2ad      	uxth	r5, r5
 8001094:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001098:	45a2      	cmp	sl, r4
 800109a:	d908      	bls.n	80010ae <__udivmoddi4+0x24e>
 800109c:	eb1c 0404 	adds.w	r4, ip, r4
 80010a0:	f100 35ff 	add.w	r5, r0, #4294967295
 80010a4:	d22d      	bcs.n	8001102 <__udivmoddi4+0x2a2>
 80010a6:	45a2      	cmp	sl, r4
 80010a8:	d92b      	bls.n	8001102 <__udivmoddi4+0x2a2>
 80010aa:	3802      	subs	r0, #2
 80010ac:	4464      	add	r4, ip
 80010ae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80010b2:	fba0 8902 	umull	r8, r9, r0, r2
 80010b6:	eba4 040a 	sub.w	r4, r4, sl
 80010ba:	454c      	cmp	r4, r9
 80010bc:	46c6      	mov	lr, r8
 80010be:	464d      	mov	r5, r9
 80010c0:	d319      	bcc.n	80010f6 <__udivmoddi4+0x296>
 80010c2:	d016      	beq.n	80010f2 <__udivmoddi4+0x292>
 80010c4:	b15e      	cbz	r6, 80010de <__udivmoddi4+0x27e>
 80010c6:	ebb3 020e 	subs.w	r2, r3, lr
 80010ca:	eb64 0405 	sbc.w	r4, r4, r5
 80010ce:	fa04 f707 	lsl.w	r7, r4, r7
 80010d2:	fa22 f301 	lsr.w	r3, r2, r1
 80010d6:	431f      	orrs	r7, r3
 80010d8:	40cc      	lsrs	r4, r1
 80010da:	e9c6 7400 	strd	r7, r4, [r6]
 80010de:	2100      	movs	r1, #0
 80010e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e4:	4631      	mov	r1, r6
 80010e6:	4630      	mov	r0, r6
 80010e8:	e70c      	b.n	8000f04 <__udivmoddi4+0xa4>
 80010ea:	468c      	mov	ip, r1
 80010ec:	e6eb      	b.n	8000ec6 <__udivmoddi4+0x66>
 80010ee:	4610      	mov	r0, r2
 80010f0:	e6ff      	b.n	8000ef2 <__udivmoddi4+0x92>
 80010f2:	4543      	cmp	r3, r8
 80010f4:	d2e6      	bcs.n	80010c4 <__udivmoddi4+0x264>
 80010f6:	ebb8 0e02 	subs.w	lr, r8, r2
 80010fa:	eb69 050c 	sbc.w	r5, r9, ip
 80010fe:	3801      	subs	r0, #1
 8001100:	e7e0      	b.n	80010c4 <__udivmoddi4+0x264>
 8001102:	4628      	mov	r0, r5
 8001104:	e7d3      	b.n	80010ae <__udivmoddi4+0x24e>
 8001106:	4611      	mov	r1, r2
 8001108:	e78c      	b.n	8001024 <__udivmoddi4+0x1c4>
 800110a:	4681      	mov	r9, r0
 800110c:	e7b9      	b.n	8001082 <__udivmoddi4+0x222>
 800110e:	4608      	mov	r0, r1
 8001110:	e773      	b.n	8000ffa <__udivmoddi4+0x19a>
 8001112:	4608      	mov	r0, r1
 8001114:	e749      	b.n	8000faa <__udivmoddi4+0x14a>
 8001116:	f1ac 0c02 	sub.w	ip, ip, #2
 800111a:	443d      	add	r5, r7
 800111c:	e713      	b.n	8000f46 <__udivmoddi4+0xe6>
 800111e:	3802      	subs	r0, #2
 8001120:	443c      	add	r4, r7
 8001122:	e724      	b.n	8000f6e <__udivmoddi4+0x10e>

08001124 <__aeabi_idiv0>:
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop

08001128 <process_ms>:

/**
  * @brief   Dcrmente la variable globale de temps `t` si elle est non nulle.
  */
void process_ms(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
    if (t)
 800112c:	4b06      	ldr	r3, [pc, #24]	; (8001148 <process_ms+0x20>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d004      	beq.n	800113e <process_ms+0x16>
        t--;
 8001134:	4b04      	ldr	r3, [pc, #16]	; (8001148 <process_ms+0x20>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	3b01      	subs	r3, #1
 800113a:	4a03      	ldr	r2, [pc, #12]	; (8001148 <process_ms+0x20>)
 800113c:	6013      	str	r3, [r2, #0]
}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20000a0c 	.word	0x20000a0c

0800114c <detectDigit>:
  * @brief   Dtecte un chiffre en fonction des coordonnes de l'cran tactile.
  * @param   x : Coordonne X du toucher.
  * @param   y : Coordonne Y du toucher.
  * @retval  Le chiffre dtect (0 si aucun).
  */
int detectDigit(int16_t x, int16_t y) {
 800114c:	b480      	push	{r7}
 800114e:	b099      	sub	sp, #100	; 0x64
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	460a      	mov	r2, r1
 8001156:	80fb      	strh	r3, [r7, #6]
 8001158:	4613      	mov	r3, r2
 800115a:	80bb      	strh	r3, [r7, #4]
    int digit = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	65fb      	str	r3, [r7, #92]	; 0x5c
    int var = 10; // Ajustez cette valeur selon vos besoins
 8001160:	230a      	movs	r3, #10
 8001162:	65bb      	str	r3, [r7, #88]	; 0x58
    int var1= 50;
 8001164:	2332      	movs	r3, #50	; 0x32
 8001166:	657b      	str	r3, [r7, #84]	; 0x54
    // Coordonnes spcifiques pour chaque chiffre
    int coords1[2] = {COORD_3_X, COORD_Y};
 8001168:	4aa4      	ldr	r2, [pc, #656]	; (80013fc <detectDigit+0x2b0>)
 800116a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800116e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001172:	e883 0003 	stmia.w	r3, {r0, r1}
    int coords2[2] = {COORD_3_X + var1, COORD_Y};
 8001176:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001178:	332d      	adds	r3, #45	; 0x2d
 800117a:	647b      	str	r3, [r7, #68]	; 0x44
 800117c:	2391      	movs	r3, #145	; 0x91
 800117e:	64bb      	str	r3, [r7, #72]	; 0x48
    int coords3[2] = {COORD_3_X + 2 * var1, COORD_Y};
 8001180:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	332d      	adds	r3, #45	; 0x2d
 8001186:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001188:	2391      	movs	r3, #145	; 0x91
 800118a:	643b      	str	r3, [r7, #64]	; 0x40
    int coords4[2] = {COORD_3_X, COORD_Y + var1};
 800118c:	232d      	movs	r3, #45	; 0x2d
 800118e:	637b      	str	r3, [r7, #52]	; 0x34
 8001190:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001192:	3391      	adds	r3, #145	; 0x91
 8001194:	63bb      	str	r3, [r7, #56]	; 0x38
    int coords5[2] = {COORD_3_X + var1, COORD_Y + var1};
 8001196:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001198:	332d      	adds	r3, #45	; 0x2d
 800119a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800119c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800119e:	3391      	adds	r3, #145	; 0x91
 80011a0:	633b      	str	r3, [r7, #48]	; 0x30
    int coords6[2] = {COORD_3_X + 2 * var1, COORD_Y + var1};
 80011a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	332d      	adds	r3, #45	; 0x2d
 80011a8:	627b      	str	r3, [r7, #36]	; 0x24
 80011aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011ac:	3391      	adds	r3, #145	; 0x91
 80011ae:	62bb      	str	r3, [r7, #40]	; 0x28
    int coords7[2] = {COORD_3_X, COORD_Y + 2 * var1};
 80011b0:	232d      	movs	r3, #45	; 0x2d
 80011b2:	61fb      	str	r3, [r7, #28]
 80011b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	3391      	adds	r3, #145	; 0x91
 80011ba:	623b      	str	r3, [r7, #32]
    int coords8[2] = {COORD_3_X + var1, COORD_Y + 2 * var1};
 80011bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011be:	332d      	adds	r3, #45	; 0x2d
 80011c0:	617b      	str	r3, [r7, #20]
 80011c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	3391      	adds	r3, #145	; 0x91
 80011c8:	61bb      	str	r3, [r7, #24]
    int coords9[2] = {COORD_3_X + 2 * var1, COORD_Y + 2 * var1};
 80011ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	332d      	adds	r3, #45	; 0x2d
 80011d0:	60fb      	str	r3, [r7, #12]
 80011d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	3391      	adds	r3, #145	; 0x91
 80011d8:	613b      	str	r3, [r7, #16]

    if (y >= coords1[1] - var && y < coords1[1] + var + 10 && x >= coords1[0] - var && x <= coords1[0] + var + 10) {
 80011da:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80011de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80011e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80011e2:	1acb      	subs	r3, r1, r3
 80011e4:	429a      	cmp	r2, r3
 80011e6:	db1a      	blt.n	800121e <detectDigit+0xd2>
 80011e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80011ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80011ec:	4413      	add	r3, r2
 80011ee:	f103 0209 	add.w	r2, r3, #9
 80011f2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	db11      	blt.n	800121e <detectDigit+0xd2>
 80011fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011fe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001200:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001202:	1acb      	subs	r3, r1, r3
 8001204:	429a      	cmp	r2, r3
 8001206:	db0a      	blt.n	800121e <detectDigit+0xd2>
 8001208:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800120c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800120e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001210:	440b      	add	r3, r1
 8001212:	330a      	adds	r3, #10
 8001214:	429a      	cmp	r2, r3
 8001216:	dc02      	bgt.n	800121e <detectDigit+0xd2>
        digit = 1;
 8001218:	2301      	movs	r3, #1
 800121a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800121c:	e111      	b.n	8001442 <detectDigit+0x2f6>
    } else if (y >= coords2[1] - var && y < coords2[1] + var + 10 && x >= coords2[0] - var && x <= coords2[0] + var + 10) {
 800121e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001222:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001224:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001226:	1acb      	subs	r3, r1, r3
 8001228:	429a      	cmp	r2, r3
 800122a:	db1a      	blt.n	8001262 <detectDigit+0x116>
 800122c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800122e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001230:	4413      	add	r3, r2
 8001232:	f103 0209 	add.w	r2, r3, #9
 8001236:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800123a:	429a      	cmp	r2, r3
 800123c:	db11      	blt.n	8001262 <detectDigit+0x116>
 800123e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001242:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001244:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001246:	1acb      	subs	r3, r1, r3
 8001248:	429a      	cmp	r2, r3
 800124a:	db0a      	blt.n	8001262 <detectDigit+0x116>
 800124c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001250:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001252:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001254:	440b      	add	r3, r1
 8001256:	330a      	adds	r3, #10
 8001258:	429a      	cmp	r2, r3
 800125a:	dc02      	bgt.n	8001262 <detectDigit+0x116>
        digit = 2;
 800125c:	2302      	movs	r3, #2
 800125e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001260:	e0ef      	b.n	8001442 <detectDigit+0x2f6>
    } else if (y >= coords3[1] - var && y < coords3[1] + var + 10 && x >= coords3[0] - var && x <= coords3[0] + var + 10) {
 8001262:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001266:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001268:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800126a:	1acb      	subs	r3, r1, r3
 800126c:	429a      	cmp	r2, r3
 800126e:	db1a      	blt.n	80012a6 <detectDigit+0x15a>
 8001270:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001272:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001274:	4413      	add	r3, r2
 8001276:	f103 0209 	add.w	r2, r3, #9
 800127a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800127e:	429a      	cmp	r2, r3
 8001280:	db11      	blt.n	80012a6 <detectDigit+0x15a>
 8001282:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001286:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001288:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800128a:	1acb      	subs	r3, r1, r3
 800128c:	429a      	cmp	r2, r3
 800128e:	db0a      	blt.n	80012a6 <detectDigit+0x15a>
 8001290:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001294:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001296:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001298:	440b      	add	r3, r1
 800129a:	330a      	adds	r3, #10
 800129c:	429a      	cmp	r2, r3
 800129e:	dc02      	bgt.n	80012a6 <detectDigit+0x15a>
        digit = 3;
 80012a0:	2303      	movs	r3, #3
 80012a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012a4:	e0cd      	b.n	8001442 <detectDigit+0x2f6>
    } else if (y >= coords4[1] - var && y < coords4[1] + var + 10 && x >= coords4[0] - var && x <= coords4[0] + var + 10) {
 80012a6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80012aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80012ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012ae:	1acb      	subs	r3, r1, r3
 80012b0:	429a      	cmp	r2, r3
 80012b2:	db1a      	blt.n	80012ea <detectDigit+0x19e>
 80012b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80012b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012b8:	4413      	add	r3, r2
 80012ba:	f103 0209 	add.w	r2, r3, #9
 80012be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	db11      	blt.n	80012ea <detectDigit+0x19e>
 80012c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80012ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80012cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012ce:	1acb      	subs	r3, r1, r3
 80012d0:	429a      	cmp	r2, r3
 80012d2:	db0a      	blt.n	80012ea <detectDigit+0x19e>
 80012d4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80012d8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80012da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012dc:	440b      	add	r3, r1
 80012de:	330a      	adds	r3, #10
 80012e0:	429a      	cmp	r2, r3
 80012e2:	dc02      	bgt.n	80012ea <detectDigit+0x19e>
        digit = 4;
 80012e4:	2304      	movs	r3, #4
 80012e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012e8:	e0ab      	b.n	8001442 <detectDigit+0x2f6>
    } else if (y >= coords5[1] - var && y < coords5[1] + var + 10 && x >= coords5[0] - var && x <= coords5[0] + var + 10) {
 80012ea:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80012ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80012f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012f2:	1acb      	subs	r3, r1, r3
 80012f4:	429a      	cmp	r2, r3
 80012f6:	db1a      	blt.n	800132e <detectDigit+0x1e2>
 80012f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012fc:	4413      	add	r3, r2
 80012fe:	f103 0209 	add.w	r2, r3, #9
 8001302:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001306:	429a      	cmp	r2, r3
 8001308:	db11      	blt.n	800132e <detectDigit+0x1e2>
 800130a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800130e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001310:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001312:	1acb      	subs	r3, r1, r3
 8001314:	429a      	cmp	r2, r3
 8001316:	db0a      	blt.n	800132e <detectDigit+0x1e2>
 8001318:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800131c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800131e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001320:	440b      	add	r3, r1
 8001322:	330a      	adds	r3, #10
 8001324:	429a      	cmp	r2, r3
 8001326:	dc02      	bgt.n	800132e <detectDigit+0x1e2>
        digit = 5;
 8001328:	2305      	movs	r3, #5
 800132a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800132c:	e089      	b.n	8001442 <detectDigit+0x2f6>
    } else if (y >= coords6[1] - var && y < coords6[1] + var + 10 && x >= coords6[0] - var && x <= coords6[0] + var + 10) {
 800132e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001332:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001334:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001336:	1acb      	subs	r3, r1, r3
 8001338:	429a      	cmp	r2, r3
 800133a:	db1a      	blt.n	8001372 <detectDigit+0x226>
 800133c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800133e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001340:	4413      	add	r3, r2
 8001342:	f103 0209 	add.w	r2, r3, #9
 8001346:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800134a:	429a      	cmp	r2, r3
 800134c:	db11      	blt.n	8001372 <detectDigit+0x226>
 800134e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001352:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001354:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001356:	1acb      	subs	r3, r1, r3
 8001358:	429a      	cmp	r2, r3
 800135a:	db0a      	blt.n	8001372 <detectDigit+0x226>
 800135c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001360:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001362:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001364:	440b      	add	r3, r1
 8001366:	330a      	adds	r3, #10
 8001368:	429a      	cmp	r2, r3
 800136a:	dc02      	bgt.n	8001372 <detectDigit+0x226>
        digit = 6;
 800136c:	2306      	movs	r3, #6
 800136e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001370:	e067      	b.n	8001442 <detectDigit+0x2f6>
    } else if (y >= coords7[1] - var && y < coords7[1] + var + 10 && x >= coords7[0] - var && x <= coords7[0] + var + 10) {
 8001372:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001376:	6a39      	ldr	r1, [r7, #32]
 8001378:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800137a:	1acb      	subs	r3, r1, r3
 800137c:	429a      	cmp	r2, r3
 800137e:	db1a      	blt.n	80013b6 <detectDigit+0x26a>
 8001380:	6a3a      	ldr	r2, [r7, #32]
 8001382:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001384:	4413      	add	r3, r2
 8001386:	f103 0209 	add.w	r2, r3, #9
 800138a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800138e:	429a      	cmp	r2, r3
 8001390:	db11      	blt.n	80013b6 <detectDigit+0x26a>
 8001392:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001396:	69f9      	ldr	r1, [r7, #28]
 8001398:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800139a:	1acb      	subs	r3, r1, r3
 800139c:	429a      	cmp	r2, r3
 800139e:	db0a      	blt.n	80013b6 <detectDigit+0x26a>
 80013a0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013a4:	69f9      	ldr	r1, [r7, #28]
 80013a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013a8:	440b      	add	r3, r1
 80013aa:	330a      	adds	r3, #10
 80013ac:	429a      	cmp	r2, r3
 80013ae:	dc02      	bgt.n	80013b6 <detectDigit+0x26a>
        digit = 7;
 80013b0:	2307      	movs	r3, #7
 80013b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80013b4:	e045      	b.n	8001442 <detectDigit+0x2f6>
    } else if (y >= coords8[1] - var && y < coords8[1] + var + 10 && x >= coords8[0] - var && x <= coords8[0] + var + 10) {
 80013b6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80013ba:	69b9      	ldr	r1, [r7, #24]
 80013bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013be:	1acb      	subs	r3, r1, r3
 80013c0:	429a      	cmp	r2, r3
 80013c2:	db1d      	blt.n	8001400 <detectDigit+0x2b4>
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013c8:	4413      	add	r3, r2
 80013ca:	f103 0209 	add.w	r2, r3, #9
 80013ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	db14      	blt.n	8001400 <detectDigit+0x2b4>
 80013d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013da:	6979      	ldr	r1, [r7, #20]
 80013dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013de:	1acb      	subs	r3, r1, r3
 80013e0:	429a      	cmp	r2, r3
 80013e2:	db0d      	blt.n	8001400 <detectDigit+0x2b4>
 80013e4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013e8:	6979      	ldr	r1, [r7, #20]
 80013ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013ec:	440b      	add	r3, r1
 80013ee:	330a      	adds	r3, #10
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dc05      	bgt.n	8001400 <detectDigit+0x2b4>
        digit = 8;
 80013f4:	2308      	movs	r3, #8
 80013f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80013f8:	e023      	b.n	8001442 <detectDigit+0x2f6>
 80013fa:	bf00      	nop
 80013fc:	0800d480 	.word	0x0800d480
    } else if (y >= coords9[1] - var && y < coords9[1] + var + 10 && x >= coords9[0] - var && x <= coords9[0] + var + 10) {
 8001400:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001404:	6939      	ldr	r1, [r7, #16]
 8001406:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001408:	1acb      	subs	r3, r1, r3
 800140a:	429a      	cmp	r2, r3
 800140c:	db19      	blt.n	8001442 <detectDigit+0x2f6>
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001412:	4413      	add	r3, r2
 8001414:	f103 0209 	add.w	r2, r3, #9
 8001418:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800141c:	429a      	cmp	r2, r3
 800141e:	db10      	blt.n	8001442 <detectDigit+0x2f6>
 8001420:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001424:	68f9      	ldr	r1, [r7, #12]
 8001426:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001428:	1acb      	subs	r3, r1, r3
 800142a:	429a      	cmp	r2, r3
 800142c:	db09      	blt.n	8001442 <detectDigit+0x2f6>
 800142e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001432:	68f9      	ldr	r1, [r7, #12]
 8001434:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001436:	440b      	add	r3, r1
 8001438:	330a      	adds	r3, #10
 800143a:	429a      	cmp	r2, r3
 800143c:	dc01      	bgt.n	8001442 <detectDigit+0x2f6>
        digit = 9;
 800143e:	2309      	movs	r3, #9
 8001440:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    return digit;
 8001442:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8001444:	4618      	mov	r0, r3
 8001446:	3764      	adds	r7, #100	; 0x64
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop

08001450 <main>:
// Implmentation des fonctions SERVO_init et SERVO_set_position



int main(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af02      	add	r7, sp, #8
	// Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	HAL_Init();
 8001456:	f003 fa0d 	bl	8004874 <HAL_Init>



    // Initialisation du port de la led Rouge (carte Nucleo)
    BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800145a:	2303      	movs	r3, #3
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	2300      	movs	r3, #0
 8001460:	2201      	movs	r2, #1
 8001462:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001466:	4815      	ldr	r0, [pc, #84]	; (80014bc <main+0x6c>)
 8001468:	f000 fc88 	bl	8001d7c <BSP_GPIO_PinCfg>
    // Initialisation du port de la led Verte (carte Nucleo)
    BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800146c:	2303      	movs	r3, #3
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	2300      	movs	r3, #0
 8001472:	2201      	movs	r2, #1
 8001474:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001478:	4810      	ldr	r0, [pc, #64]	; (80014bc <main+0x6c>)
 800147a:	f000 fc7f 	bl	8001d7c <BSP_GPIO_PinCfg>
    // Initialisation du port de la led blanche (carte Nucleo)
    BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800147e:	2303      	movs	r3, #3
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	2300      	movs	r3, #0
 8001484:	2201      	movs	r2, #1
 8001486:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800148a:	480c      	ldr	r0, [pc, #48]	; (80014bc <main+0x6c>)
 800148c:	f000 fc76 	bl	8001d7c <BSP_GPIO_PinCfg>
     //Initialisation du port dU BUZZER (carte Nucleo)
    BSP_GPIO_PinCfg(BUZZER_GPIO,BUZZER_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001490:	2303      	movs	r3, #3
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	2300      	movs	r3, #0
 8001496:	2201      	movs	r2, #1
 8001498:	f44f 7100 	mov.w	r1, #512	; 0x200
 800149c:	4807      	ldr	r0, [pc, #28]	; (80014bc <main+0x6c>)
 800149e:	f000 fc6d 	bl	8001d7c <BSP_GPIO_PinCfg>
    //ADC_init();
    XPT2046_init();
 80014a2:	f002 ff31 	bl	8004308 <XPT2046_init>
    Screen();
 80014a6:	f000 f8a8 	bl	80015fa <Screen>

    // Initialisation du port du bouton bleu (carte Nucleo)
    //BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);

    // On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
    Systick_add_callback_function(&process_ms);
 80014aa:	4805      	ldr	r0, [pc, #20]	; (80014c0 <main+0x70>)
 80014ac:	f002 fae6 	bl	8003a7c <Systick_add_callback_function>

    while (1) // boucle de tche de fond
    {
    	if(!t){
 80014b0:	4b04      	ldr	r3, [pc, #16]	; (80014c4 <main+0x74>)
 80014b2:	681b      	ldr	r3, [r3, #0]
    					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,GPIO_PIN_RESET);
    				}
    		*/
    		}

    	return 0;
 80014b4:	2300      	movs	r3, #0
}
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40010c00 	.word	0x40010c00
 80014c0:	08001129 	.word	0x08001129
 80014c4:	20000a0c 	.word	0x20000a0c

080014c8 <Init_screen>:

/**
  * @brief   Initialise l'cran TFT avec des messages d'introduction.
  */
void Init_screen(void) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af02      	add	r7, sp, #8
    ILI9341_Init(); // Initialisation de l'cran TFT
 80014ce:	f002 faff 	bl	8003ad0 <ILI9341_Init>
    ILI9341_Rotate(ILI9341_Orientation_Portrait_2);
 80014d2:	2001      	movs	r0, #1
 80014d4:	f002 fda0 	bl	8004018 <ILI9341_Rotate>
    ILI9341_Fill(ILI9341_COLOR_WHITE);
 80014d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80014dc:	f002 fd26 	bl	8003f2c <ILI9341_Fill>
    // Affichage du texte "ValiseWatch"
    ILI9341_Puts(60, 65, "ValiseWatch", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 80014e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014e4:	9301      	str	r3, [sp, #4]
 80014e6:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	4b22      	ldr	r3, [pc, #136]	; (8001578 <Init_screen+0xb0>)
 80014ee:	4a23      	ldr	r2, [pc, #140]	; (800157c <Init_screen+0xb4>)
 80014f0:	2141      	movs	r1, #65	; 0x41
 80014f2:	203c      	movs	r0, #60	; 0x3c
 80014f4:	f002 fdd2 	bl	800409c <ILI9341_Puts>

    // Affichage du texte "Secure System"
    ILI9341_Puts(50, 95, "Secure System", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 80014f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	4b1c      	ldr	r3, [pc, #112]	; (8001578 <Init_screen+0xb0>)
 8001506:	4a1e      	ldr	r2, [pc, #120]	; (8001580 <Init_screen+0xb8>)
 8001508:	215f      	movs	r1, #95	; 0x5f
 800150a:	2032      	movs	r0, #50	; 0x32
 800150c:	f002 fdc6 	bl	800409c <ILI9341_Puts>

    ILI9341_Puts(40, 170, "Touchez l'ecran", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 8001510:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001514:	9301      	str	r3, [sp, #4]
 8001516:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	4b16      	ldr	r3, [pc, #88]	; (8001578 <Init_screen+0xb0>)
 800151e:	4a19      	ldr	r2, [pc, #100]	; (8001584 <Init_screen+0xbc>)
 8001520:	21aa      	movs	r1, #170	; 0xaa
 8001522:	2028      	movs	r0, #40	; 0x28
 8001524:	f002 fdba 	bl	800409c <ILI9341_Puts>
	ILI9341_Puts(50, 190, "pour rentrer", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 8001528:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800152c:	9301      	str	r3, [sp, #4]
 800152e:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	4b10      	ldr	r3, [pc, #64]	; (8001578 <Init_screen+0xb0>)
 8001536:	4a14      	ldr	r2, [pc, #80]	; (8001588 <Init_screen+0xc0>)
 8001538:	21be      	movs	r1, #190	; 0xbe
 800153a:	2032      	movs	r0, #50	; 0x32
 800153c:	f002 fdae 	bl	800409c <ILI9341_Puts>
	ILI9341_Puts(40, 210, "le mot de passe", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 8001540:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001544:	9301      	str	r3, [sp, #4]
 8001546:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <Init_screen+0xb0>)
 800154e:	4a0f      	ldr	r2, [pc, #60]	; (800158c <Init_screen+0xc4>)
 8001550:	21d2      	movs	r1, #210	; 0xd2
 8001552:	2028      	movs	r0, #40	; 0x28
 8001554:	f002 fda2 	bl	800409c <ILI9341_Puts>
	ILI9341_Puts(40, 230, "de 4 chiffres", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 8001558:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	4b04      	ldr	r3, [pc, #16]	; (8001578 <Init_screen+0xb0>)
 8001566:	4a0a      	ldr	r2, [pc, #40]	; (8001590 <Init_screen+0xc8>)
 8001568:	21e6      	movs	r1, #230	; 0xe6
 800156a:	2028      	movs	r0, #40	; 0x28
 800156c:	f002 fd96 	bl	800409c <ILI9341_Puts>


}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000018 	.word	0x20000018
 800157c:	0800d488 	.word	0x0800d488
 8001580:	0800d494 	.word	0x0800d494
 8001584:	0800d4a4 	.word	0x0800d4a4
 8001588:	0800d4b4 	.word	0x0800d4b4
 800158c:	0800d4c4 	.word	0x0800d4c4
 8001590:	0800d4d4 	.word	0x0800d4d4

08001594 <detectedAnyDigit>:
  * @brief   Vrifie si un chiffre est dtect sur l'cran.
  * @param   x : Coordonne X du toucher.
  * @param   y : Coordonne Y du toucher.
  * @retval  1 si un chiffre est dtect, 0 sinon.
  */
int detectedAnyDigit(int16_t x, int16_t y) {
 8001594:	b480      	push	{r7}
 8001596:	b087      	sub	sp, #28
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	460a      	mov	r2, r1
 800159e:	80fb      	strh	r3, [r7, #6]
 80015a0:	4613      	mov	r3, r2
 80015a2:	80bb      	strh	r3, [r7, #4]
    // Vous pouvez ajuster ces valeurs en fonction de votre cran et des zones que vous souhaitez dtecter
    int16_t minX = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	82fb      	strh	r3, [r7, #22]
    int16_t minY = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	82bb      	strh	r3, [r7, #20]
    int16_t maxX = 240;
 80015ac:	23f0      	movs	r3, #240	; 0xf0
 80015ae:	827b      	strh	r3, [r7, #18]
    int16_t maxY = 320;
 80015b0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80015b4:	823b      	strh	r3, [r7, #16]
    int digitt = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]

    // Vrifier si les coordonnes sont dans la plage dfinie
    if (x >= minX && x <= maxX && y >= minY && y <= maxY) {
 80015ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015be:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	db13      	blt.n	80015ee <detectedAnyDigit+0x5a>
 80015c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015ca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	dc0d      	bgt.n	80015ee <detectedAnyDigit+0x5a>
 80015d2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80015d6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80015da:	429a      	cmp	r2, r3
 80015dc:	db07      	blt.n	80015ee <detectedAnyDigit+0x5a>
 80015de:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80015e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	dc01      	bgt.n	80015ee <detectedAnyDigit+0x5a>
    	digitt=1; // L'utilisateur a appuy sur l'cran
 80015ea:	2301      	movs	r3, #1
 80015ec:	60fb      	str	r3, [r7, #12]
    }
}
 80015ee:	bf00      	nop
 80015f0:	4618      	mov	r0, r3
 80015f2:	371c      	adds	r7, #28
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr

080015fa <Screen>:

/**
  * @brief   Affiche des messages d'introduction et attend l'entre de l'utilisateur.
  */
void Screen(void) {
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
    Init_screen();
 8001600:	f7ff ff62 	bl	80014c8 <Init_screen>
    int16_t x, y;

    while (1) { // Une boucle infinie pour attendre les actions de l'utilisateur
        if (XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE)) {
 8001604:	1d39      	adds	r1, r7, #4
 8001606:	1dbb      	adds	r3, r7, #6
 8001608:	2201      	movs	r2, #1
 800160a:	4618      	mov	r0, r3
 800160c:	f002 ff94 	bl	8004538 <XPT2046_getMedianCoordinates>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d0f6      	beq.n	8001604 <Screen+0xa>
            // Dtecter si l'utilisateur a appuy sur l'cran
            if (detectedAnyDigit(x, y)==1) {
 8001616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800161a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800161e:	4611      	mov	r1, r2
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ffb7 	bl	8001594 <detectedAnyDigit>
 8001626:	4603      	mov	r3, r0
 8001628:	2b01      	cmp	r3, #1
 800162a:	d1eb      	bne.n	8001604 <Screen+0xa>
                // Appeler TFT_demo() si l'utilisateur a appuy sur l'cran
                TFT_demo();
 800162c:	f000 f806 	bl	800163c <TFT_demo>
                break; // Sortir de la boucle une fois que TFT_demo() a t appel
 8001630:	bf00      	nop
            }
        }
    }
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <TFT_demo>:


/**
  * @brief   Affiche l'cran d'entre du mot de passe et traite l'entre de l'utilisateur.
  */
void TFT_demo(void) {
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b0a7      	sub	sp, #156	; 0x9c
 8001640:	af02      	add	r7, sp, #8
        STATE_CHECK_PASS,
        STATE_ACCESS_GRANTED,
        STATE_ACCESS_DENIED
    } TFTState;

    TFTState currentState = STATE_INIT;
 8001642:	2300      	movs	r3, #0
 8001644:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

    ILI9341_Init(); // Initialisation de l'cran TFT
 8001648:	f002 fa42 	bl	8003ad0 <ILI9341_Init>
    ILI9341_Rotate(ILI9341_Orientation_Portrait_2);
 800164c:	2001      	movs	r0, #1
 800164e:	f002 fce3 	bl	8004018 <ILI9341_Rotate>
    ILI9341_Fill(ILI9341_COLOR_WHITE);
 8001652:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001656:	f002 fc69 	bl	8003f2c <ILI9341_Fill>
    ILI9341_Puts(45, 20, "Saisissez le mot de passe", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 800165a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800165e:	9301      	str	r3, [sp, #4]
 8001660:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	4b80      	ldr	r3, [pc, #512]	; (8001868 <TFT_demo+0x22c>)
 8001668:	4a80      	ldr	r2, [pc, #512]	; (800186c <TFT_demo+0x230>)
 800166a:	2114      	movs	r1, #20
 800166c:	202d      	movs	r0, #45	; 0x2d
 800166e:	f002 fd15 	bl	800409c <ILI9341_Puts>
    ILI9341_Puts(45, 40, "le mot de passe", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 8001672:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	4b7a      	ldr	r3, [pc, #488]	; (8001868 <TFT_demo+0x22c>)
 8001680:	4a7b      	ldr	r2, [pc, #492]	; (8001870 <TFT_demo+0x234>)
 8001682:	2128      	movs	r1, #40	; 0x28
 8001684:	202d      	movs	r0, #45	; 0x2d
 8001686:	f002 fd09 	bl	800409c <ILI9341_Puts>

    int var1 = 60;
 800168a:	233c      	movs	r3, #60	; 0x3c
 800168c:	67fb      	str	r3, [r7, #124]	; 0x7c

    int numCoords[9][2] = {
 800168e:	232d      	movs	r3, #45	; 0x2d
 8001690:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001692:	2391      	movs	r3, #145	; 0x91
 8001694:	633b      	str	r3, [r7, #48]	; 0x30
        {COORD_3_X, COORD_Y}, {COORD_3_X + var1, COORD_Y}, {COORD_3_X + 2 * var1, COORD_Y},
 8001696:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001698:	332d      	adds	r3, #45	; 0x2d
    int numCoords[9][2] = {
 800169a:	637b      	str	r3, [r7, #52]	; 0x34
 800169c:	2391      	movs	r3, #145	; 0x91
 800169e:	63bb      	str	r3, [r7, #56]	; 0x38
        {COORD_3_X, COORD_Y}, {COORD_3_X + var1, COORD_Y}, {COORD_3_X + 2 * var1, COORD_Y},
 80016a0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	332d      	adds	r3, #45	; 0x2d
    int numCoords[9][2] = {
 80016a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016a8:	2391      	movs	r3, #145	; 0x91
 80016aa:	643b      	str	r3, [r7, #64]	; 0x40
 80016ac:	232d      	movs	r3, #45	; 0x2d
 80016ae:	647b      	str	r3, [r7, #68]	; 0x44
        {COORD_3_X, COORD_Y + var1}, {COORD_3_X + var1, COORD_Y + var1}, {COORD_3_X + 2 * var1, COORD_Y + var1},
 80016b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016b2:	3391      	adds	r3, #145	; 0x91
    int numCoords[9][2] = {
 80016b4:	64bb      	str	r3, [r7, #72]	; 0x48
        {COORD_3_X, COORD_Y + var1}, {COORD_3_X + var1, COORD_Y + var1}, {COORD_3_X + 2 * var1, COORD_Y + var1},
 80016b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016b8:	332d      	adds	r3, #45	; 0x2d
    int numCoords[9][2] = {
 80016ba:	64fb      	str	r3, [r7, #76]	; 0x4c
        {COORD_3_X, COORD_Y + var1}, {COORD_3_X + var1, COORD_Y + var1}, {COORD_3_X + 2 * var1, COORD_Y + var1},
 80016bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016be:	3391      	adds	r3, #145	; 0x91
    int numCoords[9][2] = {
 80016c0:	653b      	str	r3, [r7, #80]	; 0x50
        {COORD_3_X, COORD_Y + var1}, {COORD_3_X + var1, COORD_Y + var1}, {COORD_3_X + 2 * var1, COORD_Y + var1},
 80016c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	332d      	adds	r3, #45	; 0x2d
    int numCoords[9][2] = {
 80016c8:	657b      	str	r3, [r7, #84]	; 0x54
        {COORD_3_X, COORD_Y + var1}, {COORD_3_X + var1, COORD_Y + var1}, {COORD_3_X + 2 * var1, COORD_Y + var1},
 80016ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016cc:	3391      	adds	r3, #145	; 0x91
    int numCoords[9][2] = {
 80016ce:	65bb      	str	r3, [r7, #88]	; 0x58
 80016d0:	232d      	movs	r3, #45	; 0x2d
 80016d2:	65fb      	str	r3, [r7, #92]	; 0x5c
        {COORD_3_X, COORD_Y + 2 * var1}, {COORD_3_X + var1, COORD_Y + 2 * var1}, {COORD_3_X + 2 * var1, COORD_Y + 2 * var1}
 80016d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	3391      	adds	r3, #145	; 0x91
    int numCoords[9][2] = {
 80016da:	663b      	str	r3, [r7, #96]	; 0x60
        {COORD_3_X, COORD_Y + 2 * var1}, {COORD_3_X + var1, COORD_Y + 2 * var1}, {COORD_3_X + 2 * var1, COORD_Y + 2 * var1}
 80016dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016de:	332d      	adds	r3, #45	; 0x2d
    int numCoords[9][2] = {
 80016e0:	667b      	str	r3, [r7, #100]	; 0x64
        {COORD_3_X, COORD_Y + 2 * var1}, {COORD_3_X + var1, COORD_Y + 2 * var1}, {COORD_3_X + 2 * var1, COORD_Y + 2 * var1}
 80016e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	3391      	adds	r3, #145	; 0x91
    int numCoords[9][2] = {
 80016e8:	66bb      	str	r3, [r7, #104]	; 0x68
        {COORD_3_X, COORD_Y + 2 * var1}, {COORD_3_X + var1, COORD_Y + 2 * var1}, {COORD_3_X + 2 * var1, COORD_Y + 2 * var1}
 80016ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	332d      	adds	r3, #45	; 0x2d
    int numCoords[9][2] = {
 80016f0:	66fb      	str	r3, [r7, #108]	; 0x6c
        {COORD_3_X, COORD_Y + 2 * var1}, {COORD_3_X + var1, COORD_Y + 2 * var1}, {COORD_3_X + 2 * var1, COORD_Y + 2 * var1}
 80016f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	3391      	adds	r3, #145	; 0x91
    int numCoords[9][2] = {
 80016f8:	673b      	str	r3, [r7, #112]	; 0x70
    };

    // Afficher les chiffres de 1  9 selon les nouvelles coordonnes
    for (int i = 0; i < 9; i++) {
 80016fa:	2300      	movs	r3, #0
 80016fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001700:	e029      	b.n	8001756 <TFT_demo+0x11a>
        char digit[2];
        sprintf(digit, "%d", i + 1);
 8001702:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001706:	1c5a      	adds	r2, r3, #1
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	4959      	ldr	r1, [pc, #356]	; (8001874 <TFT_demo+0x238>)
 800170e:	4618      	mov	r0, r3
 8001710:	f006 f8d0 	bl	80078b4 <sprintf>
        ILI9341_Puts(numCoords[i][0], numCoords[i][1], digit, &Font_16x26, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001714:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	f107 0290 	add.w	r2, r7, #144	; 0x90
 800171e:	4413      	add	r3, r2
 8001720:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8001724:	b298      	uxth	r0, r3
 8001726:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001730:	4413      	add	r3, r2
 8001732:	f853 3c60 	ldr.w	r3, [r3, #-96]
 8001736:	b299      	uxth	r1, r3
 8001738:	f107 0208 	add.w	r2, r7, #8
 800173c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001740:	9301      	str	r3, [sp, #4]
 8001742:	231f      	movs	r3, #31
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	4b4c      	ldr	r3, [pc, #304]	; (8001878 <TFT_demo+0x23c>)
 8001748:	f002 fca8 	bl	800409c <ILI9341_Puts>
    for (int i = 0; i < 9; i++) {
 800174c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001750:	3301      	adds	r3, #1
 8001752:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001756:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800175a:	2b08      	cmp	r3, #8
 800175c:	ddd1      	ble.n	8001702 <TFT_demo+0xc6>
    }

    int password[MAX_DIGITS] = {0}; // Tableau pour stocker les chiffres du mot de passe
 800175e:	f107 031c 	add.w	r3, r7, #28
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]
    int correctPassword[MAX_DIGITS] = {5, 5, 5, 5}; // Le mot de passe correct
 800176c:	4b43      	ldr	r3, [pc, #268]	; (800187c <TFT_demo+0x240>)
 800176e:	f107 040c 	add.w	r4, r7, #12
 8001772:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001774:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int currentPosition = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    bool_e canEnterDigits = TRUE; // Drapeau pour contrler l'entre des chiffres
 800177e:	2301      	movs	r3, #1
 8001780:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    while (1) {
    	int16_t x, y;
        switch (currentState) {
 8001784:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001788:	2b05      	cmp	r3, #5
 800178a:	f000 813f 	beq.w	8001a0c <TFT_demo+0x3d0>
 800178e:	2b05      	cmp	r3, #5
 8001790:	f300 81cc 	bgt.w	8001b2c <TFT_demo+0x4f0>
 8001794:	2b01      	cmp	r3, #1
 8001796:	d002      	beq.n	800179e <TFT_demo+0x162>
 8001798:	2b04      	cmp	r3, #4
 800179a:	d071      	beq.n	8001880 <TFT_demo+0x244>
 800179c:	e1c6      	b.n	8001b2c <TFT_demo+0x4f0>
            case STATE_WAIT_TOUCH:
                if (canEnterDigits && XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE)) {
 800179e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	f000 81c6 	beq.w	8001b34 <TFT_demo+0x4f8>
 80017a8:	1d39      	adds	r1, r7, #4
 80017aa:	1dbb      	adds	r3, r7, #6
 80017ac:	2201      	movs	r2, #1
 80017ae:	4618      	mov	r0, r3
 80017b0:	f002 fec2 	bl	8004538 <XPT2046_getMedianCoordinates>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f000 81bc 	beq.w	8001b34 <TFT_demo+0x4f8>
                    int detectedDigit = detectDigit(x, y);
 80017bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017c0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80017c4:	4611      	mov	r1, r2
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff fcc0 	bl	800114c <detectDigit>
 80017cc:	67b8      	str	r0, [r7, #120]	; 0x78
                    if (detectedDigit > 0 && currentPosition < MAX_DIGITS) {
 80017ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f340 81af 	ble.w	8001b34 <TFT_demo+0x4f8>
 80017d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80017da:	2b03      	cmp	r3, #3
 80017dc:	f300 81aa 	bgt.w	8001b34 <TFT_demo+0x4f8>
                        password[currentPosition] = detectedDigit;
 80017e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80017ea:	4413      	add	r3, r2
 80017ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80017ee:	f843 2c74 	str.w	r2, [r3, #-116]
                        char digitChar[2];
                        sprintf(digitChar, "%d", detectedDigit);
 80017f2:	463b      	mov	r3, r7
 80017f4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80017f6:	491f      	ldr	r1, [pc, #124]	; (8001874 <TFT_demo+0x238>)
 80017f8:	4618      	mov	r0, r3
 80017fa:	f006 f85b 	bl	80078b4 <sprintf>
                        int traitX = TRAIT_1_X + (currentPosition * 25);
 80017fe:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001802:	4613      	mov	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	4413      	add	r3, r2
 8001808:	009a      	lsls	r2, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	3346      	adds	r3, #70	; 0x46
 800180e:	677b      	str	r3, [r7, #116]	; 0x74
                        ILI9341_Puts(traitX, 90, digitChar, &Font_11x18, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001810:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001812:	b298      	uxth	r0, r3
 8001814:	463a      	mov	r2, r7
 8001816:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	231f      	movs	r3, #31
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	4b11      	ldr	r3, [pc, #68]	; (8001868 <TFT_demo+0x22c>)
 8001822:	215a      	movs	r1, #90	; 0x5a
 8001824:	f002 fc3a 	bl	800409c <ILI9341_Puts>
                        currentPosition++;
 8001828:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800182c:	3301      	adds	r3, #1
 800182e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

                        if (currentPosition == MAX_DIGITS) {
 8001832:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001836:	2b04      	cmp	r3, #4
 8001838:	f040 817c 	bne.w	8001b34 <TFT_demo+0x4f8>
                            canEnterDigits = FALSE;
 800183c:	2300      	movs	r3, #0
 800183e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                            if (memcmp(password, correctPassword, MAX_DIGITS * sizeof(int)) == 0) {
 8001842:	f107 010c 	add.w	r1, r7, #12
 8001846:	f107 031c 	add.w	r3, r7, #28
 800184a:	2210      	movs	r2, #16
 800184c:	4618      	mov	r0, r3
 800184e:	f005 fffd 	bl	800784c <memcmp>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d103      	bne.n	8001860 <TFT_demo+0x224>
                                currentState = STATE_ACCESS_GRANTED;
 8001858:	2304      	movs	r3, #4
 800185a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
                                currentState = STATE_ACCESS_DENIED;
                            }
                        }
                    }
                }
                break;
 800185e:	e169      	b.n	8001b34 <TFT_demo+0x4f8>
                                currentState = STATE_ACCESS_DENIED;
 8001860:	2305      	movs	r3, #5
 8001862:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
                break;
 8001866:	e165      	b.n	8001b34 <TFT_demo+0x4f8>
 8001868:	20000018 	.word	0x20000018
 800186c:	0800d4e4 	.word	0x0800d4e4
 8001870:	0800d4c4 	.word	0x0800d4c4
 8001874:	0800d500 	.word	0x0800d500
 8001878:	20000024 	.word	0x20000024
 800187c:	0800d53c 	.word	0x0800d53c

            case STATE_ACCESS_GRANTED:
                // Actions  effectuer en cas d'accs autoris
                ILI9341_Puts(70, 110, "code bon !", &Font_11x18, ILI9341_COLOR_GREEN, ILI9341_COLOR_WHITE);
 8001880:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001884:	9301      	str	r3, [sp, #4]
 8001886:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	4baa      	ldr	r3, [pc, #680]	; (8001b38 <TFT_demo+0x4fc>)
 800188e:	4aab      	ldr	r2, [pc, #684]	; (8001b3c <TFT_demo+0x500>)
 8001890:	216e      	movs	r1, #110	; 0x6e
 8001892:	2046      	movs	r0, #70	; 0x46
 8001894:	f002 fc02 	bl	800409c <ILI9341_Puts>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001898:	2201      	movs	r2, #1
 800189a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800189e:	48a8      	ldr	r0, [pc, #672]	; (8001b40 <TFT_demo+0x504>)
 80018a0:	f003 fc9f 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(2000);
 80018a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80018a8:	f003 f846 	bl	8004938 <HAL_Delay>
				TIMER_run_us(TIMER1_ID, 20000, 0);
 80018ac:	2200      	movs	r2, #0
 80018ae:	f644 6120 	movw	r1, #20000	; 0x4e20
 80018b2:	2000      	movs	r0, #0
 80018b4:	f000 ffe8 	bl	8002888 <TIMER_run_us>
				TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 50, 0, 0);
 80018b8:	2300      	movs	r3, #0
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2300      	movs	r3, #0
 80018be:	2232      	movs	r2, #50	; 0x32
 80018c0:	2100      	movs	r1, #0
 80018c2:	2000      	movs	r0, #0
 80018c4:	f001 f928 	bl	8002b18 <TIMER_enable_PWM>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 90);
 80018c8:	225a      	movs	r2, #90	; 0x5a
 80018ca:	2100      	movs	r1, #0
 80018cc:	2000      	movs	r0, #0
 80018ce:	f001 fb9f 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(500);
 80018d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018d6:	f003 f82f 	bl	8004938 <HAL_Delay>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 70);
 80018da:	2246      	movs	r2, #70	; 0x46
 80018dc:	2100      	movs	r1, #0
 80018de:	2000      	movs	r0, #0
 80018e0:	f001 fb96 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(500);
 80018e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018e8:	f003 f826 	bl	8004938 <HAL_Delay>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 50);
 80018ec:	2232      	movs	r2, #50	; 0x32
 80018ee:	2100      	movs	r1, #0
 80018f0:	2000      	movs	r0, #0
 80018f2:	f001 fb8d 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(500);
 80018f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018fa:	f003 f81d 	bl	8004938 <HAL_Delay>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 30);
 80018fe:	221e      	movs	r2, #30
 8001900:	2100      	movs	r1, #0
 8001902:	2000      	movs	r0, #0
 8001904:	f001 fb84 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(500);
 8001908:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800190c:	f003 f814 	bl	8004938 <HAL_Delay>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 15);
 8001910:	220f      	movs	r2, #15
 8001912:	2100      	movs	r1, #0
 8001914:	2000      	movs	r0, #0
 8001916:	f001 fb7b 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(6000);
 800191a:	f241 7070 	movw	r0, #6000	; 0x1770
 800191e:	f003 f80b 	bl	8004938 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001922:	2200      	movs	r2, #0
 8001924:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001928:	4885      	ldr	r0, [pc, #532]	; (8001b40 <TFT_demo+0x504>)
 800192a:	f003 fc5a 	bl	80051e2 <HAL_GPIO_WritePin>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 30);
 800192e:	221e      	movs	r2, #30
 8001930:	2100      	movs	r1, #0
 8001932:	2000      	movs	r0, #0
 8001934:	f001 fb6c 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(500);
 8001938:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800193c:	f002 fffc 	bl	8004938 <HAL_Delay>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 40);
 8001940:	2228      	movs	r2, #40	; 0x28
 8001942:	2100      	movs	r1, #0
 8001944:	2000      	movs	r0, #0
 8001946:	f001 fb63 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(500);
 800194a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800194e:	f002 fff3 	bl	8004938 <HAL_Delay>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 55);
 8001952:	2237      	movs	r2, #55	; 0x37
 8001954:	2100      	movs	r1, #0
 8001956:	2000      	movs	r0, #0
 8001958:	f001 fb5a 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(1000);
 800195c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001960:	f002 ffea 	bl	8004938 <HAL_Delay>
				TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, 70);
 8001964:	2246      	movs	r2, #70	; 0x46
 8001966:	2100      	movs	r1, #0
 8001968:	2000      	movs	r0, #0
 800196a:	f001 fb51 	bl	8003010 <TIMER_set_duty>
				HAL_Delay(800);
 800196e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001972:	f002 ffe1 	bl	8004938 <HAL_Delay>
				value = ADC_getValue(ADC_SENSOR_CHANNEL);
 8001976:	2001      	movs	r0, #1
 8001978:	f000 f8f0 	bl	8001b5c <ADC_getValue>
 800197c:	4603      	mov	r3, r0
 800197e:	461a      	mov	r2, r3
 8001980:	4b70      	ldr	r3, [pc, #448]	; (8001b44 <TFT_demo+0x508>)
 8001982:	601a      	str	r2, [r3, #0]
				millivolt = (int16_t)((((int32_t)value)*3300)/4096);		//On la convertie en volts
 8001984:	4b6f      	ldr	r3, [pc, #444]	; (8001b44 <TFT_demo+0x508>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f640 42e4 	movw	r2, #3300	; 0xce4
 800198c:	fb02 f303 	mul.w	r3, r2, r3
 8001990:	2b00      	cmp	r3, #0
 8001992:	da01      	bge.n	8001998 <TFT_demo+0x35c>
 8001994:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001998:	131b      	asrs	r3, r3, #12
 800199a:	b21b      	sxth	r3, r3
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff f92d 	bl	8000bfc <__aeabi_i2f>
 80019a2:	4603      	mov	r3, r0
 80019a4:	4a68      	ldr	r2, [pc, #416]	; (8001b48 <TFT_demo+0x50c>)
 80019a6:	6013      	str	r3, [r2, #0]
				if (millivolt <= 1700){
 80019a8:	4b67      	ldr	r3, [pc, #412]	; (8001b48 <TFT_demo+0x50c>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4967      	ldr	r1, [pc, #412]	; (8001b4c <TFT_demo+0x510>)
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff f9d0 	bl	8000d54 <__aeabi_fcmple>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d006      	beq.n	80019c8 <TFT_demo+0x38c>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,GPIO_PIN_SET);
 80019ba:	2201      	movs	r2, #1
 80019bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019c0:	485f      	ldr	r0, [pc, #380]	; (8001b40 <TFT_demo+0x504>)
 80019c2:	f003 fc0e 	bl	80051e2 <HAL_GPIO_WritePin>
 80019c6:	e005      	b.n	80019d4 <TFT_demo+0x398>
				}
				else{
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,GPIO_PIN_RESET);
 80019c8:	2200      	movs	r2, #0
 80019ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ce:	485c      	ldr	r0, [pc, #368]	; (8001b40 <TFT_demo+0x504>)
 80019d0:	f003 fc07 	bl	80051e2 <HAL_GPIO_WritePin>
				}

				ILI9341_Puts(70, 110, "code bon !", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80019d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019d8:	9301      	str	r3, [sp, #4]
 80019da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	4b55      	ldr	r3, [pc, #340]	; (8001b38 <TFT_demo+0x4fc>)
 80019e2:	4a56      	ldr	r2, [pc, #344]	; (8001b3c <TFT_demo+0x500>)
 80019e4:	216e      	movs	r1, #110	; 0x6e
 80019e6:	2046      	movs	r0, #70	; 0x46
 80019e8:	f002 fb58 	bl	800409c <ILI9341_Puts>
				ILI9341_Puts(70, 90,"CODE BON", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80019ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	4b4f      	ldr	r3, [pc, #316]	; (8001b38 <TFT_demo+0x4fc>)
 80019fa:	4a55      	ldr	r2, [pc, #340]	; (8001b50 <TFT_demo+0x514>)
 80019fc:	215a      	movs	r1, #90	; 0x5a
 80019fe:	2046      	movs	r0, #70	; 0x46
 8001a00:	f002 fb4c 	bl	800409c <ILI9341_Puts>
                currentState = STATE_INIT; // Retour  l'tat initial
 8001a04:	2300      	movs	r3, #0
 8001a06:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
                break;
 8001a0a:	e094      	b.n	8001b36 <TFT_demo+0x4fa>

            case STATE_ACCESS_DENIED:
                // Actions  effectuer en cas d'accs refus
            	ILI9341_Puts(70, 110, "code erroner !", &Font_11x18, ILI9341_COLOR_RED, ILI9341_COLOR_WHITE);
 8001a0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a10:	9301      	str	r3, [sp, #4]
 8001a12:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	4b47      	ldr	r3, [pc, #284]	; (8001b38 <TFT_demo+0x4fc>)
 8001a1a:	4a4e      	ldr	r2, [pc, #312]	; (8001b54 <TFT_demo+0x518>)
 8001a1c:	216e      	movs	r1, #110	; 0x6e
 8001a1e:	2046      	movs	r0, #70	; 0x46
 8001a20:	f002 fb3c 	bl	800409c <ILI9341_Puts>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001a24:	2201      	movs	r2, #1
 8001a26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a2a:	4845      	ldr	r0, [pc, #276]	; (8001b40 <TFT_demo+0x504>)
 8001a2c:	f003 fbd9 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN, GPIO_PIN_SET);
 8001a30:	2201      	movs	r2, #1
 8001a32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a36:	4842      	ldr	r0, [pc, #264]	; (8001b40 <TFT_demo+0x504>)
 8001a38:	f003 fbd3 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 8001a3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a40:	f002 ff7a 	bl	8004938 <HAL_Delay>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN,GPIO_PIN_RESET);
 8001a44:	2200      	movs	r2, #0
 8001a46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a4a:	483d      	ldr	r0, [pc, #244]	; (8001b40 <TFT_demo+0x504>)
 8001a4c:	f003 fbc9 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 8001a50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a54:	f002 ff70 	bl	8004938 <HAL_Delay>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN,GPIO_PIN_SET);
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a5e:	4838      	ldr	r0, [pc, #224]	; (8001b40 <TFT_demo+0x504>)
 8001a60:	f003 fbbf 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 8001a64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a68:	f002 ff66 	bl	8004938 <HAL_Delay>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN,GPIO_PIN_RESET);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a72:	4833      	ldr	r0, [pc, #204]	; (8001b40 <TFT_demo+0x504>)
 8001a74:	f003 fbb5 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 8001a78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a7c:	f002 ff5c 	bl	8004938 <HAL_Delay>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN,GPIO_PIN_SET);
 8001a80:	2201      	movs	r2, #1
 8001a82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a86:	482e      	ldr	r0, [pc, #184]	; (8001b40 <TFT_demo+0x504>)
 8001a88:	f003 fbab 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 8001a8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a90:	f002 ff52 	bl	8004938 <HAL_Delay>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN, GPIO_PIN_RESET);
 8001a94:	2200      	movs	r2, #0
 8001a96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a9a:	4829      	ldr	r0, [pc, #164]	; (8001b40 <TFT_demo+0x504>)
 8001a9c:	f003 fba1 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN,GPIO_PIN_SET);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aa6:	4826      	ldr	r0, [pc, #152]	; (8001b40 <TFT_demo+0x504>)
 8001aa8:	f003 fb9b 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 8001aac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ab0:	f002 ff42 	bl	8004938 <HAL_Delay>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN, GPIO_PIN_RESET);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aba:	4821      	ldr	r0, [pc, #132]	; (8001b40 <TFT_demo+0x504>)
 8001abc:	f003 fb91 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN,GPIO_PIN_SET);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ac6:	481e      	ldr	r0, [pc, #120]	; (8001b40 <TFT_demo+0x504>)
 8001ac8:	f003 fb8b 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 8001acc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ad0:	f002 ff32 	bl	8004938 <HAL_Delay>
				HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN, GPIO_PIN_RESET);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ada:	4819      	ldr	r0, [pc, #100]	; (8001b40 <TFT_demo+0x504>)
 8001adc:	f003 fb81 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ae6:	4816      	ldr	r0, [pc, #88]	; (8001b40 <TFT_demo+0x504>)
 8001ae8:	f003 fb7b 	bl	80051e2 <HAL_GPIO_WritePin>
				HAL_Delay(2500);
 8001aec:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8001af0:	f002 ff22 	bl	8004938 <HAL_Delay>
				ILI9341_Puts(70, 110, "code erroner !", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001af4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <TFT_demo+0x4fc>)
 8001b02:	4a14      	ldr	r2, [pc, #80]	; (8001b54 <TFT_demo+0x518>)
 8001b04:	216e      	movs	r1, #110	; 0x6e
 8001b06:	2046      	movs	r0, #70	; 0x46
 8001b08:	f002 fac8 	bl	800409c <ILI9341_Puts>
				ILI9341_Puts(70, 90,"CODE ERRONER", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001b0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <TFT_demo+0x4fc>)
 8001b1a:	4a0f      	ldr	r2, [pc, #60]	; (8001b58 <TFT_demo+0x51c>)
 8001b1c:	215a      	movs	r1, #90	; 0x5a
 8001b1e:	2046      	movs	r0, #70	; 0x46
 8001b20:	f002 fabc 	bl	800409c <ILI9341_Puts>


                currentState = STATE_INIT; // Retour  l'tat initial
 8001b24:	2300      	movs	r3, #0
 8001b26:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
                break;
 8001b2a:	e004      	b.n	8001b36 <TFT_demo+0x4fa>

            default:
                // STATE_INIT et autres tats possibles
                // ...

                currentState = STATE_WAIT_TOUCH;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
                break;
 8001b32:	e000      	b.n	8001b36 <TFT_demo+0x4fa>
                break;
 8001b34:	bf00      	nop
    while (1) {
 8001b36:	e625      	b.n	8001784 <TFT_demo+0x148>
 8001b38:	20000018 	.word	0x20000018
 8001b3c:	0800d504 	.word	0x0800d504
 8001b40:	40010c00 	.word	0x40010c00
 8001b44:	20000a08 	.word	0x20000a08
 8001b48:	20000a04 	.word	0x20000a04
 8001b4c:	44d48000 	.word	0x44d48000
 8001b50:	0800d510 	.word	0x0800d510
 8001b54:	0800d51c 	.word	0x0800d51c
 8001b58:	0800d52c 	.word	0x0800d52c

08001b5c <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	4a0d      	ldr	r2, [pc, #52]	; (8001ba0 <ADC_getValue+0x44>)
 8001b6a:	56d3      	ldrsb	r3, [r2, r3]
 8001b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b70:	d002      	beq.n	8001b78 <ADC_getValue+0x1c>
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	2b12      	cmp	r3, #18
 8001b76:	d907      	bls.n	8001b88 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4809      	ldr	r0, [pc, #36]	; (8001ba4 <ADC_getValue+0x48>)
 8001b7e:	f005 fe87 	bl	8007890 <printf>
		return -1;
 8001b82:	f04f 33ff 	mov.w	r3, #4294967295
 8001b86:	e007      	b.n	8001b98 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	4a05      	ldr	r2, [pc, #20]	; (8001ba0 <ADC_getValue+0x44>)
 8001b8c:	56d3      	ldrsb	r3, [r2, r3]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <ADC_getValue+0x4c>)
 8001b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b96:	b21b      	sxth	r3, r3
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000a5c 	.word	0x20000a5c
 8001ba4:	0800d584 	.word	0x0800d584
 8001ba8:	20000a10 	.word	0x20000a10

08001bac <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001bb0:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <DMA1_Channel1_IRQHandler+0x24>)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001bb6:	4807      	ldr	r0, [pc, #28]	; (8001bd4 <DMA1_Channel1_IRQHandler+0x28>)
 8001bb8:	f003 f872 	bl	8004ca0 <HAL_DMA_IRQHandler>
	if(callback_function)
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <DMA1_Channel1_IRQHandler+0x2c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d002      	beq.n	8001bca <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001bc4:	4b04      	ldr	r3, [pc, #16]	; (8001bd8 <DMA1_Channel1_IRQHandler+0x2c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4798      	blx	r3
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000ab8 	.word	0x20000ab8
 8001bd4:	20000a70 	.word	0x20000a70
 8001bd8:	20000ab4 	.word	0x20000ab4

08001bdc <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	2201      	movs	r2, #1
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001bf0:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <EXTI_call+0x58>)
 8001bf2:	695a      	ldr	r2, [r3, #20]
 8001bf4:	89fb      	ldrh	r3, [r7, #14]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d016      	beq.n	8001c2a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	; (8001c34 <EXTI_call+0x58>)
 8001bfe:	89fb      	ldrh	r3, [r7, #14]
 8001c00:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001c02:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <EXTI_call+0x5c>)
 8001c04:	881a      	ldrh	r2, [r3, #0]
 8001c06:	89fb      	ldrh	r3, [r7, #14]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d00c      	beq.n	8001c2a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001c10:	79fb      	ldrb	r3, [r7, #7]
 8001c12:	4a0a      	ldr	r2, [pc, #40]	; (8001c3c <EXTI_call+0x60>)
 8001c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d006      	beq.n	8001c2a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	4a07      	ldr	r2, [pc, #28]	; (8001c3c <EXTI_call+0x60>)
 8001c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c24:	89fa      	ldrh	r2, [r7, #14]
 8001c26:	4610      	mov	r0, r2
 8001c28:	4798      	blx	r3
		}
	}
}
 8001c2a:	bf00      	nop
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40010400 	.word	0x40010400
 8001c38:	20000afc 	.word	0x20000afc
 8001c3c:	20000abc 	.word	0x20000abc

08001c40 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001c44:	2000      	movs	r0, #0
 8001c46:	f7ff ffc9 	bl	8001bdc <EXTI_call>
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001c52:	2001      	movs	r0, #1
 8001c54:	f7ff ffc2 	bl	8001bdc <EXTI_call>
}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001c60:	2002      	movs	r0, #2
 8001c62:	f7ff ffbb 	bl	8001bdc <EXTI_call>
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001c6e:	2003      	movs	r0, #3
 8001c70:	f7ff ffb4 	bl	8001bdc <EXTI_call>
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001c7c:	2004      	movs	r0, #4
 8001c7e:	f7ff ffad 	bl	8001bdc <EXTI_call>
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001c8a:	2005      	movs	r0, #5
 8001c8c:	f7ff ffa6 	bl	8001bdc <EXTI_call>
	EXTI_call(6);
 8001c90:	2006      	movs	r0, #6
 8001c92:	f7ff ffa3 	bl	8001bdc <EXTI_call>
	EXTI_call(7);
 8001c96:	2007      	movs	r0, #7
 8001c98:	f7ff ffa0 	bl	8001bdc <EXTI_call>
	EXTI_call(8);
 8001c9c:	2008      	movs	r0, #8
 8001c9e:	f7ff ff9d 	bl	8001bdc <EXTI_call>
	EXTI_call(9);
 8001ca2:	2009      	movs	r0, #9
 8001ca4:	f7ff ff9a 	bl	8001bdc <EXTI_call>
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}

08001cac <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001cb0:	200a      	movs	r0, #10
 8001cb2:	f7ff ff93 	bl	8001bdc <EXTI_call>
	EXTI_call(11);
 8001cb6:	200b      	movs	r0, #11
 8001cb8:	f7ff ff90 	bl	8001bdc <EXTI_call>
	EXTI_call(12);
 8001cbc:	200c      	movs	r0, #12
 8001cbe:	f7ff ff8d 	bl	8001bdc <EXTI_call>
	EXTI_call(13);
 8001cc2:	200d      	movs	r0, #13
 8001cc4:	f7ff ff8a 	bl	8001bdc <EXTI_call>
	EXTI_call(14);
 8001cc8:	200e      	movs	r0, #14
 8001cca:	f7ff ff87 	bl	8001bdc <EXTI_call>
	EXTI_call(15);
 8001cce:	200f      	movs	r0, #15
 8001cd0:	f7ff ff84 	bl	8001bdc <EXTI_call>
}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001cde:	4b26      	ldr	r3, [pc, #152]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	4a25      	ldr	r2, [pc, #148]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001ce4:	f043 0304 	orr.w	r3, r3, #4
 8001ce8:	6193      	str	r3, [r2, #24]
 8001cea:	4b23      	ldr	r3, [pc, #140]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf6:	4b20      	ldr	r3, [pc, #128]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	4a1f      	ldr	r2, [pc, #124]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001cfc:	f043 0308 	orr.w	r3, r3, #8
 8001d00:	6193      	str	r3, [r2, #24]
 8001d02:	4b1d      	ldr	r3, [pc, #116]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	613b      	str	r3, [r7, #16]
 8001d0c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0e:	4b1a      	ldr	r3, [pc, #104]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	4a19      	ldr	r2, [pc, #100]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d14:	f043 0310 	orr.w	r3, r3, #16
 8001d18:	6193      	str	r3, [r2, #24]
 8001d1a:	4b17      	ldr	r3, [pc, #92]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	f003 0310 	and.w	r3, r3, #16
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001d26:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	4a13      	ldr	r2, [pc, #76]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d2c:	f043 0320 	orr.w	r3, r3, #32
 8001d30:	6193      	str	r3, [r2, #24]
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	f003 0320 	and.w	r3, r3, #32
 8001d3a:	60bb      	str	r3, [r7, #8]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	4a0d      	ldr	r2, [pc, #52]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d48:	6193      	str	r3, [r2, #24]
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001d56:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	4a07      	ldr	r2, [pc, #28]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6193      	str	r3, [r2, #24]
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <BSP_GPIO_Enable+0xa0>)
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001d6e:	bf00      	nop
 8001d70:	371c      	adds	r7, #28
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr
 8001d78:	40021000 	.word	0x40021000

08001d7c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b088      	sub	sp, #32
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
 8001d88:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d98:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	4619      	mov	r1, r3
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	f003 f883 	bl	8004eac <HAL_GPIO_Init>
}
 8001da6:	bf00      	nop
 8001da8:	3720      	adds	r7, #32
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001db4:	f3bf 8f4f 	dsb	sy
}
 8001db8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <__NVIC_SystemReset+0x24>)
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001dc2:	4904      	ldr	r1, [pc, #16]	; (8001dd4 <__NVIC_SystemReset+0x24>)
 8001dc4:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <__NVIC_SystemReset+0x28>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001dca:	f3bf 8f4f 	dsb	sy
}
 8001dce:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001dd0:	bf00      	nop
 8001dd2:	e7fd      	b.n	8001dd0 <__NVIC_SystemReset+0x20>
 8001dd4:	e000ed00 	.word	0xe000ed00
 8001dd8:	05fa0004 	.word	0x05fa0004

08001ddc <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b08a      	sub	sp, #40	; 0x28
 8001de0:	af02      	add	r7, sp, #8
 8001de2:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a80      	ldr	r2, [pc, #512]	; (8001fe8 <SPI_Init+0x20c>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d00a      	beq.n	8001e02 <SPI_Init+0x26>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a7f      	ldr	r2, [pc, #508]	; (8001fec <SPI_Init+0x210>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d006      	beq.n	8001e02 <SPI_Init+0x26>
 8001df4:	4a7e      	ldr	r2, [pc, #504]	; (8001ff0 <SPI_Init+0x214>)
 8001df6:	211e      	movs	r1, #30
 8001df8:	487e      	ldr	r0, [pc, #504]	; (8001ff4 <SPI_Init+0x218>)
 8001dfa:	f005 fd49 	bl	8007890 <printf>
 8001dfe:	f7ff ffd7 	bl	8001db0 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a79      	ldr	r2, [pc, #484]	; (8001fec <SPI_Init+0x210>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	bf0c      	ite	eq
 8001e0a:	2301      	moveq	r3, #1
 8001e0c:	2300      	movne	r3, #0
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8001e12:	7ffb      	ldrb	r3, [r7, #31]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d130      	bne.n	8001e7a <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001e18:	4b77      	ldr	r3, [pc, #476]	; (8001ff8 <SPI_Init+0x21c>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	4a76      	ldr	r2, [pc, #472]	; (8001ff8 <SPI_Init+0x21c>)
 8001e1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e22:	6193      	str	r3, [r2, #24]
 8001e24:	4b74      	ldr	r3, [pc, #464]	; (8001ff8 <SPI_Init+0x21c>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001e30:	4b71      	ldr	r3, [pc, #452]	; (8001ff8 <SPI_Init+0x21c>)
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	4a70      	ldr	r2, [pc, #448]	; (8001ff8 <SPI_Init+0x21c>)
 8001e36:	f043 0304 	orr.w	r3, r3, #4
 8001e3a:	6193      	str	r3, [r2, #24]
 8001e3c:	4b6e      	ldr	r3, [pc, #440]	; (8001ff8 <SPI_Init+0x21c>)
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001e48:	2303      	movs	r3, #3
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	2202      	movs	r2, #2
 8001e50:	2120      	movs	r1, #32
 8001e52:	486a      	ldr	r0, [pc, #424]	; (8001ffc <SPI_Init+0x220>)
 8001e54:	f7ff ff92 	bl	8001d7c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001e58:	2303      	movs	r3, #3
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2140      	movs	r1, #64	; 0x40
 8001e62:	4866      	ldr	r0, [pc, #408]	; (8001ffc <SPI_Init+0x220>)
 8001e64:	f7ff ff8a 	bl	8001d7c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001e68:	2303      	movs	r3, #3
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	2202      	movs	r2, #2
 8001e70:	2180      	movs	r1, #128	; 0x80
 8001e72:	4862      	ldr	r0, [pc, #392]	; (8001ffc <SPI_Init+0x220>)
 8001e74:	f7ff ff82 	bl	8001d7c <BSP_GPIO_PinCfg>
 8001e78:	e032      	b.n	8001ee0 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001e7a:	4b5f      	ldr	r3, [pc, #380]	; (8001ff8 <SPI_Init+0x21c>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	4a5e      	ldr	r2, [pc, #376]	; (8001ff8 <SPI_Init+0x21c>)
 8001e80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e84:	61d3      	str	r3, [r2, #28]
 8001e86:	4b5c      	ldr	r3, [pc, #368]	; (8001ff8 <SPI_Init+0x21c>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e92:	4b59      	ldr	r3, [pc, #356]	; (8001ff8 <SPI_Init+0x21c>)
 8001e94:	699b      	ldr	r3, [r3, #24]
 8001e96:	4a58      	ldr	r2, [pc, #352]	; (8001ff8 <SPI_Init+0x21c>)
 8001e98:	f043 0308 	orr.w	r3, r3, #8
 8001e9c:	6193      	str	r3, [r2, #24]
 8001e9e:	4b56      	ldr	r3, [pc, #344]	; (8001ff8 <SPI_Init+0x21c>)
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	f003 0308 	and.w	r3, r3, #8
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001eaa:	2303      	movs	r3, #3
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	2301      	movs	r3, #1
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001eb6:	4852      	ldr	r0, [pc, #328]	; (8002000 <SPI_Init+0x224>)
 8001eb8:	f7ff ff60 	bl	8001d7c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ec8:	484d      	ldr	r0, [pc, #308]	; (8002000 <SPI_Init+0x224>)
 8001eca:	f7ff ff57 	bl	8001d7c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001ece:	2303      	movs	r3, #3
 8001ed0:	9300      	str	r3, [sp, #0]
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	2202      	movs	r2, #2
 8001ed6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001eda:	4849      	ldr	r0, [pc, #292]	; (8002000 <SPI_Init+0x224>)
 8001edc:	f7ff ff4e 	bl	8001d7c <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001ee0:	7ffb      	ldrb	r3, [r7, #31]
 8001ee2:	4a48      	ldr	r2, [pc, #288]	; (8002004 <SPI_Init+0x228>)
 8001ee4:	2158      	movs	r1, #88	; 0x58
 8001ee6:	fb01 f303 	mul.w	r3, r1, r3
 8001eea:	4413      	add	r3, r2
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001ef0:	7ffb      	ldrb	r3, [r7, #31]
 8001ef2:	4a44      	ldr	r2, [pc, #272]	; (8002004 <SPI_Init+0x228>)
 8001ef4:	2158      	movs	r1, #88	; 0x58
 8001ef6:	fb01 f303 	mul.w	r3, r1, r3
 8001efa:	4413      	add	r3, r2
 8001efc:	331c      	adds	r3, #28
 8001efe:	2210      	movs	r2, #16
 8001f00:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f02:	7ffb      	ldrb	r3, [r7, #31]
 8001f04:	4a3f      	ldr	r2, [pc, #252]	; (8002004 <SPI_Init+0x228>)
 8001f06:	2158      	movs	r1, #88	; 0x58
 8001f08:	fb01 f303 	mul.w	r3, r1, r3
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3314      	adds	r3, #20
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f14:	7ffb      	ldrb	r3, [r7, #31]
 8001f16:	4a3b      	ldr	r2, [pc, #236]	; (8002004 <SPI_Init+0x228>)
 8001f18:	2158      	movs	r1, #88	; 0x58
 8001f1a:	fb01 f303 	mul.w	r3, r1, r3
 8001f1e:	4413      	add	r3, r2
 8001f20:	3310      	adds	r3, #16
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f26:	7ffb      	ldrb	r3, [r7, #31]
 8001f28:	4a36      	ldr	r2, [pc, #216]	; (8002004 <SPI_Init+0x228>)
 8001f2a:	2158      	movs	r1, #88	; 0x58
 8001f2c:	fb01 f303 	mul.w	r3, r1, r3
 8001f30:	4413      	add	r3, r2
 8001f32:	3328      	adds	r3, #40	; 0x28
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001f38:	7ffb      	ldrb	r3, [r7, #31]
 8001f3a:	4a32      	ldr	r2, [pc, #200]	; (8002004 <SPI_Init+0x228>)
 8001f3c:	2158      	movs	r1, #88	; 0x58
 8001f3e:	fb01 f303 	mul.w	r3, r1, r3
 8001f42:	4413      	add	r3, r2
 8001f44:	332c      	adds	r3, #44	; 0x2c
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001f4a:	7ffb      	ldrb	r3, [r7, #31]
 8001f4c:	4a2d      	ldr	r2, [pc, #180]	; (8002004 <SPI_Init+0x228>)
 8001f4e:	2158      	movs	r1, #88	; 0x58
 8001f50:	fb01 f303 	mul.w	r3, r1, r3
 8001f54:	4413      	add	r3, r2
 8001f56:	330c      	adds	r3, #12
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001f5c:	7ffb      	ldrb	r3, [r7, #31]
 8001f5e:	4a29      	ldr	r2, [pc, #164]	; (8002004 <SPI_Init+0x228>)
 8001f60:	2158      	movs	r1, #88	; 0x58
 8001f62:	fb01 f303 	mul.w	r3, r1, r3
 8001f66:	4413      	add	r3, r2
 8001f68:	3308      	adds	r3, #8
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f6e:	7ffb      	ldrb	r3, [r7, #31]
 8001f70:	4a24      	ldr	r2, [pc, #144]	; (8002004 <SPI_Init+0x228>)
 8001f72:	2158      	movs	r1, #88	; 0x58
 8001f74:	fb01 f303 	mul.w	r3, r1, r3
 8001f78:	4413      	add	r3, r2
 8001f7a:	3320      	adds	r3, #32
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8001f80:	7ffb      	ldrb	r3, [r7, #31]
 8001f82:	4a20      	ldr	r2, [pc, #128]	; (8002004 <SPI_Init+0x228>)
 8001f84:	2158      	movs	r1, #88	; 0x58
 8001f86:	fb01 f303 	mul.w	r3, r1, r3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f92:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8001f94:	7ffb      	ldrb	r3, [r7, #31]
 8001f96:	4a1b      	ldr	r2, [pc, #108]	; (8002004 <SPI_Init+0x228>)
 8001f98:	2158      	movs	r1, #88	; 0x58
 8001f9a:	fb01 f303 	mul.w	r3, r1, r3
 8001f9e:	4413      	add	r3, r2
 8001fa0:	3318      	adds	r3, #24
 8001fa2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fa6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8001fa8:	7ffb      	ldrb	r3, [r7, #31]
 8001faa:	4a16      	ldr	r2, [pc, #88]	; (8002004 <SPI_Init+0x228>)
 8001fac:	2158      	movs	r1, #88	; 0x58
 8001fae:	fb01 f303 	mul.w	r3, r1, r3
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3324      	adds	r3, #36	; 0x24
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8001fba:	7ffb      	ldrb	r3, [r7, #31]
 8001fbc:	4a11      	ldr	r2, [pc, #68]	; (8002004 <SPI_Init+0x228>)
 8001fbe:	2158      	movs	r1, #88	; 0x58
 8001fc0:	fb01 f303 	mul.w	r3, r1, r3
 8001fc4:	4413      	add	r3, r2
 8001fc6:	3351      	adds	r3, #81	; 0x51
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8001fcc:	7ffb      	ldrb	r3, [r7, #31]
 8001fce:	2258      	movs	r2, #88	; 0x58
 8001fd0:	fb02 f303 	mul.w	r3, r2, r3
 8001fd4:	4a0b      	ldr	r2, [pc, #44]	; (8002004 <SPI_Init+0x228>)
 8001fd6:	4413      	add	r3, r2
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f004 faf1 	bl	80065c0 <HAL_SPI_Init>
}
 8001fde:	bf00      	nop
 8001fe0:	3720      	adds	r7, #32
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40013000 	.word	0x40013000
 8001fec:	40003800 	.word	0x40003800
 8001ff0:	0800d5e0 	.word	0x0800d5e0
 8001ff4:	0800d600 	.word	0x0800d600
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	40010800 	.word	0x40010800
 8002000:	40010c00 	.word	0x40010c00
 8002004:	20000b00 	.word	0x20000b00

08002008 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a14      	ldr	r2, [pc, #80]	; (8002064 <SPI_ReadNoRegister+0x5c>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d00a      	beq.n	800202e <SPI_ReadNoRegister+0x26>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a13      	ldr	r2, [pc, #76]	; (8002068 <SPI_ReadNoRegister+0x60>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d006      	beq.n	800202e <SPI_ReadNoRegister+0x26>
 8002020:	4a12      	ldr	r2, [pc, #72]	; (800206c <SPI_ReadNoRegister+0x64>)
 8002022:	2164      	movs	r1, #100	; 0x64
 8002024:	4812      	ldr	r0, [pc, #72]	; (8002070 <SPI_ReadNoRegister+0x68>)
 8002026:	f005 fc33 	bl	8007890 <printf>
 800202a:	f7ff fec1 	bl	8001db0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a0d      	ldr	r2, [pc, #52]	; (8002068 <SPI_ReadNoRegister+0x60>)
 8002032:	4293      	cmp	r3, r2
 8002034:	bf0c      	ite	eq
 8002036:	2301      	moveq	r3, #1
 8002038:	2300      	movne	r3, #0
 800203a:	b2db      	uxtb	r3, r3
 800203c:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 800203e:	2300      	movs	r3, #0
 8002040:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 8002042:	7bfb      	ldrb	r3, [r7, #15]
 8002044:	2258      	movs	r2, #88	; 0x58
 8002046:	fb02 f303 	mul.w	r3, r2, r3
 800204a:	4a0a      	ldr	r2, [pc, #40]	; (8002074 <SPI_ReadNoRegister+0x6c>)
 800204c:	1898      	adds	r0, r3, r2
 800204e:	f107 010e 	add.w	r1, r7, #14
 8002052:	2364      	movs	r3, #100	; 0x64
 8002054:	2201      	movs	r2, #1
 8002056:	f003 fe60 	bl	8005d1a <HAL_SPI_Receive>
	return data;
 800205a:	7bbb      	ldrb	r3, [r7, #14]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40013000 	.word	0x40013000
 8002068:	40003800 	.word	0x40003800
 800206c:	0800d5e0 	.word	0x0800d5e0
 8002070:	0800d600 	.word	0x0800d600
 8002074:	20000b00 	.word	0x20000b00

08002078 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a12      	ldr	r2, [pc, #72]	; (80020d0 <SPI_WriteNoRegister+0x58>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d00a      	beq.n	80020a2 <SPI_WriteNoRegister+0x2a>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a11      	ldr	r2, [pc, #68]	; (80020d4 <SPI_WriteNoRegister+0x5c>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d006      	beq.n	80020a2 <SPI_WriteNoRegister+0x2a>
 8002094:	4a10      	ldr	r2, [pc, #64]	; (80020d8 <SPI_WriteNoRegister+0x60>)
 8002096:	217f      	movs	r1, #127	; 0x7f
 8002098:	4810      	ldr	r0, [pc, #64]	; (80020dc <SPI_WriteNoRegister+0x64>)
 800209a:	f005 fbf9 	bl	8007890 <printf>
 800209e:	f7ff fe87 	bl	8001db0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a0b      	ldr	r2, [pc, #44]	; (80020d4 <SPI_WriteNoRegister+0x5c>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	bf0c      	ite	eq
 80020aa:	2301      	moveq	r3, #1
 80020ac:	2300      	movne	r3, #0
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
 80020b4:	2258      	movs	r2, #88	; 0x58
 80020b6:	fb02 f303 	mul.w	r3, r2, r3
 80020ba:	4a09      	ldr	r2, [pc, #36]	; (80020e0 <SPI_WriteNoRegister+0x68>)
 80020bc:	1898      	adds	r0, r3, r2
 80020be:	1cf9      	adds	r1, r7, #3
 80020c0:	2364      	movs	r3, #100	; 0x64
 80020c2:	2201      	movs	r2, #1
 80020c4:	f003 fcc9 	bl	8005a5a <HAL_SPI_Transmit>
}
 80020c8:	bf00      	nop
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40013000 	.word	0x40013000
 80020d4:	40003800 	.word	0x40003800
 80020d8:	0800d5e0 	.word	0x0800d5e0
 80020dc:	0800d600 	.word	0x0800d600
 80020e0:	20000b00 	.word	0x20000b00

080020e4 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	4613      	mov	r3, r2
 80020f0:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	4a12      	ldr	r2, [pc, #72]	; (8002140 <SPI_WriteMultiNoRegister+0x5c>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d00a      	beq.n	8002110 <SPI_WriteMultiNoRegister+0x2c>
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	4a11      	ldr	r2, [pc, #68]	; (8002144 <SPI_WriteMultiNoRegister+0x60>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d006      	beq.n	8002110 <SPI_WriteMultiNoRegister+0x2c>
 8002102:	4a11      	ldr	r2, [pc, #68]	; (8002148 <SPI_WriteMultiNoRegister+0x64>)
 8002104:	218c      	movs	r1, #140	; 0x8c
 8002106:	4811      	ldr	r0, [pc, #68]	; (800214c <SPI_WriteMultiNoRegister+0x68>)
 8002108:	f005 fbc2 	bl	8007890 <printf>
 800210c:	f7ff fe50 	bl	8001db0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4a0c      	ldr	r2, [pc, #48]	; (8002144 <SPI_WriteMultiNoRegister+0x60>)
 8002114:	4293      	cmp	r3, r2
 8002116:	bf0c      	ite	eq
 8002118:	2301      	moveq	r3, #1
 800211a:	2300      	movne	r3, #0
 800211c:	b2db      	uxtb	r3, r3
 800211e:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8002120:	7dfb      	ldrb	r3, [r7, #23]
 8002122:	2258      	movs	r2, #88	; 0x58
 8002124:	fb02 f303 	mul.w	r3, r2, r3
 8002128:	4a09      	ldr	r2, [pc, #36]	; (8002150 <SPI_WriteMultiNoRegister+0x6c>)
 800212a:	1898      	adds	r0, r3, r2
 800212c:	88fa      	ldrh	r2, [r7, #6]
 800212e:	2364      	movs	r3, #100	; 0x64
 8002130:	68b9      	ldr	r1, [r7, #8]
 8002132:	f003 fc92 	bl	8005a5a <HAL_SPI_Transmit>
}
 8002136:	bf00      	nop
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40013000 	.word	0x40013000
 8002144:	40003800 	.word	0x40003800
 8002148:	0800d5e0 	.word	0x0800d5e0
 800214c:	0800d600 	.word	0x0800d600
 8002150:	20000b00 	.word	0x20000b00

08002154 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	460b      	mov	r3, r1
 800215e:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002168:	2b00      	cmp	r3, #0
 800216a:	bf14      	ite	ne
 800216c:	2301      	movne	r3, #1
 800216e:	2300      	moveq	r3, #0
 8002170:	b2db      	uxtb	r3, r3
 8002172:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4a1e      	ldr	r2, [pc, #120]	; (80021f0 <TM_SPI_SetDataSize+0x9c>)
 8002178:	4293      	cmp	r3, r2
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8002190:	78fb      	ldrb	r3, [r7, #3]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d110      	bne.n	80021b8 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8002196:	7bbb      	ldrb	r3, [r7, #14]
 8002198:	4a16      	ldr	r2, [pc, #88]	; (80021f4 <TM_SPI_SetDataSize+0xa0>)
 800219a:	2158      	movs	r1, #88	; 0x58
 800219c:	fb01 f303 	mul.w	r3, r1, r3
 80021a0:	4413      	add	r3, r2
 80021a2:	330c      	adds	r3, #12
 80021a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021a8:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	e00e      	b.n	80021d6 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80021b8:	7bbb      	ldrb	r3, [r7, #14]
 80021ba:	4a0e      	ldr	r2, [pc, #56]	; (80021f4 <TM_SPI_SetDataSize+0xa0>)
 80021bc:	2158      	movs	r1, #88	; 0x58
 80021be:	fb01 f303 	mul.w	r3, r1, r3
 80021c2:	4413      	add	r3, r2
 80021c4:	330c      	adds	r3, #12
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40003800 	.word	0x40003800
 80021f4:	20000b00 	.word	0x20000b00

080021f8 <SPI_Cmd>:
 * @brief Permet d'envoyer une commande sur le bus SPI.
 * @param SPIx le SPI dont sur lequel on veut envoyer la commande.
 * @param NewState etat a envoyer comme commande au SPI
 */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	460b      	mov	r3, r1
 8002202:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002204:	78fb      	ldrb	r3, [r7, #3]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d006      	beq.n	8002218 <SPI_Cmd+0x20>
  {
    /* Enable the selected SPI peripheral */
	 SPIx->CR1 |= SPI_CR1_SPE;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
	 SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8002216:	e006      	b.n	8002226 <SPI_Cmd+0x2e>
	 SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8002220:	4013      	ands	r3, r2
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	6013      	str	r3, [r2, #0]
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr

08002230 <SPI_setBaudRate>:
 * @param SPIx le SPI dont on veut modifier le baudRate.
 * @param BaudRate choisi, voir SPI_BAUDRATEPRESCALER_x o x vaut 2, 4, 8, 16, 32, 64, 128, 256
 * @pre SPI_Init(SPIx) must be called before
 */
void SPI_setBaudRate(SPI_TypeDef* SPIx, uint16_t SPI_BaudRatePrescaler)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	807b      	strh	r3, [r7, #2]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a12      	ldr	r2, [pc, #72]	; (8002288 <SPI_setBaudRate+0x58>)
 8002240:	4293      	cmp	r3, r2
 8002242:	bf0c      	ite	eq
 8002244:	2301      	moveq	r3, #1
 8002246:	2300      	movne	r3, #0
 8002248:	b2db      	uxtb	r3, r3
 800224a:	73fb      	strb	r3, [r7, #15]
	SPI_Cmd(SPIx, DISABLE);
 800224c:	2100      	movs	r1, #0
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff ffd2 	bl	80021f8 <SPI_Cmd>
	hSPI[id].Init.BaudRatePrescaler = SPI_BaudRatePrescaler;
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	887a      	ldrh	r2, [r7, #2]
 8002258:	490c      	ldr	r1, [pc, #48]	; (800228c <SPI_setBaudRate+0x5c>)
 800225a:	2058      	movs	r0, #88	; 0x58
 800225c:	fb00 f303 	mul.w	r3, r0, r3
 8002260:	440b      	add	r3, r1
 8002262:	331c      	adds	r3, #28
 8002264:	601a      	str	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	2258      	movs	r2, #88	; 0x58
 800226a:	fb02 f303 	mul.w	r3, r2, r3
 800226e:	4a07      	ldr	r2, [pc, #28]	; (800228c <SPI_setBaudRate+0x5c>)
 8002270:	4413      	add	r3, r2
 8002272:	4618      	mov	r0, r3
 8002274:	f004 f9a4 	bl	80065c0 <HAL_SPI_Init>
	SPI_Cmd(SPIx, ENABLE);
 8002278:	2101      	movs	r1, #1
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7ff ffbc 	bl	80021f8 <SPI_Cmd>
}
 8002280:	bf00      	nop
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40003800 	.word	0x40003800
 800228c:	20000b00 	.word	0x20000b00

08002290 <SPI_getBaudrate>:

uint32_t SPI_getBaudrate(SPI_TypeDef* SPIx)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a0a      	ldr	r2, [pc, #40]	; (80022c4 <SPI_getBaudrate+0x34>)
 800229c:	4293      	cmp	r3, r2
 800229e:	bf0c      	ite	eq
 80022a0:	2301      	moveq	r3, #1
 80022a2:	2300      	movne	r3, #0
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	73fb      	strb	r3, [r7, #15]
	return hSPI[id].Init.BaudRatePrescaler;
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	4a07      	ldr	r2, [pc, #28]	; (80022c8 <SPI_getBaudrate+0x38>)
 80022ac:	2158      	movs	r1, #88	; 0x58
 80022ae:	fb01 f303 	mul.w	r3, r1, r3
 80022b2:	4413      	add	r3, r2
 80022b4:	331c      	adds	r3, #28
 80022b6:	681b      	ldr	r3, [r3, #0]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	40003800 	.word	0x40003800
 80022c8:	20000b00 	.word	0x20000b00

080022cc <__NVIC_SystemReset>:
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80022d0:	f3bf 8f4f 	dsb	sy
}
 80022d4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80022d6:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <__NVIC_SystemReset+0x24>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80022de:	4904      	ldr	r1, [pc, #16]	; (80022f0 <__NVIC_SystemReset+0x24>)
 80022e0:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <__NVIC_SystemReset+0x28>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80022e6:	f3bf 8f4f 	dsb	sy
}
 80022ea:	bf00      	nop
    __NOP();
 80022ec:	bf00      	nop
 80022ee:	e7fd      	b.n	80022ec <__NVIC_SystemReset+0x20>
 80022f0:	e000ed00 	.word	0xe000ed00
 80022f4:	05fa0004 	.word	0x05fa0004

080022f8 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80022fc:	f7ff fcec 	bl	8001cd8 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8002300:	4b25      	ldr	r3, [pc, #148]	; (8002398 <HAL_MspInit+0xa0>)
 8002302:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002306:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8002308:	4b23      	ldr	r3, [pc, #140]	; (8002398 <HAL_MspInit+0xa0>)
 800230a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800230e:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8002310:	4b21      	ldr	r3, [pc, #132]	; (8002398 <HAL_MspInit+0xa0>)
 8002312:	2200      	movs	r2, #0
 8002314:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8002316:	4b20      	ldr	r3, [pc, #128]	; (8002398 <HAL_MspInit+0xa0>)
 8002318:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800231c:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 800231e:	4b1f      	ldr	r3, [pc, #124]	; (800239c <HAL_MspInit+0xa4>)
 8002320:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002324:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8002326:	4b1d      	ldr	r3, [pc, #116]	; (800239c <HAL_MspInit+0xa4>)
 8002328:	2200      	movs	r2, #0
 800232a:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 800232c:	4b1b      	ldr	r3, [pc, #108]	; (800239c <HAL_MspInit+0xa4>)
 800232e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002332:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002334:	4b19      	ldr	r3, [pc, #100]	; (800239c <HAL_MspInit+0xa4>)
 8002336:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800233a:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 800233c:	4b18      	ldr	r3, [pc, #96]	; (80023a0 <HAL_MspInit+0xa8>)
 800233e:	2200      	movs	r2, #0
 8002340:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8002342:	4b17      	ldr	r3, [pc, #92]	; (80023a0 <HAL_MspInit+0xa8>)
 8002344:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002348:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 800234a:	4b15      	ldr	r3, [pc, #84]	; (80023a0 <HAL_MspInit+0xa8>)
 800234c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002350:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002352:	4b13      	ldr	r3, [pc, #76]	; (80023a0 <HAL_MspInit+0xa8>)
 8002354:	2200      	movs	r2, #0
 8002356:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8002358:	4b12      	ldr	r3, [pc, #72]	; (80023a4 <HAL_MspInit+0xac>)
 800235a:	2200      	movs	r2, #0
 800235c:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 800235e:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <HAL_MspInit+0xac>)
 8002360:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002364:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8002366:	4b0f      	ldr	r3, [pc, #60]	; (80023a4 <HAL_MspInit+0xac>)
 8002368:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800236c:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 800236e:	4b0d      	ldr	r3, [pc, #52]	; (80023a4 <HAL_MspInit+0xac>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8002374:	4b0c      	ldr	r3, [pc, #48]	; (80023a8 <HAL_MspInit+0xb0>)
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 800237a:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <HAL_MspInit+0xb0>)
 800237c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002380:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8002382:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <HAL_MspInit+0xb0>)
 8002384:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002388:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 800238a:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <HAL_MspInit+0xb0>)
 800238c:	2200      	movs	r2, #0
 800238e:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8002390:	f000 f813 	bl	80023ba <SYS_ClockConfig>
}
 8002394:	bf00      	nop
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40010800 	.word	0x40010800
 800239c:	40010c00 	.word	0x40010c00
 80023a0:	40011000 	.word	0x40011000
 80023a4:	40011400 	.word	0x40011400
 80023a8:	40011800 	.word	0x40011800

080023ac <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023b0:	2003      	movs	r0, #3
 80023b2:	f002 fbb1 	bl	8004b18 <HAL_NVIC_SetPriorityGrouping>
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}

080023ba <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b090      	sub	sp, #64	; 0x40
 80023be:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 80023c0:	f107 0318 	add.w	r3, r7, #24
 80023c4:	2228      	movs	r2, #40	; 0x28
 80023c6:	2100      	movs	r1, #0
 80023c8:	4618      	mov	r0, r3
 80023ca:	f005 fa4d 	bl	8007868 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80023ce:	2302      	movs	r3, #2
 80023d0:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80023d2:	2300      	movs	r3, #0
 80023d4:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80023d6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80023da:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023dc:	2302      	movs	r3, #2
 80023de:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023e0:	2310      	movs	r3, #16
 80023e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80023e4:	2301      	movs	r3, #1
 80023e6:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80023e8:	2300      	movs	r3, #0
 80023ea:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80023ec:	2300      	movs	r3, #0
 80023ee:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80023f0:	f107 0318 	add.w	r3, r7, #24
 80023f4:	4618      	mov	r0, r3
 80023f6:	f002 ff0d 	bl	8005214 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80023fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002402:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002408:	2302      	movs	r3, #2
 800240a:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 800240c:	230f      	movs	r3, #15
 800240e:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002410:	1d3b      	adds	r3, r7, #4
 8002412:	2102      	movs	r1, #2
 8002414:	4618      	mov	r0, r3
 8002416:	f003 f97d 	bl	8005714 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 800241a:	f001 fa71 	bl	8003900 <SystemCoreClockUpdate>
}
 800241e:	bf00      	nop
 8002420:	3740      	adds	r7, #64	; 0x40
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
	...

08002428 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8002430:	2204      	movs	r2, #4
 8002432:	4902      	ldr	r1, [pc, #8]	; (800243c <_exit+0x14>)
 8002434:	2001      	movs	r0, #1
 8002436:	f000 f8b7 	bl	80025a8 <_write>
	while (1) {
 800243a:	e7fe      	b.n	800243a <_exit+0x12>
 800243c:	0800d63c 	.word	0x0800d63c

08002440 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002450:	605a      	str	r2, [r3, #4]
	return 0;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr

0800245e <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800245e:	b480      	push	{r7}
 8002460:	af00      	add	r7, sp, #0
	return 1;
 8002462:	2301      	movs	r3, #1
}
 8002464:	4618      	mov	r0, r3
 8002466:	46bd      	mov	sp, r7
 8002468:	bc80      	pop	{r7}
 800246a:	4770      	bx	lr

0800246c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002476:	f004 ff7d 	bl	8007374 <__errno>
 800247a:	4603      	mov	r3, r0
 800247c:	2216      	movs	r2, #22
 800247e:	601a      	str	r2, [r3, #0]
	return (-1);
 8002480:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002484:	4618      	mov	r0, r3
 8002486:	3708      	adds	r7, #8
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002494:	4b11      	ldr	r3, [pc, #68]	; (80024dc <_sbrk+0x50>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d102      	bne.n	80024a2 <_sbrk+0x16>
		heap_end = &end;
 800249c:	4b0f      	ldr	r3, [pc, #60]	; (80024dc <_sbrk+0x50>)
 800249e:	4a10      	ldr	r2, [pc, #64]	; (80024e0 <_sbrk+0x54>)
 80024a0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <_sbrk+0x50>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80024a8:	4b0c      	ldr	r3, [pc, #48]	; (80024dc <_sbrk+0x50>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4413      	add	r3, r2
 80024b0:	466a      	mov	r2, sp
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d907      	bls.n	80024c6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80024b6:	f004 ff5d 	bl	8007374 <__errno>
 80024ba:	4603      	mov	r3, r0
 80024bc:	220c      	movs	r2, #12
 80024be:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80024c0:	f04f 33ff 	mov.w	r3, #4294967295
 80024c4:	e006      	b.n	80024d4 <_sbrk+0x48>
	}

	heap_end += incr;
 80024c6:	4b05      	ldr	r3, [pc, #20]	; (80024dc <_sbrk+0x50>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	4a03      	ldr	r2, [pc, #12]	; (80024dc <_sbrk+0x50>)
 80024d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80024d2:	68fb      	ldr	r3, [r7, #12]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3710      	adds	r7, #16
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20000bb8 	.word	0x20000bb8
 80024e0:	20001060 	.word	0x20001060

080024e4 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80024ee:	f004 ff41 	bl	8007374 <__errno>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80024f8:	6838      	ldr	r0, [r7, #0]
 80024fa:	f7ff ffc7 	bl	800248c <_sbrk>
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002506:	d10b      	bne.n	8002520 <_sbrk_r+0x3c>
 8002508:	f004 ff34 	bl	8007374 <__errno>
 800250c:	4603      	mov	r3, r0
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d005      	beq.n	8002520 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002514:	f004 ff2e 	bl	8007374 <__errno>
 8002518:	4603      	mov	r3, r0
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	601a      	str	r2, [r3, #0]
  return ret;
 8002520:	68fb      	ldr	r3, [r7, #12]
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 800252c:	b580      	push	{r7, lr}
 800252e:	b088      	sub	sp, #32
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002538:	2300      	movs	r3, #0
 800253a:	61bb      	str	r3, [r7, #24]
	switch (file) {
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d122      	bne.n	8002588 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002542:	2300      	movs	r3, #0
 8002544:	61fb      	str	r3, [r7, #28]
 8002546:	e01a      	b.n	800257e <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002548:	bf00      	nop
 800254a:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <_read+0x78>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f000 fea6 	bl	80032a0 <UART_data_ready>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d0f7      	beq.n	800254a <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800255a:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <_read+0x78>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f000 febc 	bl	80032dc <UART_get_next_byte>
 8002564:	4603      	mov	r3, r0
 8002566:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	1c5a      	adds	r2, r3, #1
 800256c:	60ba      	str	r2, [r7, #8]
 800256e:	7dfa      	ldrb	r2, [r7, #23]
 8002570:	701a      	strb	r2, [r3, #0]
				num++;
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	3301      	adds	r3, #1
 8002576:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	3301      	adds	r3, #1
 800257c:	61fb      	str	r3, [r7, #28]
 800257e:	69fa      	ldr	r2, [r7, #28]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	429a      	cmp	r2, r3
 8002584:	dbe0      	blt.n	8002548 <_read+0x1c>
			}
			break;
 8002586:	e007      	b.n	8002598 <_read+0x6c>
		default:
			errno = EBADF;
 8002588:	f004 fef4 	bl	8007374 <__errno>
 800258c:	4603      	mov	r3, r0
 800258e:	2209      	movs	r2, #9
 8002590:	601a      	str	r2, [r3, #0]
			return -1;
 8002592:	f04f 33ff 	mov.w	r3, #4294967295
 8002596:	e000      	b.n	800259a <_read+0x6e>
	}
	return num;
 8002598:	69bb      	ldr	r3, [r7, #24]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3720      	adds	r7, #32
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000bb2 	.word	0x20000bb2

080025a8 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d003      	beq.n	80025c2 <_write+0x1a>
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d014      	beq.n	80025ea <_write+0x42>
 80025c0:	e027      	b.n	8002612 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
 80025c6:	e00b      	b.n	80025e0 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80025c8:	4b18      	ldr	r3, [pc, #96]	; (800262c <_write+0x84>)
 80025ca:	7818      	ldrb	r0, [r3, #0]
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	1c5a      	adds	r2, r3, #1
 80025d0:	60ba      	str	r2, [r7, #8]
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	4619      	mov	r1, r3
 80025d6:	f000 fedd 	bl	8003394 <UART_putc>
			for (n = 0; n < len; n++)
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	3301      	adds	r3, #1
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	dbef      	blt.n	80025c8 <_write+0x20>
#endif
			}
			break;
 80025e8:	e01b      	b.n	8002622 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80025ea:	2300      	movs	r3, #0
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	e00b      	b.n	8002608 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80025f0:	4b0f      	ldr	r3, [pc, #60]	; (8002630 <_write+0x88>)
 80025f2:	7818      	ldrb	r0, [r3, #0]
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	1c5a      	adds	r2, r3, #1
 80025f8:	60ba      	str	r2, [r7, #8]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	4619      	mov	r1, r3
 80025fe:	f000 fec9 	bl	8003394 <UART_putc>
			for (n = 0; n < len; n++)
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	3301      	adds	r3, #1
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	429a      	cmp	r2, r3
 800260e:	dbef      	blt.n	80025f0 <_write+0x48>
#endif
			}
			break;
 8002610:	e007      	b.n	8002622 <_write+0x7a>
		default:
			errno = EBADF;
 8002612:	f004 feaf 	bl	8007374 <__errno>
 8002616:	4603      	mov	r3, r0
 8002618:	2209      	movs	r2, #9
 800261a:	601a      	str	r2, [r3, #0]
			return -1;
 800261c:	f04f 33ff 	mov.w	r3, #4294967295
 8002620:	e000      	b.n	8002624 <_write+0x7c>
	}
	return len;
 8002622:	687b      	ldr	r3, [r7, #4]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	20000bb0 	.word	0x20000bb0
 8002630:	20000bb1 	.word	0x20000bb1

08002634 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002634:	b40f      	push	{r0, r1, r2, r3}
 8002636:	b580      	push	{r7, lr}
 8002638:	b0c2      	sub	sp, #264	; 0x108
 800263a:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 800263c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002640:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002644:	4638      	mov	r0, r7
 8002646:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800264a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800264e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002652:	f007 fdbf 	bl	800a1d4 <vsnprintf>
 8002656:	4603      	mov	r3, r0
 8002658:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 800265c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002660:	2bff      	cmp	r3, #255	; 0xff
 8002662:	d902      	bls.n	800266a <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002664:	23ff      	movs	r3, #255	; 0xff
 8002666:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800266a:	463b      	mov	r3, r7
 800266c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002670:	4619      	mov	r1, r3
 8002672:	2001      	movs	r0, #1
 8002674:	f000 fed0 	bl	8003418 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002678:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 800267c:	4618      	mov	r0, r3
 800267e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002682:	46bd      	mov	sp, r7
 8002684:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002688:	b004      	add	sp, #16
 800268a:	4770      	bx	lr

0800268c <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002696:	4b51      	ldr	r3, [pc, #324]	; (80027dc <dump_trap_info+0x150>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a51      	ldr	r2, [pc, #324]	; (80027e0 <dump_trap_info+0x154>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d001      	beq.n	80026a4 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80026a0:	f7ff fe14 	bl	80022cc <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026a4:	f3ef 8305 	mrs	r3, IPSR
 80026a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80026aa:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	4619      	mov	r1, r3
 80026b0:	484c      	ldr	r0, [pc, #304]	; (80027e4 <dump_trap_info+0x158>)
 80026b2:	f7ff ffbf 	bl	8002634 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	f003 0308 	and.w	r3, r3, #8
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80026c0:	4849      	ldr	r0, [pc, #292]	; (80027e8 <dump_trap_info+0x15c>)
 80026c2:	f7ff ffb7 	bl	8002634 <dump_printf>
 80026c6:	e002      	b.n	80026ce <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80026c8:	4848      	ldr	r0, [pc, #288]	; (80027ec <dump_trap_info+0x160>)
 80026ca:	f7ff ffb3 	bl	8002634 <dump_printf>

	int offset, i;
	offset = 0;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80026d2:	4847      	ldr	r0, [pc, #284]	; (80027f0 <dump_trap_info+0x164>)
 80026d4:	f7ff ffae 	bl	8002634 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	4413      	add	r3, r2
 80026e0:	6819      	ldr	r1, [r3, #0]
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	3301      	adds	r3, #1
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	4413      	add	r3, r2
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	461a      	mov	r2, r3
 80026f0:	4840      	ldr	r0, [pc, #256]	; (80027f4 <dump_trap_info+0x168>)
 80026f2:	f7ff ff9f 	bl	8002634 <dump_printf>
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	3302      	adds	r3, #2
 80026fa:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	4413      	add	r3, r2
 8002704:	6819      	ldr	r1, [r3, #0]
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	3301      	adds	r3, #1
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	4413      	add	r3, r2
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	461a      	mov	r2, r3
 8002714:	4838      	ldr	r0, [pc, #224]	; (80027f8 <dump_trap_info+0x16c>)
 8002716:	f7ff ff8d 	bl	8002634 <dump_printf>
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	3302      	adds	r3, #2
 800271e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	617a      	str	r2, [r7, #20]
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	4413      	add	r3, r2
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4619      	mov	r1, r3
 8002730:	4832      	ldr	r0, [pc, #200]	; (80027fc <dump_trap_info+0x170>)
 8002732:	f7ff ff7f 	bl	8002634 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	1c5a      	adds	r2, r3, #1
 800273a:	617a      	str	r2, [r7, #20]
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	4413      	add	r3, r2
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4619      	mov	r1, r3
 8002746:	482e      	ldr	r0, [pc, #184]	; (8002800 <dump_trap_info+0x174>)
 8002748:	f7ff ff74 	bl	8002634 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	1c5a      	adds	r2, r3, #1
 8002750:	617a      	str	r2, [r7, #20]
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	4413      	add	r3, r2
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4619      	mov	r1, r3
 800275c:	4829      	ldr	r0, [pc, #164]	; (8002804 <dump_trap_info+0x178>)
 800275e:	f7ff ff69 	bl	8002634 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	1c5a      	adds	r2, r3, #1
 8002766:	617a      	str	r2, [r7, #20]
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	4413      	add	r3, r2
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4619      	mov	r1, r3
 8002772:	4825      	ldr	r0, [pc, #148]	; (8002808 <dump_trap_info+0x17c>)
 8002774:	f7ff ff5e 	bl	8002634 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002778:	4824      	ldr	r0, [pc, #144]	; (800280c <dump_trap_info+0x180>)
 800277a:	f7ff ff5b 	bl	8002634 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
 8002782:	e019      	b.n	80027b8 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	3301      	adds	r3, #1
 8002788:	f003 0303 	and.w	r3, r3, #3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d105      	bne.n	800279c <dump_trap_info+0x110>
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d002      	beq.n	800279c <dump_trap_info+0x110>
			dump_printf("\n");
 8002796:	481e      	ldr	r0, [pc, #120]	; (8002810 <dump_trap_info+0x184>)
 8002798:	f7ff ff4c 	bl	8002634 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	1c5a      	adds	r2, r3, #1
 80027a0:	617a      	str	r2, [r7, #20]
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	4413      	add	r3, r2
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4619      	mov	r1, r3
 80027ac:	4819      	ldr	r0, [pc, #100]	; (8002814 <dump_trap_info+0x188>)
 80027ae:	f7ff ff41 	bl	8002634 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	3301      	adds	r3, #1
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	2b1f      	cmp	r3, #31
 80027bc:	dc06      	bgt.n	80027cc <dump_trap_info+0x140>
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	4413      	add	r3, r2
 80027c6:	4a14      	ldr	r2, [pc, #80]	; (8002818 <dump_trap_info+0x18c>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d3db      	bcc.n	8002784 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80027cc:	4810      	ldr	r0, [pc, #64]	; (8002810 <dump_trap_info+0x184>)
 80027ce:	f7ff ff31 	bl	8002634 <dump_printf>
	dump_printf("END of Fault Handler\n");
 80027d2:	4812      	ldr	r0, [pc, #72]	; (800281c <dump_trap_info+0x190>)
 80027d4:	f7ff ff2e 	bl	8002634 <dump_printf>
	while(1);
 80027d8:	e7fe      	b.n	80027d8 <dump_trap_info+0x14c>
 80027da:	bf00      	nop
 80027dc:	20000bb4 	.word	0x20000bb4
 80027e0:	e5e0e5e0 	.word	0xe5e0e5e0
 80027e4:	0800d680 	.word	0x0800d680
 80027e8:	0800d6a0 	.word	0x0800d6a0
 80027ec:	0800d6b8 	.word	0x0800d6b8
 80027f0:	0800d6d4 	.word	0x0800d6d4
 80027f4:	0800d6e8 	.word	0x0800d6e8
 80027f8:	0800d708 	.word	0x0800d708
 80027fc:	0800d728 	.word	0x0800d728
 8002800:	0800d738 	.word	0x0800d738
 8002804:	0800d74c 	.word	0x0800d74c
 8002808:	0800d760 	.word	0x0800d760
 800280c:	0800d774 	.word	0x0800d774
 8002810:	0800d784 	.word	0x0800d784
 8002814:	0800d788 	.word	0x0800d788
 8002818:	20005000 	.word	0x20005000
 800281c:	0800d794 	.word	0x0800d794

08002820 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8002820:	f01e 0f04 	tst.w	lr, #4
 8002824:	bf0c      	ite	eq
 8002826:	f3ef 8008 	mrseq	r0, MSP
 800282a:	f3ef 8009 	mrsne	r0, PSP
 800282e:	4671      	mov	r1, lr
 8002830:	f7ff bf2c 	b.w	800268c <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002834:	bf00      	nop
	...

08002838 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 800283c:	4802      	ldr	r0, [pc, #8]	; (8002848 <NMI_Handler+0x10>)
 800283e:	f7ff fef9 	bl	8002634 <dump_printf>
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	0800d7ac 	.word	0x0800d7ac

0800284c <SVC_Handler>:

void SVC_Handler(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002850:	4802      	ldr	r0, [pc, #8]	; (800285c <SVC_Handler+0x10>)
 8002852:	f7ff feef 	bl	8002634 <dump_printf>
}
 8002856:	bf00      	nop
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	0800d7c0 	.word	0x0800d7c0

08002860 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002864:	4802      	ldr	r0, [pc, #8]	; (8002870 <DebugMon_Handler+0x10>)
 8002866:	f7ff fee5 	bl	8002634 <dump_printf>
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	0800d7e0 	.word	0x0800d7e0

08002874 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002878:	4802      	ldr	r0, [pc, #8]	; (8002884 <PendSV_Handler+0x10>)
 800287a:	f7ff fedb 	bl	8002634 <dump_printf>
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	0800d7fc 	.word	0x0800d7fc

08002888 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002888:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800288c:	b090      	sub	sp, #64	; 0x40
 800288e:	af00      	add	r7, sp, #0
 8002890:	4603      	mov	r3, r0
 8002892:	60b9      	str	r1, [r7, #8]
 8002894:	607a      	str	r2, [r7, #4]
 8002896:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	2b03      	cmp	r3, #3
 800289c:	d83e      	bhi.n	800291c <TIMER_run_us+0x94>
 800289e:	a201      	add	r2, pc, #4	; (adr r2, 80028a4 <TIMER_run_us+0x1c>)
 80028a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a4:	080028b5 	.word	0x080028b5
 80028a8:	080028cf 	.word	0x080028cf
 80028ac:	080028e9 	.word	0x080028e9
 80028b0:	08002903 	.word	0x08002903
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80028b4:	4b94      	ldr	r3, [pc, #592]	; (8002b08 <TIMER_run_us+0x280>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a93      	ldr	r2, [pc, #588]	; (8002b08 <TIMER_run_us+0x280>)
 80028ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b91      	ldr	r3, [pc, #580]	; (8002b08 <TIMER_run_us+0x280>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028c8:	61fb      	str	r3, [r7, #28]
 80028ca:	69fb      	ldr	r3, [r7, #28]
			break;
 80028cc:	e027      	b.n	800291e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80028ce:	4b8e      	ldr	r3, [pc, #568]	; (8002b08 <TIMER_run_us+0x280>)
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	4a8d      	ldr	r2, [pc, #564]	; (8002b08 <TIMER_run_us+0x280>)
 80028d4:	f043 0301 	orr.w	r3, r3, #1
 80028d8:	61d3      	str	r3, [r2, #28]
 80028da:	4b8b      	ldr	r3, [pc, #556]	; (8002b08 <TIMER_run_us+0x280>)
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	61bb      	str	r3, [r7, #24]
 80028e4:	69bb      	ldr	r3, [r7, #24]
			break;
 80028e6:	e01a      	b.n	800291e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80028e8:	4b87      	ldr	r3, [pc, #540]	; (8002b08 <TIMER_run_us+0x280>)
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	4a86      	ldr	r2, [pc, #536]	; (8002b08 <TIMER_run_us+0x280>)
 80028ee:	f043 0302 	orr.w	r3, r3, #2
 80028f2:	61d3      	str	r3, [r2, #28]
 80028f4:	4b84      	ldr	r3, [pc, #528]	; (8002b08 <TIMER_run_us+0x280>)
 80028f6:	69db      	ldr	r3, [r3, #28]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	617b      	str	r3, [r7, #20]
 80028fe:	697b      	ldr	r3, [r7, #20]
			break;
 8002900:	e00d      	b.n	800291e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8002902:	4b81      	ldr	r3, [pc, #516]	; (8002b08 <TIMER_run_us+0x280>)
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	4a80      	ldr	r2, [pc, #512]	; (8002b08 <TIMER_run_us+0x280>)
 8002908:	f043 0304 	orr.w	r3, r3, #4
 800290c:	61d3      	str	r3, [r2, #28]
 800290e:	4b7e      	ldr	r3, [pc, #504]	; (8002b08 <TIMER_run_us+0x280>)
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	613b      	str	r3, [r7, #16]
 8002918:	693b      	ldr	r3, [r7, #16]
			break;
 800291a:	e000      	b.n	800291e <TIMER_run_us+0x96>
		default:
			break;
 800291c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 800291e:	7bfa      	ldrb	r2, [r7, #15]
 8002920:	7bfb      	ldrb	r3, [r7, #15]
 8002922:	497a      	ldr	r1, [pc, #488]	; (8002b0c <TIMER_run_us+0x284>)
 8002924:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002928:	4979      	ldr	r1, [pc, #484]	; (8002b10 <TIMER_run_us+0x288>)
 800292a:	019b      	lsls	r3, r3, #6
 800292c:	440b      	add	r3, r1
 800292e:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002930:	7bfb      	ldrb	r3, [r7, #15]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10d      	bne.n	8002952 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002936:	f003 f855 	bl	80059e4 <HAL_RCC_GetPCLK2Freq>
 800293a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800293c:	4b72      	ldr	r3, [pc, #456]	; (8002b08 <TIMER_run_us+0x280>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	0adb      	lsrs	r3, r3, #11
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	2b00      	cmp	r3, #0
 8002948:	d010      	beq.n	800296c <TIMER_run_us+0xe4>
			freq *= 2;
 800294a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002950:	e00c      	b.n	800296c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002952:	f003 f833 	bl	80059bc <HAL_RCC_GetPCLK1Freq>
 8002956:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002958:	4b6b      	ldr	r3, [pc, #428]	; (8002b08 <TIMER_run_us+0x280>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	0a1b      	lsrs	r3, r3, #8
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	2b00      	cmp	r3, #0
 8002964:	d002      	beq.n	800296c <TIMER_run_us+0xe4>
			freq *= 2;
 8002966:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800296c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800296e:	461a      	mov	r2, r3
 8002970:	f04f 0300 	mov.w	r3, #0
 8002974:	a162      	add	r1, pc, #392	; (adr r1, 8002b00 <TIMER_run_us+0x278>)
 8002976:	e9d1 0100 	ldrd	r0, r1, [r1]
 800297a:	f7fe fa09 	bl	8000d90 <__aeabi_ldivmod>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	461c      	mov	r4, r3
 800298a:	f04f 0500 	mov.w	r5, #0
 800298e:	4622      	mov	r2, r4
 8002990:	462b      	mov	r3, r5
 8002992:	f04f 0000 	mov.w	r0, #0
 8002996:	f04f 0100 	mov.w	r1, #0
 800299a:	0159      	lsls	r1, r3, #5
 800299c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029a0:	0150      	lsls	r0, r2, #5
 80029a2:	4602      	mov	r2, r0
 80029a4:	460b      	mov	r3, r1
 80029a6:	1b12      	subs	r2, r2, r4
 80029a8:	eb63 0305 	sbc.w	r3, r3, r5
 80029ac:	f04f 0000 	mov.w	r0, #0
 80029b0:	f04f 0100 	mov.w	r1, #0
 80029b4:	0259      	lsls	r1, r3, #9
 80029b6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80029ba:	0250      	lsls	r0, r2, #9
 80029bc:	4602      	mov	r2, r0
 80029be:	460b      	mov	r3, r1
 80029c0:	1912      	adds	r2, r2, r4
 80029c2:	eb45 0303 	adc.w	r3, r5, r3
 80029c6:	f04f 0000 	mov.w	r0, #0
 80029ca:	f04f 0100 	mov.w	r1, #0
 80029ce:	0199      	lsls	r1, r3, #6
 80029d0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80029d4:	0190      	lsls	r0, r2, #6
 80029d6:	1a80      	subs	r0, r0, r2
 80029d8:	eb61 0103 	sbc.w	r1, r1, r3
 80029dc:	eb10 0804 	adds.w	r8, r0, r4
 80029e0:	eb41 0905 	adc.w	r9, r1, r5
 80029e4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80029e8:	4640      	mov	r0, r8
 80029ea:	4649      	mov	r1, r9
 80029ec:	f7fe fa20 	bl	8000e30 <__aeabi_uldivmod>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 80029f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	bf08      	it	eq
 8002a00:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002a04:	d329      	bcc.n	8002a5a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8002a06:	2301      	movs	r3, #1
 8002a08:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8002a0a:	e00e      	b.n	8002a2a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8002a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8002a12:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002a16:	f04f 0200 	mov.w	r2, #0
 8002a1a:	f04f 0300 	mov.w	r3, #0
 8002a1e:	0842      	lsrs	r2, r0, #1
 8002a20:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002a24:	084b      	lsrs	r3, r1, #1
 8002a26:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8002a2a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	bf08      	it	eq
 8002a32:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002a36:	d2e9      	bcs.n	8002a0c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002a38:	7bfb      	ldrb	r3, [r7, #15]
 8002a3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a3c:	3a01      	subs	r2, #1
 8002a3e:	4934      	ldr	r1, [pc, #208]	; (8002b10 <TIMER_run_us+0x288>)
 8002a40:	019b      	lsls	r3, r3, #6
 8002a42:	440b      	add	r3, r1
 8002a44:	3304      	adds	r3, #4
 8002a46:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002a48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	3a01      	subs	r2, #1
 8002a4e:	4930      	ldr	r1, [pc, #192]	; (8002b10 <TIMER_run_us+0x288>)
 8002a50:	019b      	lsls	r3, r3, #6
 8002a52:	440b      	add	r3, r1
 8002a54:	330c      	adds	r3, #12
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	e00e      	b.n	8002a78 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	4a2c      	ldr	r2, [pc, #176]	; (8002b10 <TIMER_run_us+0x288>)
 8002a5e:	019b      	lsls	r3, r3, #6
 8002a60:	4413      	add	r3, r2
 8002a62:	3304      	adds	r3, #4
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a6a:	7bfb      	ldrb	r3, [r7, #15]
 8002a6c:	3a01      	subs	r2, #1
 8002a6e:	4928      	ldr	r1, [pc, #160]	; (8002b10 <TIMER_run_us+0x288>)
 8002a70:	019b      	lsls	r3, r3, #6
 8002a72:	440b      	add	r3, r1
 8002a74:	330c      	adds	r3, #12
 8002a76:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	4a25      	ldr	r2, [pc, #148]	; (8002b10 <TIMER_run_us+0x288>)
 8002a7c:	019b      	lsls	r3, r3, #6
 8002a7e:	4413      	add	r3, r2
 8002a80:	3310      	adds	r3, #16
 8002a82:	2200      	movs	r2, #0
 8002a84:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a86:	7bfb      	ldrb	r3, [r7, #15]
 8002a88:	4a21      	ldr	r2, [pc, #132]	; (8002b10 <TIMER_run_us+0x288>)
 8002a8a:	019b      	lsls	r3, r3, #6
 8002a8c:	4413      	add	r3, r2
 8002a8e:	3308      	adds	r3, #8
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
 8002a96:	019b      	lsls	r3, r3, #6
 8002a98:	4a1d      	ldr	r2, [pc, #116]	; (8002b10 <TIMER_run_us+0x288>)
 8002a9a:	4413      	add	r3, r2
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f003 fe01 	bl	80066a4 <HAL_TIM_Base_Init>

	if(enable_irq)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d011      	beq.n	8002acc <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f000 fb6c 	bl	8003188 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
 8002ab2:	4a18      	ldr	r2, [pc, #96]	; (8002b14 <TIMER_run_us+0x28c>)
 8002ab4:	56d3      	ldrsb	r3, [r2, r3]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	2104      	movs	r1, #4
 8002aba:	4618      	mov	r0, r3
 8002abc:	f002 f837 	bl	8004b2e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
 8002ac2:	4a14      	ldr	r2, [pc, #80]	; (8002b14 <TIMER_run_us+0x28c>)
 8002ac4:	56d3      	ldrsb	r3, [r2, r3]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f002 f84d 	bl	8004b66 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	019b      	lsls	r3, r3, #6
 8002ad0:	4a0f      	ldr	r2, [pc, #60]	; (8002b10 <TIMER_run_us+0x288>)
 8002ad2:	4413      	add	r3, r2
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f003 fe19 	bl	800670c <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8002ada:	7bfb      	ldrb	r3, [r7, #15]
 8002adc:	4a0c      	ldr	r2, [pc, #48]	; (8002b10 <TIMER_run_us+0x288>)
 8002ade:	019b      	lsls	r3, r3, #6
 8002ae0:	4413      	add	r3, r2
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	7bfb      	ldrb	r3, [r7, #15]
 8002ae8:	4909      	ldr	r1, [pc, #36]	; (8002b10 <TIMER_run_us+0x288>)
 8002aea:	019b      	lsls	r3, r3, #6
 8002aec:	440b      	add	r3, r1
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f042 0201 	orr.w	r2, r2, #1
 8002af4:	601a      	str	r2, [r3, #0]
}
 8002af6:	bf00      	nop
 8002af8:	3740      	adds	r7, #64	; 0x40
 8002afa:	46bd      	mov	sp, r7
 8002afc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002b00:	d4a51000 	.word	0xd4a51000
 8002b04:	000000e8 	.word	0x000000e8
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	20000000 	.word	0x20000000
 8002b10:	20000bbc 	.word	0x20000bbc
 8002b14:	0800dac4 	.word	0x0800dac4

08002b18 <TIMER_enable_PWM>:
{
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
}

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b092      	sub	sp, #72	; 0x48
 8002b1c:	af02      	add	r7, sp, #8
 8002b1e:	60b9      	str	r1, [r7, #8]
 8002b20:	607b      	str	r3, [r7, #4]
 8002b22:	4603      	mov	r3, r0
 8002b24:	73fb      	strb	r3, [r7, #15]
 8002b26:	4613      	mov	r3, r2
 8002b28:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	f200 8227 	bhi.w	8002f80 <TIMER_enable_PWM+0x468>
 8002b32:	a201      	add	r2, pc, #4	; (adr r2, 8002b38 <TIMER_enable_PWM+0x20>)
 8002b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b38:	08002b49 	.word	0x08002b49
 8002b3c:	08002c91 	.word	0x08002c91
 8002b40:	08002df9 	.word	0x08002df9
 8002b44:	08002ef1 	.word	0x08002ef1
	{
		case TIMER1_ID:
			if(negative_channel)
 8002b48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d054      	beq.n	8002bf8 <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d011      	beq.n	8002b78 <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8002b54:	4ba5      	ldr	r3, [pc, #660]	; (8002dec <TIMER_enable_PWM+0x2d4>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b5c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002b60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b64:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002b68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b72:	4a9e      	ldr	r2, [pc, #632]	; (8002dec <TIMER_enable_PWM+0x2d4>)
 8002b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b76:	6053      	str	r3, [r2, #4]
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b08      	cmp	r3, #8
 8002b7c:	d02d      	beq.n	8002bda <TIMER_enable_PWM+0xc2>
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	f200 8081 	bhi.w	8002c88 <TIMER_enable_PWM+0x170>
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <TIMER_enable_PWM+0x7c>
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	d014      	beq.n	8002bbc <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8002b92:	e079      	b.n	8002c88 <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <TIMER_enable_PWM+0x86>
 8002b9a:	4895      	ldr	r0, [pc, #596]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002b9c:	e000      	b.n	8002ba0 <TIMER_enable_PWM+0x88>
 8002b9e:	4895      	ldr	r0, [pc, #596]	; (8002df4 <TIMER_enable_PWM+0x2dc>)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <TIMER_enable_PWM+0x92>
 8002ba6:	2180      	movs	r1, #128	; 0x80
 8002ba8:	e001      	b.n	8002bae <TIMER_enable_PWM+0x96>
 8002baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bae:	2303      	movs	r3, #3
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	f7ff f8e1 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002bba:	e068      	b.n	8002c8e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <TIMER_enable_PWM+0xae>
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	e001      	b.n	8002bca <TIMER_enable_PWM+0xb2>
 8002bc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002bca:	2303      	movs	r3, #3
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	4888      	ldr	r0, [pc, #544]	; (8002df4 <TIMER_enable_PWM+0x2dc>)
 8002bd4:	f7ff f8d2 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002bd8:	e059      	b.n	8002c8e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <TIMER_enable_PWM+0xcc>
 8002be0:	2102      	movs	r1, #2
 8002be2:	e001      	b.n	8002be8 <TIMER_enable_PWM+0xd0>
 8002be4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002be8:	2303      	movs	r3, #3
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	2300      	movs	r3, #0
 8002bee:	2202      	movs	r2, #2
 8002bf0:	4880      	ldr	r0, [pc, #512]	; (8002df4 <TIMER_enable_PWM+0x2dc>)
 8002bf2:	f7ff f8c3 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002bf6:	e04a      	b.n	8002c8e <TIMER_enable_PWM+0x176>
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	2b0c      	cmp	r3, #12
 8002bfc:	d846      	bhi.n	8002c8c <TIMER_enable_PWM+0x174>
 8002bfe:	a201      	add	r2, pc, #4	; (adr r2, 8002c04 <TIMER_enable_PWM+0xec>)
 8002c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c04:	08002c39 	.word	0x08002c39
 8002c08:	08002c8d 	.word	0x08002c8d
 8002c0c:	08002c8d 	.word	0x08002c8d
 8002c10:	08002c8d 	.word	0x08002c8d
 8002c14:	08002c4d 	.word	0x08002c4d
 8002c18:	08002c8d 	.word	0x08002c8d
 8002c1c:	08002c8d 	.word	0x08002c8d
 8002c20:	08002c8d 	.word	0x08002c8d
 8002c24:	08002c61 	.word	0x08002c61
 8002c28:	08002c8d 	.word	0x08002c8d
 8002c2c:	08002c8d 	.word	0x08002c8d
 8002c30:	08002c8d 	.word	0x08002c8d
 8002c34:	08002c75 	.word	0x08002c75
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	2202      	movs	r2, #2
 8002c40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c44:	486a      	ldr	r0, [pc, #424]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002c46:	f7ff f899 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002c4a:	e020      	b.n	8002c8e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	2300      	movs	r3, #0
 8002c52:	2202      	movs	r2, #2
 8002c54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c58:	4865      	ldr	r0, [pc, #404]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002c5a:	f7ff f88f 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002c5e:	e016      	b.n	8002c8e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002c60:	2303      	movs	r3, #3
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	2300      	movs	r3, #0
 8002c66:	2202      	movs	r2, #2
 8002c68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c6c:	4860      	ldr	r0, [pc, #384]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002c6e:	f7ff f885 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002c72:	e00c      	b.n	8002c8e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002c74:	2303      	movs	r3, #3
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	2300      	movs	r3, #0
 8002c7a:	2202      	movs	r2, #2
 8002c7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c80:	485b      	ldr	r0, [pc, #364]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002c82:	f7ff f87b 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002c86:	e002      	b.n	8002c8e <TIMER_enable_PWM+0x176>
					default:	break;
 8002c88:	bf00      	nop
 8002c8a:	e17a      	b.n	8002f82 <TIMER_enable_PWM+0x46a>
					default:	break;
 8002c8c:	bf00      	nop
				}
			}
			break;
 8002c8e:	e178      	b.n	8002f82 <TIMER_enable_PWM+0x46a>
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2b0c      	cmp	r3, #12
 8002c94:	f200 80a1 	bhi.w	8002dda <TIMER_enable_PWM+0x2c2>
 8002c98:	a201      	add	r2, pc, #4	; (adr r2, 8002ca0 <TIMER_enable_PWM+0x188>)
 8002c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9e:	bf00      	nop
 8002ca0:	08002cd5 	.word	0x08002cd5
 8002ca4:	08002ddb 	.word	0x08002ddb
 8002ca8:	08002ddb 	.word	0x08002ddb
 8002cac:	08002ddb 	.word	0x08002ddb
 8002cb0:	08002ce7 	.word	0x08002ce7
 8002cb4:	08002ddb 	.word	0x08002ddb
 8002cb8:	08002ddb 	.word	0x08002ddb
 8002cbc:	08002ddb 	.word	0x08002ddb
 8002cc0:	08002d37 	.word	0x08002d37
 8002cc4:	08002ddb 	.word	0x08002ddb
 8002cc8:	08002ddb 	.word	0x08002ddb
 8002ccc:	08002ddb 	.word	0x08002ddb
 8002cd0:	08002d89 	.word	0x08002d89
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	2300      	movs	r3, #0
 8002cda:	2202      	movs	r2, #2
 8002cdc:	2101      	movs	r1, #1
 8002cde:	4844      	ldr	r0, [pc, #272]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002ce0:	f7ff f84c 	bl	8001d7c <BSP_GPIO_PinCfg>
					break;
 8002ce4:	e080      	b.n	8002de8 <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <TIMER_enable_PWM+0x1d8>
 8002cec:	4841      	ldr	r0, [pc, #260]	; (8002df4 <TIMER_enable_PWM+0x2dc>)
 8002cee:	e000      	b.n	8002cf2 <TIMER_enable_PWM+0x1da>
 8002cf0:	483f      	ldr	r0, [pc, #252]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <TIMER_enable_PWM+0x1e4>
 8002cf8:	2108      	movs	r1, #8
 8002cfa:	e000      	b.n	8002cfe <TIMER_enable_PWM+0x1e6>
 8002cfc:	2102      	movs	r1, #2
 8002cfe:	2303      	movs	r3, #3
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	2300      	movs	r3, #0
 8002d04:	2202      	movs	r2, #2
 8002d06:	f7ff f839 	bl	8001d7c <BSP_GPIO_PinCfg>
					if (remap)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d066      	beq.n	8002dde <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002d10:	4b36      	ldr	r3, [pc, #216]	; (8002dec <TIMER_enable_PWM+0x2d4>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	633b      	str	r3, [r7, #48]	; 0x30
 8002d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d1c:	633b      	str	r3, [r7, #48]	; 0x30
 8002d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d20:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002d24:	633b      	str	r3, [r7, #48]	; 0x30
 8002d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d2c:	633b      	str	r3, [r7, #48]	; 0x30
 8002d2e:	4a2f      	ldr	r2, [pc, #188]	; (8002dec <TIMER_enable_PWM+0x2d4>)
 8002d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d32:	6053      	str	r3, [r2, #4]
					break;
 8002d34:	e053      	b.n	8002dde <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <TIMER_enable_PWM+0x228>
 8002d3c:	482d      	ldr	r0, [pc, #180]	; (8002df4 <TIMER_enable_PWM+0x2dc>)
 8002d3e:	e000      	b.n	8002d42 <TIMER_enable_PWM+0x22a>
 8002d40:	482b      	ldr	r0, [pc, #172]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d002      	beq.n	8002d4e <TIMER_enable_PWM+0x236>
 8002d48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d4c:	e000      	b.n	8002d50 <TIMER_enable_PWM+0x238>
 8002d4e:	2104      	movs	r1, #4
 8002d50:	2303      	movs	r3, #3
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	2300      	movs	r3, #0
 8002d56:	2202      	movs	r2, #2
 8002d58:	f7ff f810 	bl	8001d7c <BSP_GPIO_PinCfg>
					if(remap)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d03f      	beq.n	8002de2 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002d62:	4b22      	ldr	r3, [pc, #136]	; (8002dec <TIMER_enable_PWM+0x2d4>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	637b      	str	r3, [r7, #52]	; 0x34
 8002d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d6e:	637b      	str	r3, [r7, #52]	; 0x34
 8002d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d72:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002d76:	637b      	str	r3, [r7, #52]	; 0x34
 8002d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d7e:	637b      	str	r3, [r7, #52]	; 0x34
 8002d80:	4a1a      	ldr	r2, [pc, #104]	; (8002dec <TIMER_enable_PWM+0x2d4>)
 8002d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d84:	6053      	str	r3, [r2, #4]
					break;
 8002d86:	e02c      	b.n	8002de2 <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <TIMER_enable_PWM+0x27a>
 8002d8e:	4819      	ldr	r0, [pc, #100]	; (8002df4 <TIMER_enable_PWM+0x2dc>)
 8002d90:	e000      	b.n	8002d94 <TIMER_enable_PWM+0x27c>
 8002d92:	4817      	ldr	r0, [pc, #92]	; (8002df0 <TIMER_enable_PWM+0x2d8>)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <TIMER_enable_PWM+0x288>
 8002d9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d9e:	e000      	b.n	8002da2 <TIMER_enable_PWM+0x28a>
 8002da0:	2108      	movs	r1, #8
 8002da2:	2303      	movs	r3, #3
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	2300      	movs	r3, #0
 8002da8:	2202      	movs	r2, #2
 8002daa:	f7fe ffe7 	bl	8001d7c <BSP_GPIO_PinCfg>
					if (remap)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d018      	beq.n	8002de6 <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002db4:	4b0d      	ldr	r3, [pc, #52]	; (8002dec <TIMER_enable_PWM+0x2d4>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dc0:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002dc8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dd2:	4a06      	ldr	r2, [pc, #24]	; (8002dec <TIMER_enable_PWM+0x2d4>)
 8002dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd6:	6053      	str	r3, [r2, #4]
					break;
 8002dd8:	e005      	b.n	8002de6 <TIMER_enable_PWM+0x2ce>
				default:	break;
 8002dda:	bf00      	nop
 8002ddc:	e0d1      	b.n	8002f82 <TIMER_enable_PWM+0x46a>
					break;
 8002dde:	bf00      	nop
 8002de0:	e0cf      	b.n	8002f82 <TIMER_enable_PWM+0x46a>
					break;
 8002de2:	bf00      	nop
 8002de4:	e0cd      	b.n	8002f82 <TIMER_enable_PWM+0x46a>
					break;
 8002de6:	bf00      	nop
			}
			break;
 8002de8:	e0cb      	b.n	8002f82 <TIMER_enable_PWM+0x46a>
 8002dea:	bf00      	nop
 8002dec:	40010000 	.word	0x40010000
 8002df0:	40010800 	.word	0x40010800
 8002df4:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d011      	beq.n	8002e22 <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8002dfe:	4b7f      	ldr	r3, [pc, #508]	; (8002ffc <TIMER_enable_PWM+0x4e4>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e06:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e0e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e16:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e1c:	4a77      	ldr	r2, [pc, #476]	; (8002ffc <TIMER_enable_PWM+0x4e4>)
 8002e1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e20:	6053      	str	r3, [r2, #4]
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	2b0c      	cmp	r3, #12
 8002e26:	d861      	bhi.n	8002eec <TIMER_enable_PWM+0x3d4>
 8002e28:	a201      	add	r2, pc, #4	; (adr r2, 8002e30 <TIMER_enable_PWM+0x318>)
 8002e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e2e:	bf00      	nop
 8002e30:	08002e65 	.word	0x08002e65
 8002e34:	08002eed 	.word	0x08002eed
 8002e38:	08002eed 	.word	0x08002eed
 8002e3c:	08002eed 	.word	0x08002eed
 8002e40:	08002e81 	.word	0x08002e81
 8002e44:	08002eed 	.word	0x08002eed
 8002e48:	08002eed 	.word	0x08002eed
 8002e4c:	08002eed 	.word	0x08002eed
 8002e50:	08002e9d 	.word	0x08002e9d
 8002e54:	08002eed 	.word	0x08002eed
 8002e58:	08002eed 	.word	0x08002eed
 8002e5c:	08002eed 	.word	0x08002eed
 8002e60:	08002ec5 	.word	0x08002ec5
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <TIMER_enable_PWM+0x356>
 8002e6a:	4865      	ldr	r0, [pc, #404]	; (8003000 <TIMER_enable_PWM+0x4e8>)
 8002e6c:	e000      	b.n	8002e70 <TIMER_enable_PWM+0x358>
 8002e6e:	4865      	ldr	r0, [pc, #404]	; (8003004 <TIMER_enable_PWM+0x4ec>)
 8002e70:	2303      	movs	r3, #3
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	2300      	movs	r3, #0
 8002e76:	2202      	movs	r2, #2
 8002e78:	2140      	movs	r1, #64	; 0x40
 8002e7a:	f7fe ff7f 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002e7e:	e036      	b.n	8002eee <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <TIMER_enable_PWM+0x372>
 8002e86:	485e      	ldr	r0, [pc, #376]	; (8003000 <TIMER_enable_PWM+0x4e8>)
 8002e88:	e000      	b.n	8002e8c <TIMER_enable_PWM+0x374>
 8002e8a:	485e      	ldr	r0, [pc, #376]	; (8003004 <TIMER_enable_PWM+0x4ec>)
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2300      	movs	r3, #0
 8002e92:	2202      	movs	r2, #2
 8002e94:	2180      	movs	r1, #128	; 0x80
 8002e96:	f7fe ff71 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002e9a:	e028      	b.n	8002eee <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <TIMER_enable_PWM+0x38e>
 8002ea2:	4857      	ldr	r0, [pc, #348]	; (8003000 <TIMER_enable_PWM+0x4e8>)
 8002ea4:	e000      	b.n	8002ea8 <TIMER_enable_PWM+0x390>
 8002ea6:	4858      	ldr	r0, [pc, #352]	; (8003008 <TIMER_enable_PWM+0x4f0>)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d002      	beq.n	8002eb4 <TIMER_enable_PWM+0x39c>
 8002eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002eb2:	e000      	b.n	8002eb6 <TIMER_enable_PWM+0x39e>
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	2300      	movs	r3, #0
 8002ebc:	2202      	movs	r2, #2
 8002ebe:	f7fe ff5d 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002ec2:	e014      	b.n	8002eee <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <TIMER_enable_PWM+0x3b6>
 8002eca:	484d      	ldr	r0, [pc, #308]	; (8003000 <TIMER_enable_PWM+0x4e8>)
 8002ecc:	e000      	b.n	8002ed0 <TIMER_enable_PWM+0x3b8>
 8002ece:	484e      	ldr	r0, [pc, #312]	; (8003008 <TIMER_enable_PWM+0x4f0>)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <TIMER_enable_PWM+0x3c4>
 8002ed6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002eda:	e000      	b.n	8002ede <TIMER_enable_PWM+0x3c6>
 8002edc:	2102      	movs	r1, #2
 8002ede:	2303      	movs	r3, #3
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	2202      	movs	r2, #2
 8002ee6:	f7fe ff49 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002eea:	e000      	b.n	8002eee <TIMER_enable_PWM+0x3d6>
				default:	break;
 8002eec:	bf00      	nop
			}
			break;
 8002eee:	e048      	b.n	8002f82 <TIMER_enable_PWM+0x46a>
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	2b0c      	cmp	r3, #12
 8002ef4:	d842      	bhi.n	8002f7c <TIMER_enable_PWM+0x464>
 8002ef6:	a201      	add	r2, pc, #4	; (adr r2, 8002efc <TIMER_enable_PWM+0x3e4>)
 8002ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efc:	08002f31 	.word	0x08002f31
 8002f00:	08002f7d 	.word	0x08002f7d
 8002f04:	08002f7d 	.word	0x08002f7d
 8002f08:	08002f7d 	.word	0x08002f7d
 8002f0c:	08002f43 	.word	0x08002f43
 8002f10:	08002f7d 	.word	0x08002f7d
 8002f14:	08002f7d 	.word	0x08002f7d
 8002f18:	08002f7d 	.word	0x08002f7d
 8002f1c:	08002f55 	.word	0x08002f55
 8002f20:	08002f7d 	.word	0x08002f7d
 8002f24:	08002f7d 	.word	0x08002f7d
 8002f28:	08002f7d 	.word	0x08002f7d
 8002f2c:	08002f69 	.word	0x08002f69
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002f30:	2303      	movs	r3, #3
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	2300      	movs	r3, #0
 8002f36:	2202      	movs	r2, #2
 8002f38:	2140      	movs	r1, #64	; 0x40
 8002f3a:	4833      	ldr	r0, [pc, #204]	; (8003008 <TIMER_enable_PWM+0x4f0>)
 8002f3c:	f7fe ff1e 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002f40:	e01d      	b.n	8002f7e <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002f42:	2303      	movs	r3, #3
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	2300      	movs	r3, #0
 8002f48:	2202      	movs	r2, #2
 8002f4a:	2180      	movs	r1, #128	; 0x80
 8002f4c:	482e      	ldr	r0, [pc, #184]	; (8003008 <TIMER_enable_PWM+0x4f0>)
 8002f4e:	f7fe ff15 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002f52:	e014      	b.n	8002f7e <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002f54:	2303      	movs	r3, #3
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	2300      	movs	r3, #0
 8002f5a:	2202      	movs	r2, #2
 8002f5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f60:	4829      	ldr	r0, [pc, #164]	; (8003008 <TIMER_enable_PWM+0x4f0>)
 8002f62:	f7fe ff0b 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002f66:	e00a      	b.n	8002f7e <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	2202      	movs	r2, #2
 8002f70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f74:	4824      	ldr	r0, [pc, #144]	; (8003008 <TIMER_enable_PWM+0x4f0>)
 8002f76:	f7fe ff01 	bl	8001d7c <BSP_GPIO_PinCfg>
 8002f7a:	e000      	b.n	8002f7e <TIMER_enable_PWM+0x466>
				default:	break;
 8002f7c:	bf00      	nop
			}
			break;
 8002f7e:	e000      	b.n	8002f82 <TIMER_enable_PWM+0x46a>
		default:
			break;
 8002f80:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8002f82:	2360      	movs	r3, #96	; 0x60
 8002f84:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8002f92:	2300      	movs	r3, #0
 8002f94:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8002f9e:	7bfb      	ldrb	r3, [r7, #15]
 8002fa0:	019b      	lsls	r3, r3, #6
 8002fa2:	4a1a      	ldr	r2, [pc, #104]	; (800300c <TIMER_enable_PWM+0x4f4>)
 8002fa4:	4413      	add	r3, r2
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f003 fbd3 	bl	8006752 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
 8002fae:	019b      	lsls	r3, r3, #6
 8002fb0:	4a16      	ldr	r2, [pc, #88]	; (800300c <TIMER_enable_PWM+0x4f4>)
 8002fb2:	4413      	add	r3, r2
 8002fb4:	f107 0110 	add.w	r1, r7, #16
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f003 fc30 	bl	8006820 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8002fc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d008      	beq.n	8002fd8 <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
 8002fc8:	019b      	lsls	r3, r3, #6
 8002fca:	4a10      	ldr	r2, [pc, #64]	; (800300c <TIMER_enable_PWM+0x4f4>)
 8002fcc:	4413      	add	r3, r2
 8002fce:	68b9      	ldr	r1, [r7, #8]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f003 fe93 	bl	8006cfc <HAL_TIMEx_PWMN_Start>
 8002fd6:	e007      	b.n	8002fe8 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	019b      	lsls	r3, r3, #6
 8002fdc:	4a0b      	ldr	r2, [pc, #44]	; (800300c <TIMER_enable_PWM+0x4f4>)
 8002fde:	4413      	add	r3, r2
 8002fe0:	68b9      	ldr	r1, [r7, #8]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f003 fbea 	bl	80067bc <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8002fe8:	89ba      	ldrh	r2, [r7, #12]
 8002fea:	7bfb      	ldrb	r3, [r7, #15]
 8002fec:	68b9      	ldr	r1, [r7, #8]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 f80e 	bl	8003010 <TIMER_set_duty>
}
 8002ff4:	bf00      	nop
 8002ff6:	3740      	adds	r7, #64	; 0x40
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	40010000 	.word	0x40010000
 8003000:	40011000 	.word	0x40011000
 8003004:	40010800 	.word	0x40010800
 8003008:	40010c00 	.word	0x40010c00
 800300c:	20000bbc 	.word	0x20000bbc

08003010 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	6039      	str	r1, [r7, #0]
 800301a:	71fb      	strb	r3, [r7, #7]
 800301c:	4613      	mov	r3, r2
 800301e:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8003020:	88bb      	ldrh	r3, [r7, #4]
 8003022:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003026:	bf28      	it	cs
 8003028:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 800302c:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 800302e:	88bb      	ldrh	r3, [r7, #4]
 8003030:	79fa      	ldrb	r2, [r7, #7]
 8003032:	491d      	ldr	r1, [pc, #116]	; (80030a8 <TIMER_set_duty+0x98>)
 8003034:	0192      	lsls	r2, r2, #6
 8003036:	440a      	add	r2, r1
 8003038:	320c      	adds	r2, #12
 800303a:	6812      	ldr	r2, [r2, #0]
 800303c:	3201      	adds	r2, #1
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	4a1a      	ldr	r2, [pc, #104]	; (80030ac <TIMER_set_duty+0x9c>)
 8003044:	fba2 2303 	umull	r2, r3, r2, r3
 8003048:	099b      	lsrs	r3, r3, #6
 800304a:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d107      	bne.n	8003062 <TIMER_set_duty+0x52>
 8003052:	79fb      	ldrb	r3, [r7, #7]
 8003054:	4a14      	ldr	r2, [pc, #80]	; (80030a8 <TIMER_set_duty+0x98>)
 8003056:	019b      	lsls	r3, r3, #6
 8003058:	4413      	add	r3, r2
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	88ba      	ldrh	r2, [r7, #4]
 800305e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003060:	e01c      	b.n	800309c <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	2b04      	cmp	r3, #4
 8003066:	d107      	bne.n	8003078 <TIMER_set_duty+0x68>
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	4a0f      	ldr	r2, [pc, #60]	; (80030a8 <TIMER_set_duty+0x98>)
 800306c:	019b      	lsls	r3, r3, #6
 800306e:	4413      	add	r3, r2
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	88bb      	ldrh	r3, [r7, #4]
 8003074:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003076:	e011      	b.n	800309c <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	2b08      	cmp	r3, #8
 800307c:	d107      	bne.n	800308e <TIMER_set_duty+0x7e>
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	4a09      	ldr	r2, [pc, #36]	; (80030a8 <TIMER_set_duty+0x98>)
 8003082:	019b      	lsls	r3, r3, #6
 8003084:	4413      	add	r3, r2
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	88bb      	ldrh	r3, [r7, #4]
 800308a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800308c:	e006      	b.n	800309c <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800308e:	79fb      	ldrb	r3, [r7, #7]
 8003090:	4a05      	ldr	r2, [pc, #20]	; (80030a8 <TIMER_set_duty+0x98>)
 8003092:	019b      	lsls	r3, r3, #6
 8003094:	4413      	add	r3, r2
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	88bb      	ldrh	r3, [r7, #4]
 800309a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	20000bbc 	.word	0x20000bbc
 80030ac:	10624dd3 	.word	0x10624dd3

080030b0 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0

}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0

}
 80030c0:	bf00      	nop
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr

080030c8 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0

}
 80030cc:	bf00      	nop
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bc80      	pop	{r7}
 80030d2:	4770      	bx	lr

080030d4 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0

}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr

080030e0 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80030e4:	4b07      	ldr	r3, [pc, #28]	; (8003104 <TIM1_UP_IRQHandler+0x24>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d106      	bne.n	8003100 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80030f2:	4b04      	ldr	r3, [pc, #16]	; (8003104 <TIM1_UP_IRQHandler+0x24>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f06f 0201 	mvn.w	r2, #1
 80030fa:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80030fc:	f7ff ffd8 	bl	80030b0 <TIMER1_user_handler_it>
	}
}
 8003100:	bf00      	nop
 8003102:	bd80      	pop	{r7, pc}
 8003104:	20000bbc 	.word	0x20000bbc

08003108 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800310c:	4b07      	ldr	r3, [pc, #28]	; (800312c <TIM2_IRQHandler+0x24>)
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b01      	cmp	r3, #1
 8003118:	d106      	bne.n	8003128 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800311a:	4b04      	ldr	r3, [pc, #16]	; (800312c <TIM2_IRQHandler+0x24>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	f06f 0201 	mvn.w	r2, #1
 8003122:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003124:	f7ff ffca 	bl	80030bc <TIMER2_user_handler_it>
	}
}
 8003128:	bf00      	nop
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000bbc 	.word	0x20000bbc

08003130 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003134:	4b08      	ldr	r3, [pc, #32]	; (8003158 <TIM3_IRQHandler+0x28>)
 8003136:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b01      	cmp	r3, #1
 8003142:	d107      	bne.n	8003154 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003144:	4b04      	ldr	r3, [pc, #16]	; (8003158 <TIM3_IRQHandler+0x28>)
 8003146:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800314a:	f06f 0201 	mvn.w	r2, #1
 800314e:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003150:	f7ff ffba 	bl	80030c8 <TIMER3_user_handler_it>
	}
}
 8003154:	bf00      	nop
 8003156:	bd80      	pop	{r7, pc}
 8003158:	20000bbc 	.word	0x20000bbc

0800315c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003160:	4b08      	ldr	r3, [pc, #32]	; (8003184 <TIM4_IRQHandler+0x28>)
 8003162:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b01      	cmp	r3, #1
 800316e:	d107      	bne.n	8003180 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003170:	4b04      	ldr	r3, [pc, #16]	; (8003184 <TIM4_IRQHandler+0x28>)
 8003172:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003176:	f06f 0201 	mvn.w	r2, #1
 800317a:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800317c:	f7ff ffaa 	bl	80030d4 <TIMER4_user_handler_it>
	}
}
 8003180:	bf00      	nop
 8003182:	bd80      	pop	{r7, pc}
 8003184:	20000bbc 	.word	0x20000bbc

08003188 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	2b03      	cmp	r3, #3
 8003196:	d825      	bhi.n	80031e4 <clear_it_status+0x5c>
 8003198:	a201      	add	r2, pc, #4	; (adr r2, 80031a0 <clear_it_status+0x18>)
 800319a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319e:	bf00      	nop
 80031a0:	080031b1 	.word	0x080031b1
 80031a4:	080031bd 	.word	0x080031bd
 80031a8:	080031c9 	.word	0x080031c9
 80031ac:	080031d7 	.word	0x080031d7
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80031b0:	4b0f      	ldr	r3, [pc, #60]	; (80031f0 <clear_it_status+0x68>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f06f 0201 	mvn.w	r2, #1
 80031b8:	611a      	str	r2, [r3, #16]
			break;
 80031ba:	e014      	b.n	80031e6 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80031bc:	4b0c      	ldr	r3, [pc, #48]	; (80031f0 <clear_it_status+0x68>)
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	f06f 0201 	mvn.w	r2, #1
 80031c4:	611a      	str	r2, [r3, #16]
			break;
 80031c6:	e00e      	b.n	80031e6 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80031c8:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <clear_it_status+0x68>)
 80031ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031ce:	f06f 0201 	mvn.w	r2, #1
 80031d2:	611a      	str	r2, [r3, #16]
			break;
 80031d4:	e007      	b.n	80031e6 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80031d6:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <clear_it_status+0x68>)
 80031d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80031dc:	f06f 0201 	mvn.w	r2, #1
 80031e0:	611a      	str	r2, [r3, #16]
			break;
 80031e2:	e000      	b.n	80031e6 <clear_it_status+0x5e>
		default:
			break;
 80031e4:	bf00      	nop

	}
}
 80031e6:	bf00      	nop
 80031e8:	370c      	adds	r7, #12
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bc80      	pop	{r7}
 80031ee:	4770      	bx	lr
 80031f0:	20000bbc 	.word	0x20000bbc

080031f4 <__NVIC_EnableIRQ>:
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	4603      	mov	r3, r0
 80031fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003202:	2b00      	cmp	r3, #0
 8003204:	db0b      	blt.n	800321e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003206:	79fb      	ldrb	r3, [r7, #7]
 8003208:	f003 021f 	and.w	r2, r3, #31
 800320c:	4906      	ldr	r1, [pc, #24]	; (8003228 <__NVIC_EnableIRQ+0x34>)
 800320e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	2001      	movs	r0, #1
 8003216:	fa00 f202 	lsl.w	r2, r0, r2
 800321a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr
 8003228:	e000e100 	.word	0xe000e100

0800322c <__NVIC_DisableIRQ>:
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323a:	2b00      	cmp	r3, #0
 800323c:	db12      	blt.n	8003264 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	f003 021f 	and.w	r2, r3, #31
 8003244:	490a      	ldr	r1, [pc, #40]	; (8003270 <__NVIC_DisableIRQ+0x44>)
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2001      	movs	r0, #1
 800324e:	fa00 f202 	lsl.w	r2, r0, r2
 8003252:	3320      	adds	r3, #32
 8003254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003258:	f3bf 8f4f 	dsb	sy
}
 800325c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800325e:	f3bf 8f6f 	isb	sy
}
 8003262:	bf00      	nop
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	e000e100 	.word	0xe000e100

08003274 <__NVIC_SystemReset>:
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003278:	f3bf 8f4f 	dsb	sy
}
 800327c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800327e:	4b06      	ldr	r3, [pc, #24]	; (8003298 <__NVIC_SystemReset+0x24>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003286:	4904      	ldr	r1, [pc, #16]	; (8003298 <__NVIC_SystemReset+0x24>)
 8003288:	4b04      	ldr	r3, [pc, #16]	; (800329c <__NVIC_SystemReset+0x28>)
 800328a:	4313      	orrs	r3, r2
 800328c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800328e:	f3bf 8f4f 	dsb	sy
}
 8003292:	bf00      	nop
    __NOP();
 8003294:	bf00      	nop
 8003296:	e7fd      	b.n	8003294 <__NVIC_SystemReset+0x20>
 8003298:	e000ed00 	.word	0xe000ed00
 800329c:	05fa0004 	.word	0x05fa0004

080032a0 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	4603      	mov	r3, r0
 80032a8:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80032aa:	79fb      	ldrb	r3, [r7, #7]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d906      	bls.n	80032be <UART_data_ready+0x1e>
 80032b0:	4a07      	ldr	r2, [pc, #28]	; (80032d0 <UART_data_ready+0x30>)
 80032b2:	21c8      	movs	r1, #200	; 0xc8
 80032b4:	4807      	ldr	r0, [pc, #28]	; (80032d4 <UART_data_ready+0x34>)
 80032b6:	f004 faeb 	bl	8007890 <printf>
 80032ba:	f7ff ffdb 	bl	8003274 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80032be:	79fb      	ldrb	r3, [r7, #7]
 80032c0:	4a05      	ldr	r2, [pc, #20]	; (80032d8 <UART_data_ready+0x38>)
 80032c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	0800d870 	.word	0x0800d870
 80032d4:	0800d834 	.word	0x0800d834
 80032d8:	20000f0c 	.word	0x20000f0c

080032dc <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	4603      	mov	r3, r0
 80032e4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d906      	bls.n	80032fa <UART_get_next_byte+0x1e>
 80032ec:	4a22      	ldr	r2, [pc, #136]	; (8003378 <UART_get_next_byte+0x9c>)
 80032ee:	21d4      	movs	r1, #212	; 0xd4
 80032f0:	4822      	ldr	r0, [pc, #136]	; (800337c <UART_get_next_byte+0xa0>)
 80032f2:	f004 facd 	bl	8007890 <printf>
 80032f6:	f7ff ffbd 	bl	8003274 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80032fa:	79fb      	ldrb	r3, [r7, #7]
 80032fc:	4a20      	ldr	r2, [pc, #128]	; (8003380 <UART_get_next_byte+0xa4>)
 80032fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <UART_get_next_byte+0x2e>
		return 0;
 8003306:	2300      	movs	r3, #0
 8003308:	e031      	b.n	800336e <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800330a:	79fa      	ldrb	r2, [r7, #7]
 800330c:	79fb      	ldrb	r3, [r7, #7]
 800330e:	491d      	ldr	r1, [pc, #116]	; (8003384 <UART_get_next_byte+0xa8>)
 8003310:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003314:	491c      	ldr	r1, [pc, #112]	; (8003388 <UART_get_next_byte+0xac>)
 8003316:	01d2      	lsls	r2, r2, #7
 8003318:	440a      	add	r2, r1
 800331a:	4413      	add	r3, r2
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	4a18      	ldr	r2, [pc, #96]	; (8003384 <UART_get_next_byte+0xa8>)
 8003324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003328:	1c5a      	adds	r2, r3, #1
 800332a:	79fb      	ldrb	r3, [r7, #7]
 800332c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003330:	4914      	ldr	r1, [pc, #80]	; (8003384 <UART_get_next_byte+0xa8>)
 8003332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	4a14      	ldr	r2, [pc, #80]	; (800338c <UART_get_next_byte+0xb0>)
 800333a:	56d3      	ldrsb	r3, [r2, r3]
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff ff75 	bl	800322c <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8003342:	79fb      	ldrb	r3, [r7, #7]
 8003344:	4a12      	ldr	r2, [pc, #72]	; (8003390 <UART_get_next_byte+0xb4>)
 8003346:	5cd3      	ldrb	r3, [r2, r3]
 8003348:	4619      	mov	r1, r3
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	4a0d      	ldr	r2, [pc, #52]	; (8003384 <UART_get_next_byte+0xa8>)
 800334e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003352:	4299      	cmp	r1, r3
 8003354:	d104      	bne.n	8003360 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8003356:	79fb      	ldrb	r3, [r7, #7]
 8003358:	4a09      	ldr	r2, [pc, #36]	; (8003380 <UART_get_next_byte+0xa4>)
 800335a:	2100      	movs	r1, #0
 800335c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003360:	79fb      	ldrb	r3, [r7, #7]
 8003362:	4a0a      	ldr	r2, [pc, #40]	; (800338c <UART_get_next_byte+0xb0>)
 8003364:	56d3      	ldrsb	r3, [r2, r3]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff ff44 	bl	80031f4 <__NVIC_EnableIRQ>
	return ret;
 800336c:	7bfb      	ldrb	r3, [r7, #15]
}
 800336e:	4618      	mov	r0, r3
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	0800d870 	.word	0x0800d870
 800337c:	0800d834 	.word	0x0800d834
 8003380:	20000f0c 	.word	0x20000f0c
 8003384:	20000f00 	.word	0x20000f00
 8003388:	20000d7c 	.word	0x20000d7c
 800338c:	0800dac8 	.word	0x0800dac8
 8003390:	20000efc 	.word	0x20000efc

08003394 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	4603      	mov	r3, r0
 800339c:	460a      	mov	r2, r1
 800339e:	71fb      	strb	r3, [r7, #7]
 80033a0:	4613      	mov	r3, r2
 80033a2:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80033a4:	79fb      	ldrb	r3, [r7, #7]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d907      	bls.n	80033ba <UART_putc+0x26>
 80033aa:	4a16      	ldr	r2, [pc, #88]	; (8003404 <UART_putc+0x70>)
 80033ac:	f240 113d 	movw	r1, #317	; 0x13d
 80033b0:	4815      	ldr	r0, [pc, #84]	; (8003408 <UART_putc+0x74>)
 80033b2:	f004 fa6d 	bl	8007890 <printf>
 80033b6:	f7ff ff5d 	bl	8003274 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80033ba:	79fb      	ldrb	r3, [r7, #7]
 80033bc:	4a13      	ldr	r2, [pc, #76]	; (800340c <UART_putc+0x78>)
 80033be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d019      	beq.n	80033fa <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80033c6:	79fb      	ldrb	r3, [r7, #7]
 80033c8:	4a11      	ldr	r2, [pc, #68]	; (8003410 <UART_putc+0x7c>)
 80033ca:	56d3      	ldrsb	r3, [r2, r3]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff ff2d 	bl	800322c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80033d2:	79fb      	ldrb	r3, [r7, #7]
 80033d4:	019b      	lsls	r3, r3, #6
 80033d6:	4a0f      	ldr	r2, [pc, #60]	; (8003414 <UART_putc+0x80>)
 80033d8:	4413      	add	r3, r2
 80033da:	1db9      	adds	r1, r7, #6
 80033dc:	2201      	movs	r2, #1
 80033de:	4618      	mov	r0, r3
 80033e0:	f003 fcda 	bl	8006d98 <HAL_UART_Transmit_IT>
 80033e4:	4603      	mov	r3, r0
 80033e6:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	4a09      	ldr	r2, [pc, #36]	; (8003410 <UART_putc+0x7c>)
 80033ec:	56d3      	ldrsb	r3, [r2, r3]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff ff00 	bl	80031f4 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d0e5      	beq.n	80033c6 <UART_putc+0x32>
	}
}
 80033fa:	bf00      	nop
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	0800d870 	.word	0x0800d870
 8003408:	0800d834 	.word	0x0800d834
 800340c:	20000f18 	.word	0x20000f18
 8003410:	0800dac8 	.word	0x0800dac8
 8003414:	20000cbc 	.word	0x20000cbc

08003418 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
 8003424:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8003426:	7bfb      	ldrb	r3, [r7, #15]
 8003428:	4a13      	ldr	r2, [pc, #76]	; (8003478 <UART_impolite_force_puts_on_uart+0x60>)
 800342a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d01d      	beq.n	800346e <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	4a11      	ldr	r2, [pc, #68]	; (800347c <UART_impolite_force_puts_on_uart+0x64>)
 8003436:	019b      	lsls	r3, r3, #6
 8003438:	4413      	add	r3, r2
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800343e:	2300      	movs	r3, #0
 8003440:	617b      	str	r3, [r7, #20]
 8003442:	e010      	b.n	8003466 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8003444:	bf00      	nop
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0f9      	beq.n	8003446 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	4413      	add	r3, r2
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	461a      	mov	r2, r3
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	3301      	adds	r3, #1
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	429a      	cmp	r2, r3
 800346c:	d3ea      	bcc.n	8003444 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800346e:	bf00      	nop
 8003470:	371c      	adds	r7, #28
 8003472:	46bd      	mov	sp, r7
 8003474:	bc80      	pop	{r7}
 8003476:	4770      	bx	lr
 8003478:	20000f18 	.word	0x20000f18
 800347c:	20000cbc 	.word	0x20000cbc

08003480 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8003484:	4802      	ldr	r0, [pc, #8]	; (8003490 <USART1_IRQHandler+0x10>)
 8003486:	f003 fd1f 	bl	8006ec8 <HAL_UART_IRQHandler>
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	20000cbc 	.word	0x20000cbc

08003494 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003498:	4802      	ldr	r0, [pc, #8]	; (80034a4 <USART2_IRQHandler+0x10>)
 800349a:	f003 fd15 	bl	8006ec8 <HAL_UART_IRQHandler>
}
 800349e:	bf00      	nop
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	20000cfc 	.word	0x20000cfc

080034a8 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80034ac:	4802      	ldr	r0, [pc, #8]	; (80034b8 <USART3_IRQHandler+0x10>)
 80034ae:	f003 fd0b 	bl	8006ec8 <HAL_UART_IRQHandler>
}
 80034b2:	bf00      	nop
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000d3c 	.word	0x20000d3c

080034bc <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a1e      	ldr	r2, [pc, #120]	; (8003544 <HAL_UART_RxCpltCallback+0x88>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d102      	bne.n	80034d4 <HAL_UART_RxCpltCallback+0x18>
 80034ce:	2300      	movs	r3, #0
 80034d0:	73fb      	strb	r3, [r7, #15]
 80034d2:	e00e      	b.n	80034f2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a1b      	ldr	r2, [pc, #108]	; (8003548 <HAL_UART_RxCpltCallback+0x8c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d102      	bne.n	80034e4 <HAL_UART_RxCpltCallback+0x28>
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
 80034e2:	e006      	b.n	80034f2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a18      	ldr	r2, [pc, #96]	; (800354c <HAL_UART_RxCpltCallback+0x90>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d126      	bne.n	800353c <HAL_UART_RxCpltCallback+0x80>
 80034ee:	2302      	movs	r3, #2
 80034f0:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80034f2:	7bfb      	ldrb	r3, [r7, #15]
 80034f4:	4a16      	ldr	r2, [pc, #88]	; (8003550 <HAL_UART_RxCpltCallback+0x94>)
 80034f6:	2101      	movs	r1, #1
 80034f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80034fc:	7bfb      	ldrb	r3, [r7, #15]
 80034fe:	4a15      	ldr	r2, [pc, #84]	; (8003554 <HAL_UART_RxCpltCallback+0x98>)
 8003500:	5cd3      	ldrb	r3, [r2, r3]
 8003502:	3301      	adds	r3, #1
 8003504:	425a      	negs	r2, r3
 8003506:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800350a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800350e:	bf58      	it	pl
 8003510:	4253      	negpl	r3, r2
 8003512:	7bfa      	ldrb	r2, [r7, #15]
 8003514:	b2d9      	uxtb	r1, r3
 8003516:	4b0f      	ldr	r3, [pc, #60]	; (8003554 <HAL_UART_RxCpltCallback+0x98>)
 8003518:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800351a:	7bfb      	ldrb	r3, [r7, #15]
 800351c:	019b      	lsls	r3, r3, #6
 800351e:	4a0e      	ldr	r2, [pc, #56]	; (8003558 <HAL_UART_RxCpltCallback+0x9c>)
 8003520:	1898      	adds	r0, r3, r2
 8003522:	7bfb      	ldrb	r3, [r7, #15]
 8003524:	7bfa      	ldrb	r2, [r7, #15]
 8003526:	490b      	ldr	r1, [pc, #44]	; (8003554 <HAL_UART_RxCpltCallback+0x98>)
 8003528:	5c8a      	ldrb	r2, [r1, r2]
 800352a:	01db      	lsls	r3, r3, #7
 800352c:	4413      	add	r3, r2
 800352e:	4a0b      	ldr	r2, [pc, #44]	; (800355c <HAL_UART_RxCpltCallback+0xa0>)
 8003530:	4413      	add	r3, r2
 8003532:	2201      	movs	r2, #1
 8003534:	4619      	mov	r1, r3
 8003536:	f003 fc73 	bl	8006e20 <HAL_UART_Receive_IT>
 800353a:	e000      	b.n	800353e <HAL_UART_RxCpltCallback+0x82>
	else return;
 800353c:	bf00      	nop
}
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40013800 	.word	0x40013800
 8003548:	40004400 	.word	0x40004400
 800354c:	40004800 	.word	0x40004800
 8003550:	20000f0c 	.word	0x20000f0c
 8003554:	20000efc 	.word	0x20000efc
 8003558:	20000cbc 	.word	0x20000cbc
 800355c:	20000d7c 	.word	0x20000d7c

08003560 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356c:	2b08      	cmp	r3, #8
 800356e:	d106      	bne.n	800357e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2222      	movs	r2, #34	; 0x22
 800357a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800357e:	bf00      	nop
 8003580:	370c      	adds	r7, #12
 8003582:	46bd      	mov	sp, r7
 8003584:	bc80      	pop	{r7}
 8003586:	4770      	bx	lr

08003588 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 800358c:	4b03      	ldr	r3, [pc, #12]	; (800359c <WWDG_IRQHandler+0x14>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4903      	ldr	r1, [pc, #12]	; (80035a0 <WWDG_IRQHandler+0x18>)
 8003592:	4618      	mov	r0, r3
 8003594:	f7ff f84e 	bl	8002634 <dump_printf>
	while(1);
 8003598:	e7fe      	b.n	8003598 <WWDG_IRQHandler+0x10>
 800359a:	bf00      	nop
 800359c:	20000010 	.word	0x20000010
 80035a0:	0800d900 	.word	0x0800d900

080035a4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80035a8:	4b03      	ldr	r3, [pc, #12]	; (80035b8 <PVD_IRQHandler+0x14>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4903      	ldr	r1, [pc, #12]	; (80035bc <PVD_IRQHandler+0x18>)
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff f840 	bl	8002634 <dump_printf>
	while(1);
 80035b4:	e7fe      	b.n	80035b4 <PVD_IRQHandler+0x10>
 80035b6:	bf00      	nop
 80035b8:	20000010 	.word	0x20000010
 80035bc:	0800d908 	.word	0x0800d908

080035c0 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80035c4:	4b03      	ldr	r3, [pc, #12]	; (80035d4 <TAMPER_IRQHandler+0x14>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4903      	ldr	r1, [pc, #12]	; (80035d8 <TAMPER_IRQHandler+0x18>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff f832 	bl	8002634 <dump_printf>
	while(1);
 80035d0:	e7fe      	b.n	80035d0 <TAMPER_IRQHandler+0x10>
 80035d2:	bf00      	nop
 80035d4:	20000010 	.word	0x20000010
 80035d8:	0800d90c 	.word	0x0800d90c

080035dc <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80035e0:	4b03      	ldr	r3, [pc, #12]	; (80035f0 <RTC_IRQHandler+0x14>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4903      	ldr	r1, [pc, #12]	; (80035f4 <RTC_IRQHandler+0x18>)
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff f824 	bl	8002634 <dump_printf>
	while(1);
 80035ec:	e7fe      	b.n	80035ec <RTC_IRQHandler+0x10>
 80035ee:	bf00      	nop
 80035f0:	20000010 	.word	0x20000010
 80035f4:	0800d914 	.word	0x0800d914

080035f8 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80035fc:	4b03      	ldr	r3, [pc, #12]	; (800360c <FLASH_IRQHandler+0x14>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4903      	ldr	r1, [pc, #12]	; (8003610 <FLASH_IRQHandler+0x18>)
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff f816 	bl	8002634 <dump_printf>
	while(1);
 8003608:	e7fe      	b.n	8003608 <FLASH_IRQHandler+0x10>
 800360a:	bf00      	nop
 800360c:	20000010 	.word	0x20000010
 8003610:	0800d918 	.word	0x0800d918

08003614 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003618:	4b03      	ldr	r3, [pc, #12]	; (8003628 <RCC_IRQHandler+0x14>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4903      	ldr	r1, [pc, #12]	; (800362c <RCC_IRQHandler+0x18>)
 800361e:	4618      	mov	r0, r3
 8003620:	f7ff f808 	bl	8002634 <dump_printf>
	while(1);
 8003624:	e7fe      	b.n	8003624 <RCC_IRQHandler+0x10>
 8003626:	bf00      	nop
 8003628:	20000010 	.word	0x20000010
 800362c:	0800d920 	.word	0x0800d920

08003630 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003634:	4b03      	ldr	r3, [pc, #12]	; (8003644 <DMA1_Channel2_IRQHandler+0x14>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4903      	ldr	r1, [pc, #12]	; (8003648 <DMA1_Channel2_IRQHandler+0x18>)
 800363a:	4618      	mov	r0, r3
 800363c:	f7fe fffa 	bl	8002634 <dump_printf>
	while(1);
 8003640:	e7fe      	b.n	8003640 <DMA1_Channel2_IRQHandler+0x10>
 8003642:	bf00      	nop
 8003644:	20000010 	.word	0x20000010
 8003648:	0800d95c 	.word	0x0800d95c

0800364c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003650:	4b03      	ldr	r3, [pc, #12]	; (8003660 <DMA1_Channel3_IRQHandler+0x14>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4903      	ldr	r1, [pc, #12]	; (8003664 <DMA1_Channel3_IRQHandler+0x18>)
 8003656:	4618      	mov	r0, r3
 8003658:	f7fe ffec 	bl	8002634 <dump_printf>
	while(1);
 800365c:	e7fe      	b.n	800365c <DMA1_Channel3_IRQHandler+0x10>
 800365e:	bf00      	nop
 8003660:	20000010 	.word	0x20000010
 8003664:	0800d96c 	.word	0x0800d96c

08003668 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800366c:	4b03      	ldr	r3, [pc, #12]	; (800367c <DMA1_Channel4_IRQHandler+0x14>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4903      	ldr	r1, [pc, #12]	; (8003680 <DMA1_Channel4_IRQHandler+0x18>)
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe ffde 	bl	8002634 <dump_printf>
	while(1);
 8003678:	e7fe      	b.n	8003678 <DMA1_Channel4_IRQHandler+0x10>
 800367a:	bf00      	nop
 800367c:	20000010 	.word	0x20000010
 8003680:	0800d97c 	.word	0x0800d97c

08003684 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003688:	4b03      	ldr	r3, [pc, #12]	; (8003698 <DMA1_Channel5_IRQHandler+0x14>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4903      	ldr	r1, [pc, #12]	; (800369c <DMA1_Channel5_IRQHandler+0x18>)
 800368e:	4618      	mov	r0, r3
 8003690:	f7fe ffd0 	bl	8002634 <dump_printf>
	while(1);
 8003694:	e7fe      	b.n	8003694 <DMA1_Channel5_IRQHandler+0x10>
 8003696:	bf00      	nop
 8003698:	20000010 	.word	0x20000010
 800369c:	0800d98c 	.word	0x0800d98c

080036a0 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80036a4:	4b03      	ldr	r3, [pc, #12]	; (80036b4 <DMA1_Channel6_IRQHandler+0x14>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4903      	ldr	r1, [pc, #12]	; (80036b8 <DMA1_Channel6_IRQHandler+0x18>)
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fe ffc2 	bl	8002634 <dump_printf>
	while(1);
 80036b0:	e7fe      	b.n	80036b0 <DMA1_Channel6_IRQHandler+0x10>
 80036b2:	bf00      	nop
 80036b4:	20000010 	.word	0x20000010
 80036b8:	0800d99c 	.word	0x0800d99c

080036bc <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80036c0:	4b03      	ldr	r3, [pc, #12]	; (80036d0 <DMA1_Channel7_IRQHandler+0x14>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4903      	ldr	r1, [pc, #12]	; (80036d4 <DMA1_Channel7_IRQHandler+0x18>)
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7fe ffb4 	bl	8002634 <dump_printf>
	while(1);
 80036cc:	e7fe      	b.n	80036cc <DMA1_Channel7_IRQHandler+0x10>
 80036ce:	bf00      	nop
 80036d0:	20000010 	.word	0x20000010
 80036d4:	0800d9ac 	.word	0x0800d9ac

080036d8 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80036dc:	4b03      	ldr	r3, [pc, #12]	; (80036ec <ADC1_2_IRQHandler+0x14>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4903      	ldr	r1, [pc, #12]	; (80036f0 <ADC1_2_IRQHandler+0x18>)
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe ffa6 	bl	8002634 <dump_printf>
	while(1);
 80036e8:	e7fe      	b.n	80036e8 <ADC1_2_IRQHandler+0x10>
 80036ea:	bf00      	nop
 80036ec:	20000010 	.word	0x20000010
 80036f0:	0800d9bc 	.word	0x0800d9bc

080036f4 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80036f8:	4b03      	ldr	r3, [pc, #12]	; (8003708 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4903      	ldr	r1, [pc, #12]	; (800370c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80036fe:	4618      	mov	r0, r3
 8003700:	f7fe ff98 	bl	8002634 <dump_printf>
	while(1);
 8003704:	e7fe      	b.n	8003704 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003706:	bf00      	nop
 8003708:	20000010 	.word	0x20000010
 800370c:	0800d9c4 	.word	0x0800d9c4

08003710 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003714:	4b03      	ldr	r3, [pc, #12]	; (8003724 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4903      	ldr	r1, [pc, #12]	; (8003728 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800371a:	4618      	mov	r0, r3
 800371c:	f7fe ff8a 	bl	8002634 <dump_printf>
	while(1);
 8003720:	e7fe      	b.n	8003720 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8003722:	bf00      	nop
 8003724:	20000010 	.word	0x20000010
 8003728:	0800d9d4 	.word	0x0800d9d4

0800372c <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003730:	4b03      	ldr	r3, [pc, #12]	; (8003740 <CAN1_RX1_IRQHandler+0x14>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4903      	ldr	r1, [pc, #12]	; (8003744 <CAN1_RX1_IRQHandler+0x18>)
 8003736:	4618      	mov	r0, r3
 8003738:	f7fe ff7c 	bl	8002634 <dump_printf>
	while(1);
 800373c:	e7fe      	b.n	800373c <CAN1_RX1_IRQHandler+0x10>
 800373e:	bf00      	nop
 8003740:	20000010 	.word	0x20000010
 8003744:	0800d9e4 	.word	0x0800d9e4

08003748 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 800374c:	4b03      	ldr	r3, [pc, #12]	; (800375c <CAN1_SCE_IRQHandler+0x14>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4903      	ldr	r1, [pc, #12]	; (8003760 <CAN1_SCE_IRQHandler+0x18>)
 8003752:	4618      	mov	r0, r3
 8003754:	f7fe ff6e 	bl	8002634 <dump_printf>
	while(1);
 8003758:	e7fe      	b.n	8003758 <CAN1_SCE_IRQHandler+0x10>
 800375a:	bf00      	nop
 800375c:	20000010 	.word	0x20000010
 8003760:	0800d9f0 	.word	0x0800d9f0

08003764 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003768:	4b03      	ldr	r3, [pc, #12]	; (8003778 <TIM1_BRK_IRQHandler+0x14>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4903      	ldr	r1, [pc, #12]	; (800377c <TIM1_BRK_IRQHandler+0x18>)
 800376e:	4618      	mov	r0, r3
 8003770:	f7fe ff60 	bl	8002634 <dump_printf>
	while(1);
 8003774:	e7fe      	b.n	8003774 <TIM1_BRK_IRQHandler+0x10>
 8003776:	bf00      	nop
 8003778:	20000010 	.word	0x20000010
 800377c:	0800da04 	.word	0x0800da04

08003780 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8003784:	4b03      	ldr	r3, [pc, #12]	; (8003794 <TIM1_TRG_COM_IRQHandler+0x14>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4903      	ldr	r1, [pc, #12]	; (8003798 <TIM1_TRG_COM_IRQHandler+0x18>)
 800378a:	4618      	mov	r0, r3
 800378c:	f7fe ff52 	bl	8002634 <dump_printf>
	while(1);
 8003790:	e7fe      	b.n	8003790 <TIM1_TRG_COM_IRQHandler+0x10>
 8003792:	bf00      	nop
 8003794:	20000010 	.word	0x20000010
 8003798:	0800da18 	.word	0x0800da18

0800379c <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80037a0:	4b03      	ldr	r3, [pc, #12]	; (80037b0 <TIM1_CC_IRQHandler+0x14>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4903      	ldr	r1, [pc, #12]	; (80037b4 <TIM1_CC_IRQHandler+0x18>)
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe ff44 	bl	8002634 <dump_printf>
	while(1);
 80037ac:	e7fe      	b.n	80037ac <TIM1_CC_IRQHandler+0x10>
 80037ae:	bf00      	nop
 80037b0:	20000010 	.word	0x20000010
 80037b4:	0800da28 	.word	0x0800da28

080037b8 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80037bc:	4b03      	ldr	r3, [pc, #12]	; (80037cc <I2C1_EV_IRQHandler+0x14>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4903      	ldr	r1, [pc, #12]	; (80037d0 <I2C1_EV_IRQHandler+0x18>)
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fe ff36 	bl	8002634 <dump_printf>
	while(1);
 80037c8:	e7fe      	b.n	80037c8 <I2C1_EV_IRQHandler+0x10>
 80037ca:	bf00      	nop
 80037cc:	20000010 	.word	0x20000010
 80037d0:	0800da48 	.word	0x0800da48

080037d4 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80037d8:	4b03      	ldr	r3, [pc, #12]	; (80037e8 <I2C1_ER_IRQHandler+0x14>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4903      	ldr	r1, [pc, #12]	; (80037ec <I2C1_ER_IRQHandler+0x18>)
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fe ff28 	bl	8002634 <dump_printf>
	while(1);
 80037e4:	e7fe      	b.n	80037e4 <I2C1_ER_IRQHandler+0x10>
 80037e6:	bf00      	nop
 80037e8:	20000010 	.word	0x20000010
 80037ec:	0800da50 	.word	0x0800da50

080037f0 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80037f4:	4b03      	ldr	r3, [pc, #12]	; (8003804 <I2C2_EV_IRQHandler+0x14>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4903      	ldr	r1, [pc, #12]	; (8003808 <I2C2_EV_IRQHandler+0x18>)
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7fe ff1a 	bl	8002634 <dump_printf>
	while(1);
 8003800:	e7fe      	b.n	8003800 <I2C2_EV_IRQHandler+0x10>
 8003802:	bf00      	nop
 8003804:	20000010 	.word	0x20000010
 8003808:	0800da58 	.word	0x0800da58

0800380c <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003810:	4b03      	ldr	r3, [pc, #12]	; (8003820 <I2C2_ER_IRQHandler+0x14>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4903      	ldr	r1, [pc, #12]	; (8003824 <I2C2_ER_IRQHandler+0x18>)
 8003816:	4618      	mov	r0, r3
 8003818:	f7fe ff0c 	bl	8002634 <dump_printf>
	while(1);
 800381c:	e7fe      	b.n	800381c <I2C2_ER_IRQHandler+0x10>
 800381e:	bf00      	nop
 8003820:	20000010 	.word	0x20000010
 8003824:	0800da60 	.word	0x0800da60

08003828 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 800382c:	4b03      	ldr	r3, [pc, #12]	; (800383c <SPI1_IRQHandler+0x14>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4903      	ldr	r1, [pc, #12]	; (8003840 <SPI1_IRQHandler+0x18>)
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe fefe 	bl	8002634 <dump_printf>
	while(1);
 8003838:	e7fe      	b.n	8003838 <SPI1_IRQHandler+0x10>
 800383a:	bf00      	nop
 800383c:	20000010 	.word	0x20000010
 8003840:	0800da68 	.word	0x0800da68

08003844 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003848:	4b03      	ldr	r3, [pc, #12]	; (8003858 <SPI2_IRQHandler+0x14>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4903      	ldr	r1, [pc, #12]	; (800385c <SPI2_IRQHandler+0x18>)
 800384e:	4618      	mov	r0, r3
 8003850:	f7fe fef0 	bl	8002634 <dump_printf>
	while(1);
 8003854:	e7fe      	b.n	8003854 <SPI2_IRQHandler+0x10>
 8003856:	bf00      	nop
 8003858:	20000010 	.word	0x20000010
 800385c:	0800da70 	.word	0x0800da70

08003860 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003864:	4b03      	ldr	r3, [pc, #12]	; (8003874 <RTC_Alarm_IRQHandler+0x14>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4903      	ldr	r1, [pc, #12]	; (8003878 <RTC_Alarm_IRQHandler+0x18>)
 800386a:	4618      	mov	r0, r3
 800386c:	f7fe fee2 	bl	8002634 <dump_printf>
	while(1);
 8003870:	e7fe      	b.n	8003870 <RTC_Alarm_IRQHandler+0x10>
 8003872:	bf00      	nop
 8003874:	20000010 	.word	0x20000010
 8003878:	0800da9c 	.word	0x0800da9c

0800387c <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003880:	4b03      	ldr	r3, [pc, #12]	; (8003890 <USBWakeUp_IRQHandler+0x14>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4903      	ldr	r1, [pc, #12]	; (8003894 <USBWakeUp_IRQHandler+0x18>)
 8003886:	4618      	mov	r0, r3
 8003888:	f7fe fed4 	bl	8002634 <dump_printf>
}
 800388c:	bf00      	nop
 800388e:	bd80      	pop	{r7, pc}
 8003890:	20000010 	.word	0x20000010
 8003894:	0800daa8 	.word	0x0800daa8

08003898 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800389c:	4b15      	ldr	r3, [pc, #84]	; (80038f4 <SystemInit+0x5c>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a14      	ldr	r2, [pc, #80]	; (80038f4 <SystemInit+0x5c>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80038a8:	4b12      	ldr	r3, [pc, #72]	; (80038f4 <SystemInit+0x5c>)
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	4911      	ldr	r1, [pc, #68]	; (80038f4 <SystemInit+0x5c>)
 80038ae:	4b12      	ldr	r3, [pc, #72]	; (80038f8 <SystemInit+0x60>)
 80038b0:	4013      	ands	r3, r2
 80038b2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80038b4:	4b0f      	ldr	r3, [pc, #60]	; (80038f4 <SystemInit+0x5c>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a0e      	ldr	r2, [pc, #56]	; (80038f4 <SystemInit+0x5c>)
 80038ba:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80038be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038c2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80038c4:	4b0b      	ldr	r3, [pc, #44]	; (80038f4 <SystemInit+0x5c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a0a      	ldr	r2, [pc, #40]	; (80038f4 <SystemInit+0x5c>)
 80038ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038ce:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80038d0:	4b08      	ldr	r3, [pc, #32]	; (80038f4 <SystemInit+0x5c>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4a07      	ldr	r2, [pc, #28]	; (80038f4 <SystemInit+0x5c>)
 80038d6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80038da:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80038dc:	4b05      	ldr	r3, [pc, #20]	; (80038f4 <SystemInit+0x5c>)
 80038de:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80038e2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80038e4:	4b05      	ldr	r3, [pc, #20]	; (80038fc <SystemInit+0x64>)
 80038e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038ea:	609a      	str	r2, [r3, #8]
#endif 
}
 80038ec:	bf00      	nop
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bc80      	pop	{r7}
 80038f2:	4770      	bx	lr
 80038f4:	40021000 	.word	0x40021000
 80038f8:	f8ff0000 	.word	0xf8ff0000
 80038fc:	e000ed00 	.word	0xe000ed00

08003900 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003906:	2300      	movs	r3, #0
 8003908:	60fb      	str	r3, [r7, #12]
 800390a:	2300      	movs	r3, #0
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	2300      	movs	r3, #0
 8003910:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003912:	4b2f      	ldr	r3, [pc, #188]	; (80039d0 <SystemCoreClockUpdate+0xd0>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 030c 	and.w	r3, r3, #12
 800391a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2b08      	cmp	r3, #8
 8003920:	d011      	beq.n	8003946 <SystemCoreClockUpdate+0x46>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2b08      	cmp	r3, #8
 8003926:	d83a      	bhi.n	800399e <SystemCoreClockUpdate+0x9e>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <SystemCoreClockUpdate+0x36>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2b04      	cmp	r3, #4
 8003932:	d004      	beq.n	800393e <SystemCoreClockUpdate+0x3e>
 8003934:	e033      	b.n	800399e <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003936:	4b27      	ldr	r3, [pc, #156]	; (80039d4 <SystemCoreClockUpdate+0xd4>)
 8003938:	4a27      	ldr	r2, [pc, #156]	; (80039d8 <SystemCoreClockUpdate+0xd8>)
 800393a:	601a      	str	r2, [r3, #0]
      break;
 800393c:	e033      	b.n	80039a6 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800393e:	4b25      	ldr	r3, [pc, #148]	; (80039d4 <SystemCoreClockUpdate+0xd4>)
 8003940:	4a25      	ldr	r2, [pc, #148]	; (80039d8 <SystemCoreClockUpdate+0xd8>)
 8003942:	601a      	str	r2, [r3, #0]
      break;
 8003944:	e02f      	b.n	80039a6 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003946:	4b22      	ldr	r3, [pc, #136]	; (80039d0 <SystemCoreClockUpdate+0xd0>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800394e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003950:	4b1f      	ldr	r3, [pc, #124]	; (80039d0 <SystemCoreClockUpdate+0xd0>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003958:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	0c9b      	lsrs	r3, r3, #18
 800395e:	3302      	adds	r3, #2
 8003960:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d106      	bne.n	8003976 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	4a1c      	ldr	r2, [pc, #112]	; (80039dc <SystemCoreClockUpdate+0xdc>)
 800396c:	fb02 f303 	mul.w	r3, r2, r3
 8003970:	4a18      	ldr	r2, [pc, #96]	; (80039d4 <SystemCoreClockUpdate+0xd4>)
 8003972:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003974:	e017      	b.n	80039a6 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8003976:	4b16      	ldr	r3, [pc, #88]	; (80039d0 <SystemCoreClockUpdate+0xd0>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d006      	beq.n	8003990 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	4a15      	ldr	r2, [pc, #84]	; (80039dc <SystemCoreClockUpdate+0xdc>)
 8003986:	fb02 f303 	mul.w	r3, r2, r3
 800398a:	4a12      	ldr	r2, [pc, #72]	; (80039d4 <SystemCoreClockUpdate+0xd4>)
 800398c:	6013      	str	r3, [r2, #0]
      break;
 800398e:	e00a      	b.n	80039a6 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	4a11      	ldr	r2, [pc, #68]	; (80039d8 <SystemCoreClockUpdate+0xd8>)
 8003994:	fb02 f303 	mul.w	r3, r2, r3
 8003998:	4a0e      	ldr	r2, [pc, #56]	; (80039d4 <SystemCoreClockUpdate+0xd4>)
 800399a:	6013      	str	r3, [r2, #0]
      break;
 800399c:	e003      	b.n	80039a6 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800399e:	4b0d      	ldr	r3, [pc, #52]	; (80039d4 <SystemCoreClockUpdate+0xd4>)
 80039a0:	4a0d      	ldr	r2, [pc, #52]	; (80039d8 <SystemCoreClockUpdate+0xd8>)
 80039a2:	601a      	str	r2, [r3, #0]
      break;
 80039a4:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80039a6:	4b0a      	ldr	r3, [pc, #40]	; (80039d0 <SystemCoreClockUpdate+0xd0>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	091b      	lsrs	r3, r3, #4
 80039ac:	f003 030f 	and.w	r3, r3, #15
 80039b0:	4a0b      	ldr	r2, [pc, #44]	; (80039e0 <SystemCoreClockUpdate+0xe0>)
 80039b2:	5cd3      	ldrb	r3, [r2, r3]
 80039b4:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80039b6:	4b07      	ldr	r3, [pc, #28]	; (80039d4 <SystemCoreClockUpdate+0xd4>)
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	fa22 f303 	lsr.w	r3, r2, r3
 80039c0:	4a04      	ldr	r2, [pc, #16]	; (80039d4 <SystemCoreClockUpdate+0xd4>)
 80039c2:	6013      	str	r3, [r2, #0]
}
 80039c4:	bf00      	nop
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40021000 	.word	0x40021000
 80039d4:	20000014 	.word	0x20000014
 80039d8:	007a1200 	.word	0x007a1200
 80039dc:	003d0900 	.word	0x003d0900
 80039e0:	0800dacc 	.word	0x0800dacc

080039e4 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80039ea:	2300      	movs	r3, #0
 80039ec:	71fb      	strb	r3, [r7, #7]
 80039ee:	e007      	b.n	8003a00 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80039f0:	79fb      	ldrb	r3, [r7, #7]
 80039f2:	4a0b      	ldr	r2, [pc, #44]	; (8003a20 <Systick_init+0x3c>)
 80039f4:	2100      	movs	r1, #0
 80039f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80039fa:	79fb      	ldrb	r3, [r7, #7]
 80039fc:	3301      	adds	r3, #1
 80039fe:	71fb      	strb	r3, [r7, #7]
 8003a00:	79fb      	ldrb	r3, [r7, #7]
 8003a02:	2b0f      	cmp	r3, #15
 8003a04:	d9f4      	bls.n	80039f0 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8003a06:	2200      	movs	r2, #0
 8003a08:	2100      	movs	r1, #0
 8003a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003a0e:	f001 f88e 	bl	8004b2e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8003a12:	4b04      	ldr	r3, [pc, #16]	; (8003a24 <Systick_init+0x40>)
 8003a14:	2201      	movs	r2, #1
 8003a16:	601a      	str	r2, [r3, #0]
}
 8003a18:	bf00      	nop
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	20000f24 	.word	0x20000f24
 8003a24:	20000f64 	.word	0x20000f64

08003a28 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8003a2e:	f000 ff67 	bl	8004900 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8003a32:	f001 f8b2 	bl	8004b9a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8003a36:	4b0f      	ldr	r3, [pc, #60]	; (8003a74 <SysTick_Handler+0x4c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <SysTick_Handler+0x1a>
		Systick_init();
 8003a3e:	f7ff ffd1 	bl	80039e4 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003a42:	2300      	movs	r3, #0
 8003a44:	71fb      	strb	r3, [r7, #7]
 8003a46:	e00d      	b.n	8003a64 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003a48:	79fb      	ldrb	r3, [r7, #7]
 8003a4a:	4a0b      	ldr	r2, [pc, #44]	; (8003a78 <SysTick_Handler+0x50>)
 8003a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d004      	beq.n	8003a5e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003a54:	79fb      	ldrb	r3, [r7, #7]
 8003a56:	4a08      	ldr	r2, [pc, #32]	; (8003a78 <SysTick_Handler+0x50>)
 8003a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a5c:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003a5e:	79fb      	ldrb	r3, [r7, #7]
 8003a60:	3301      	adds	r3, #1
 8003a62:	71fb      	strb	r3, [r7, #7]
 8003a64:	79fb      	ldrb	r3, [r7, #7]
 8003a66:	2b0f      	cmp	r3, #15
 8003a68:	d9ee      	bls.n	8003a48 <SysTick_Handler+0x20>
	}
}
 8003a6a:	bf00      	nop
 8003a6c:	bf00      	nop
 8003a6e:	3708      	adds	r7, #8
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	20000f64 	.word	0x20000f64
 8003a78:	20000f24 	.word	0x20000f24

08003a7c <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8003a84:	4b10      	ldr	r3, [pc, #64]	; (8003ac8 <Systick_add_callback_function+0x4c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <Systick_add_callback_function+0x14>
		Systick_init();
 8003a8c:	f7ff ffaa 	bl	80039e4 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003a90:	2300      	movs	r3, #0
 8003a92:	73fb      	strb	r3, [r7, #15]
 8003a94:	e00f      	b.n	8003ab6 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8003a96:	7bfb      	ldrb	r3, [r7, #15]
 8003a98:	4a0c      	ldr	r2, [pc, #48]	; (8003acc <Systick_add_callback_function+0x50>)
 8003a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d106      	bne.n	8003ab0 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
 8003aa4:	4909      	ldr	r1, [pc, #36]	; (8003acc <Systick_add_callback_function+0x50>)
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e006      	b.n	8003abe <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003ab0:	7bfb      	ldrb	r3, [r7, #15]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	73fb      	strb	r3, [r7, #15]
 8003ab6:	7bfb      	ldrb	r3, [r7, #15]
 8003ab8:	2b0f      	cmp	r3, #15
 8003aba:	d9ec      	bls.n	8003a96 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003abc:	2300      	movs	r3, #0

}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3710      	adds	r7, #16
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20000f64 	.word	0x20000f64
 8003acc:	20000f24 	.word	0x20000f24

08003ad0 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	2300      	movs	r3, #0
 8003adc:	2201      	movs	r2, #1
 8003ade:	2102      	movs	r1, #2
 8003ae0:	4818      	ldr	r0, [pc, #96]	; (8003b44 <ILI9341_Init+0x74>)
 8003ae2:	f7fe f94b 	bl	8001d7c <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	2300      	movs	r3, #0
 8003aec:	2201      	movs	r2, #1
 8003aee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003af2:	4814      	ldr	r0, [pc, #80]	; (8003b44 <ILI9341_Init+0x74>)
 8003af4:	f7fe f942 	bl	8001d7c <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8003af8:	2302      	movs	r3, #2
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	2301      	movs	r3, #1
 8003afe:	2201      	movs	r2, #1
 8003b00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b04:	480f      	ldr	r0, [pc, #60]	; (8003b44 <ILI9341_Init+0x74>)
 8003b06:	f7fe f939 	bl	8001d7c <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b10:	480c      	ldr	r0, [pc, #48]	; (8003b44 <ILI9341_Init+0x74>)
 8003b12:	f001 fb66 	bl	80051e2 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8003b16:	480c      	ldr	r0, [pc, #48]	; (8003b48 <ILI9341_Init+0x78>)
 8003b18:	f7fe f960 	bl	8001ddc <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8003b1c:	f000 f81a 	bl	8003b54 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8003b20:	4b0a      	ldr	r3, [pc, #40]	; (8003b4c <ILI9341_Init+0x7c>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	801a      	strh	r2, [r3, #0]
 8003b26:	4b09      	ldr	r3, [pc, #36]	; (8003b4c <ILI9341_Init+0x7c>)
 8003b28:	881a      	ldrh	r2, [r3, #0]
 8003b2a:	4b09      	ldr	r3, [pc, #36]	; (8003b50 <ILI9341_Init+0x80>)
 8003b2c:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8003b2e:	2000      	movs	r0, #0
 8003b30:	f000 fa72 	bl	8004018 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8003b34:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003b38:	f000 f9f8 	bl	8003f2c <ILI9341_Fill>
}
 8003b3c:	bf00      	nop
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	40010c00 	.word	0x40010c00
 8003b48:	40013000 	.word	0x40013000
 8003b4c:	2000104a 	.word	0x2000104a
 8003b50:	20001040 	.word	0x20001040

08003b54 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b5e:	4898      	ldr	r0, [pc, #608]	; (8003dc0 <ILI9341_InitLCD+0x26c>)
 8003b60:	f001 fb3f 	bl	80051e2 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003b64:	2014      	movs	r0, #20
 8003b66:	f000 fee7 	bl	8004938 <HAL_Delay>
	ILI9341_RST_SET();
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b70:	4893      	ldr	r0, [pc, #588]	; (8003dc0 <ILI9341_InitLCD+0x26c>)
 8003b72:	f001 fb36 	bl	80051e2 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 8003b76:	2014      	movs	r0, #20
 8003b78:	f000 fede 	bl	8004938 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8003b7c:	2001      	movs	r0, #1
 8003b7e:	f000 f921 	bl	8003dc4 <ILI9341_SendCommand>
	HAL_Delay(50);
 8003b82:	2032      	movs	r0, #50	; 0x32
 8003b84:	f000 fed8 	bl	8004938 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8003b88:	20cb      	movs	r0, #203	; 0xcb
 8003b8a:	f000 f91b 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8003b8e:	2039      	movs	r0, #57	; 0x39
 8003b90:	f000 f93c 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8003b94:	202c      	movs	r0, #44	; 0x2c
 8003b96:	f000 f939 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	f000 f936 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8003ba0:	2034      	movs	r0, #52	; 0x34
 8003ba2:	f000 f933 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8003ba6:	2002      	movs	r0, #2
 8003ba8:	f000 f930 	bl	8003e0c <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8003bac:	20cf      	movs	r0, #207	; 0xcf
 8003bae:	f000 f909 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	f000 f92a 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003bb8:	20c1      	movs	r0, #193	; 0xc1
 8003bba:	f000 f927 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8003bbe:	2030      	movs	r0, #48	; 0x30
 8003bc0:	f000 f924 	bl	8003e0c <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8003bc4:	20e8      	movs	r0, #232	; 0xe8
 8003bc6:	f000 f8fd 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8003bca:	2085      	movs	r0, #133	; 0x85
 8003bcc:	f000 f91e 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	f000 f91b 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8003bd6:	2078      	movs	r0, #120	; 0x78
 8003bd8:	f000 f918 	bl	8003e0c <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8003bdc:	20ea      	movs	r0, #234	; 0xea
 8003bde:	f000 f8f1 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003be2:	2000      	movs	r0, #0
 8003be4:	f000 f912 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003be8:	2000      	movs	r0, #0
 8003bea:	f000 f90f 	bl	8003e0c <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8003bee:	20ed      	movs	r0, #237	; 0xed
 8003bf0:	f000 f8e8 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8003bf4:	2064      	movs	r0, #100	; 0x64
 8003bf6:	f000 f909 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003bfa:	2003      	movs	r0, #3
 8003bfc:	f000 f906 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8003c00:	2012      	movs	r0, #18
 8003c02:	f000 f903 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8003c06:	2081      	movs	r0, #129	; 0x81
 8003c08:	f000 f900 	bl	8003e0c <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8003c0c:	20f7      	movs	r0, #247	; 0xf7
 8003c0e:	f000 f8d9 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8003c12:	2020      	movs	r0, #32
 8003c14:	f000 f8fa 	bl	8003e0c <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8003c18:	20c0      	movs	r0, #192	; 0xc0
 8003c1a:	f000 f8d3 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8003c1e:	2023      	movs	r0, #35	; 0x23
 8003c20:	f000 f8f4 	bl	8003e0c <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8003c24:	20c1      	movs	r0, #193	; 0xc1
 8003c26:	f000 f8cd 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8003c2a:	2010      	movs	r0, #16
 8003c2c:	f000 f8ee 	bl	8003e0c <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8003c30:	20c5      	movs	r0, #197	; 0xc5
 8003c32:	f000 f8c7 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8003c36:	203e      	movs	r0, #62	; 0x3e
 8003c38:	f000 f8e8 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8003c3c:	2028      	movs	r0, #40	; 0x28
 8003c3e:	f000 f8e5 	bl	8003e0c <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8003c42:	20c7      	movs	r0, #199	; 0xc7
 8003c44:	f000 f8be 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8003c48:	2086      	movs	r0, #134	; 0x86
 8003c4a:	f000 f8df 	bl	8003e0c <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8003c4e:	2036      	movs	r0, #54	; 0x36
 8003c50:	f000 f8b8 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8003c54:	2048      	movs	r0, #72	; 0x48
 8003c56:	f000 f8d9 	bl	8003e0c <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8003c5a:	203a      	movs	r0, #58	; 0x3a
 8003c5c:	f000 f8b2 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8003c60:	2055      	movs	r0, #85	; 0x55
 8003c62:	f000 f8d3 	bl	8003e0c <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8003c66:	20b1      	movs	r0, #177	; 0xb1
 8003c68:	f000 f8ac 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f000 f8cd 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8003c72:	2018      	movs	r0, #24
 8003c74:	f000 f8ca 	bl	8003e0c <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8003c78:	20b6      	movs	r0, #182	; 0xb6
 8003c7a:	f000 f8a3 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8003c7e:	2008      	movs	r0, #8
 8003c80:	f000 f8c4 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8003c84:	2082      	movs	r0, #130	; 0x82
 8003c86:	f000 f8c1 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8003c8a:	2027      	movs	r0, #39	; 0x27
 8003c8c:	f000 f8be 	bl	8003e0c <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8003c90:	20f2      	movs	r0, #242	; 0xf2
 8003c92:	f000 f897 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003c96:	2000      	movs	r0, #0
 8003c98:	f000 f8b8 	bl	8003e0c <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003c9c:	202a      	movs	r0, #42	; 0x2a
 8003c9e:	f000 f891 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003ca2:	2000      	movs	r0, #0
 8003ca4:	f000 f8b2 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f000 f8af 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003cae:	2000      	movs	r0, #0
 8003cb0:	f000 f8ac 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8003cb4:	20ef      	movs	r0, #239	; 0xef
 8003cb6:	f000 f8a9 	bl	8003e0c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003cba:	202b      	movs	r0, #43	; 0x2b
 8003cbc:	f000 f882 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	f000 f8a3 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	f000 f8a0 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8003ccc:	2001      	movs	r0, #1
 8003cce:	f000 f89d 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8003cd2:	203f      	movs	r0, #63	; 0x3f
 8003cd4:	f000 f89a 	bl	8003e0c <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8003cd8:	2026      	movs	r0, #38	; 0x26
 8003cda:	f000 f873 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8003cde:	2001      	movs	r0, #1
 8003ce0:	f000 f894 	bl	8003e0c <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8003ce4:	20e0      	movs	r0, #224	; 0xe0
 8003ce6:	f000 f86d 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8003cea:	200f      	movs	r0, #15
 8003cec:	f000 f88e 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003cf0:	2031      	movs	r0, #49	; 0x31
 8003cf2:	f000 f88b 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8003cf6:	202b      	movs	r0, #43	; 0x2b
 8003cf8:	f000 f888 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003cfc:	200c      	movs	r0, #12
 8003cfe:	f000 f885 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003d02:	200e      	movs	r0, #14
 8003d04:	f000 f882 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003d08:	2008      	movs	r0, #8
 8003d0a:	f000 f87f 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8003d0e:	204e      	movs	r0, #78	; 0x4e
 8003d10:	f000 f87c 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8003d14:	20f1      	movs	r0, #241	; 0xf1
 8003d16:	f000 f879 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8003d1a:	2037      	movs	r0, #55	; 0x37
 8003d1c:	f000 f876 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8003d20:	2007      	movs	r0, #7
 8003d22:	f000 f873 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8003d26:	2010      	movs	r0, #16
 8003d28:	f000 f870 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003d2c:	2003      	movs	r0, #3
 8003d2e:	f000 f86d 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003d32:	200e      	movs	r0, #14
 8003d34:	f000 f86a 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8003d38:	2009      	movs	r0, #9
 8003d3a:	f000 f867 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f000 f864 	bl	8003e0c <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8003d44:	20e1      	movs	r0, #225	; 0xe1
 8003d46:	f000 f83d 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	f000 f85e 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003d50:	200e      	movs	r0, #14
 8003d52:	f000 f85b 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8003d56:	2014      	movs	r0, #20
 8003d58:	f000 f858 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003d5c:	2003      	movs	r0, #3
 8003d5e:	f000 f855 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8003d62:	2011      	movs	r0, #17
 8003d64:	f000 f852 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8003d68:	2007      	movs	r0, #7
 8003d6a:	f000 f84f 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003d6e:	2031      	movs	r0, #49	; 0x31
 8003d70:	f000 f84c 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003d74:	20c1      	movs	r0, #193	; 0xc1
 8003d76:	f000 f849 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8003d7a:	2048      	movs	r0, #72	; 0x48
 8003d7c:	f000 f846 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003d80:	2008      	movs	r0, #8
 8003d82:	f000 f843 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8003d86:	200f      	movs	r0, #15
 8003d88:	f000 f840 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003d8c:	200c      	movs	r0, #12
 8003d8e:	f000 f83d 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003d92:	2031      	movs	r0, #49	; 0x31
 8003d94:	f000 f83a 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8003d98:	2036      	movs	r0, #54	; 0x36
 8003d9a:	f000 f837 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8003d9e:	200f      	movs	r0, #15
 8003da0:	f000 f834 	bl	8003e0c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8003da4:	2011      	movs	r0, #17
 8003da6:	f000 f80d 	bl	8003dc4 <ILI9341_SendCommand>

	HAL_Delay(10);
 8003daa:	200a      	movs	r0, #10
 8003dac:	f000 fdc4 	bl	8004938 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8003db0:	2029      	movs	r0, #41	; 0x29
 8003db2:	f000 f807 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8003db6:	202c      	movs	r0, #44	; 0x2c
 8003db8:	f000 f804 	bl	8003dc4 <ILI9341_SendCommand>
}
 8003dbc:	bf00      	nop
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	40010c00 	.word	0x40010c00

08003dc4 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2102      	movs	r1, #2
 8003dd2:	480c      	ldr	r0, [pc, #48]	; (8003e04 <ILI9341_SendCommand+0x40>)
 8003dd4:	f001 fa05 	bl	80051e2 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003dde:	4809      	ldr	r0, [pc, #36]	; (8003e04 <ILI9341_SendCommand+0x40>)
 8003de0:	f001 f9ff 	bl	80051e2 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8003de4:	79fb      	ldrb	r3, [r7, #7]
 8003de6:	4619      	mov	r1, r3
 8003de8:	4807      	ldr	r0, [pc, #28]	; (8003e08 <ILI9341_SendCommand+0x44>)
 8003dea:	f7fe f945 	bl	8002078 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003dee:	2201      	movs	r2, #1
 8003df0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003df4:	4803      	ldr	r0, [pc, #12]	; (8003e04 <ILI9341_SendCommand+0x40>)
 8003df6:	f001 f9f4 	bl	80051e2 <HAL_GPIO_WritePin>
}
 8003dfa:	bf00      	nop
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	40010c00 	.word	0x40010c00
 8003e08:	40013000 	.word	0x40013000

08003e0c <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8003e16:	2201      	movs	r2, #1
 8003e18:	2102      	movs	r1, #2
 8003e1a:	480c      	ldr	r0, [pc, #48]	; (8003e4c <ILI9341_SendData+0x40>)
 8003e1c:	f001 f9e1 	bl	80051e2 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003e20:	2200      	movs	r2, #0
 8003e22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e26:	4809      	ldr	r0, [pc, #36]	; (8003e4c <ILI9341_SendData+0x40>)
 8003e28:	f001 f9db 	bl	80051e2 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8003e2c:	79fb      	ldrb	r3, [r7, #7]
 8003e2e:	4619      	mov	r1, r3
 8003e30:	4807      	ldr	r0, [pc, #28]	; (8003e50 <ILI9341_SendData+0x44>)
 8003e32:	f7fe f921 	bl	8002078 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003e36:	2201      	movs	r2, #1
 8003e38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e3c:	4803      	ldr	r0, [pc, #12]	; (8003e4c <ILI9341_SendData+0x40>)
 8003e3e:	f001 f9d0 	bl	80051e2 <HAL_GPIO_WritePin>
}
 8003e42:	bf00      	nop
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	40010c00 	.word	0x40010c00
 8003e50:	40013000 	.word	0x40013000

08003e54 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	80fb      	strh	r3, [r7, #6]
 8003e5e:	460b      	mov	r3, r1
 8003e60:	80bb      	strh	r3, [r7, #4]
 8003e62:	4613      	mov	r3, r2
 8003e64:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8003e66:	88bb      	ldrh	r3, [r7, #4]
 8003e68:	88fa      	ldrh	r2, [r7, #6]
 8003e6a:	88b9      	ldrh	r1, [r7, #4]
 8003e6c:	88f8      	ldrh	r0, [r7, #6]
 8003e6e:	f000 f813 	bl	8003e98 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8003e72:	202c      	movs	r0, #44	; 0x2c
 8003e74:	f7ff ffa6 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8003e78:	887b      	ldrh	r3, [r7, #2]
 8003e7a:	0a1b      	lsrs	r3, r3, #8
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	4618      	mov	r0, r3
 8003e82:	f7ff ffc3 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8003e86:	887b      	ldrh	r3, [r7, #2]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7ff ffbe 	bl	8003e0c <ILI9341_SendData>
}
 8003e90:	bf00      	nop
 8003e92:	3708      	adds	r7, #8
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8003e98:	b590      	push	{r4, r7, lr}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	4604      	mov	r4, r0
 8003ea0:	4608      	mov	r0, r1
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	4623      	mov	r3, r4
 8003ea8:	80fb      	strh	r3, [r7, #6]
 8003eaa:	4603      	mov	r3, r0
 8003eac:	80bb      	strh	r3, [r7, #4]
 8003eae:	460b      	mov	r3, r1
 8003eb0:	807b      	strh	r3, [r7, #2]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003eb6:	202a      	movs	r0, #42	; 0x2a
 8003eb8:	f7ff ff84 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8003ebc:	88fb      	ldrh	r3, [r7, #6]
 8003ebe:	0a1b      	lsrs	r3, r3, #8
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7ff ffa1 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff ff9c 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8003ed4:	887b      	ldrh	r3, [r7, #2]
 8003ed6:	0a1b      	lsrs	r3, r3, #8
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7ff ff95 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8003ee2:	887b      	ldrh	r3, [r7, #2]
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff ff90 	bl	8003e0c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003eec:	202b      	movs	r0, #43	; 0x2b
 8003eee:	f7ff ff69 	bl	8003dc4 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8003ef2:	88bb      	ldrh	r3, [r7, #4]
 8003ef4:	0a1b      	lsrs	r3, r3, #8
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff ff86 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8003f00:	88bb      	ldrh	r3, [r7, #4]
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7ff ff81 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8003f0a:	883b      	ldrh	r3, [r7, #0]
 8003f0c:	0a1b      	lsrs	r3, r3, #8
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff ff7a 	bl	8003e0c <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8003f18:	883b      	ldrh	r3, [r7, #0]
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff ff75 	bl	8003e0c <ILI9341_SendData>
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd90      	pop	{r4, r7, pc}
	...

08003f2c <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af02      	add	r7, sp, #8
 8003f32:	4603      	mov	r3, r0
 8003f34:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8003f36:	4b08      	ldr	r3, [pc, #32]	; (8003f58 <ILI9341_Fill+0x2c>)
 8003f38:	881b      	ldrh	r3, [r3, #0]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	4b06      	ldr	r3, [pc, #24]	; (8003f58 <ILI9341_Fill+0x2c>)
 8003f40:	8859      	ldrh	r1, [r3, #2]
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	460b      	mov	r3, r1
 8003f48:	2100      	movs	r1, #0
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	f000 f806 	bl	8003f5c <ILI9341_INT_Fill>
}
 8003f50:	bf00      	nop
 8003f52:	3708      	adds	r7, #8
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	20001044 	.word	0x20001044

08003f5c <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003f5c:	b590      	push	{r4, r7, lr}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4604      	mov	r4, r0
 8003f64:	4608      	mov	r0, r1
 8003f66:	4611      	mov	r1, r2
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4623      	mov	r3, r4
 8003f6c:	80fb      	strh	r3, [r7, #6]
 8003f6e:	4603      	mov	r3, r0
 8003f70:	80bb      	strh	r3, [r7, #4]
 8003f72:	460b      	mov	r3, r1
 8003f74:	807b      	strh	r3, [r7, #2]
 8003f76:	4613      	mov	r3, r2
 8003f78:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8003f7a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003f7c:	0a1b      	lsrs	r3, r3, #8
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8003f84:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8003f8a:	883b      	ldrh	r3, [r7, #0]
 8003f8c:	887a      	ldrh	r2, [r7, #2]
 8003f8e:	88b9      	ldrh	r1, [r7, #4]
 8003f90:	88f8      	ldrh	r0, [r7, #6]
 8003f92:	f7ff ff81 	bl	8003e98 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8003f96:	202c      	movs	r0, #44	; 0x2c
 8003f98:	f7ff ff14 	bl	8003dc4 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8003f9c:	887a      	ldrh	r2, [r7, #2]
 8003f9e:	88fb      	ldrh	r3, [r7, #6]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	8839      	ldrh	r1, [r7, #0]
 8003fa6:	88ba      	ldrh	r2, [r7, #4]
 8003fa8:	1a8a      	subs	r2, r1, r2
 8003faa:	3201      	adds	r2, #1
 8003fac:	fb02 f303 	mul.w	r3, r2, r3
 8003fb0:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003fb8:	4815      	ldr	r0, [pc, #84]	; (8004010 <ILI9341_INT_Fill+0xb4>)
 8003fba:	f001 f912 	bl	80051e2 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	2102      	movs	r1, #2
 8003fc2:	4813      	ldr	r0, [pc, #76]	; (8004010 <ILI9341_INT_Fill+0xb4>)
 8003fc4:	f001 f90d 	bl	80051e2 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8003fc8:	2101      	movs	r1, #1
 8003fca:	4812      	ldr	r0, [pc, #72]	; (8004014 <ILI9341_INT_Fill+0xb8>)
 8003fcc:	f7fe f8c2 	bl	8002154 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	e009      	b.n	8003fea <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8003fd6:	f107 030c 	add.w	r3, r7, #12
 8003fda:	2201      	movs	r2, #1
 8003fdc:	4619      	mov	r1, r3
 8003fde:	480d      	ldr	r0, [pc, #52]	; (8004014 <ILI9341_INT_Fill+0xb8>)
 8003fe0:	f7fe f880 	bl	80020e4 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	617b      	str	r3, [r7, #20]
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d3f1      	bcc.n	8003fd6 <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003ff8:	4805      	ldr	r0, [pc, #20]	; (8004010 <ILI9341_INT_Fill+0xb4>)
 8003ffa:	f001 f8f2 	bl	80051e2 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8003ffe:	2100      	movs	r1, #0
 8004000:	4804      	ldr	r0, [pc, #16]	; (8004014 <ILI9341_INT_Fill+0xb8>)
 8004002:	f7fe f8a7 	bl	8002154 <TM_SPI_SetDataSize>
}
 8004006:	bf00      	nop
 8004008:	371c      	adds	r7, #28
 800400a:	46bd      	mov	sp, r7
 800400c:	bd90      	pop	{r4, r7, pc}
 800400e:	bf00      	nop
 8004010:	40010c00 	.word	0x40010c00
 8004014:	40013000 	.word	0x40013000

08004018 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	4603      	mov	r3, r0
 8004020:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8004022:	2036      	movs	r0, #54	; 0x36
 8004024:	f7ff fece 	bl	8003dc4 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8004028:	79fb      	ldrb	r3, [r7, #7]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d103      	bne.n	8004036 <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 800402e:	2058      	movs	r0, #88	; 0x58
 8004030:	f7ff feec 	bl	8003e0c <ILI9341_SendData>
 8004034:	e013      	b.n	800405e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d103      	bne.n	8004044 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 800403c:	2088      	movs	r0, #136	; 0x88
 800403e:	f7ff fee5 	bl	8003e0c <ILI9341_SendData>
 8004042:	e00c      	b.n	800405e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	2b02      	cmp	r3, #2
 8004048:	d103      	bne.n	8004052 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 800404a:	2028      	movs	r0, #40	; 0x28
 800404c:	f7ff fede 	bl	8003e0c <ILI9341_SendData>
 8004050:	e005      	b.n	800405e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8004052:	79fb      	ldrb	r3, [r7, #7]
 8004054:	2b03      	cmp	r3, #3
 8004056:	d102      	bne.n	800405e <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8004058:	20e8      	movs	r0, #232	; 0xe8
 800405a:	f7ff fed7 	bl	8003e0c <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 800405e:	4a0e      	ldr	r2, [pc, #56]	; (8004098 <ILI9341_Rotate+0x80>)
 8004060:	79fb      	ldrb	r3, [r7, #7]
 8004062:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8004064:	79fb      	ldrb	r3, [r7, #7]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d002      	beq.n	8004070 <ILI9341_Rotate+0x58>
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d107      	bne.n	8004080 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8004070:	4b09      	ldr	r3, [pc, #36]	; (8004098 <ILI9341_Rotate+0x80>)
 8004072:	22f0      	movs	r2, #240	; 0xf0
 8004074:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8004076:	4b08      	ldr	r3, [pc, #32]	; (8004098 <ILI9341_Rotate+0x80>)
 8004078:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800407c:	805a      	strh	r2, [r3, #2]
 800407e:	e007      	b.n	8004090 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8004080:	4b05      	ldr	r3, [pc, #20]	; (8004098 <ILI9341_Rotate+0x80>)
 8004082:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004086:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8004088:	4b03      	ldr	r3, [pc, #12]	; (8004098 <ILI9341_Rotate+0x80>)
 800408a:	22f0      	movs	r2, #240	; 0xf0
 800408c:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 800408e:	bf00      	nop
 8004090:	bf00      	nop
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	20001044 	.word	0x20001044

0800409c <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 800409c:	b580      	push	{r7, lr}
 800409e:	b088      	sub	sp, #32
 80040a0:	af02      	add	r7, sp, #8
 80040a2:	60ba      	str	r2, [r7, #8]
 80040a4:	607b      	str	r3, [r7, #4]
 80040a6:	4603      	mov	r3, r0
 80040a8:	81fb      	strh	r3, [r7, #14]
 80040aa:	460b      	mov	r3, r1
 80040ac:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 80040ae:	89fb      	ldrh	r3, [r7, #14]
 80040b0:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 80040b2:	4a31      	ldr	r2, [pc, #196]	; (8004178 <ILI9341_Puts+0xdc>)
 80040b4:	89fb      	ldrh	r3, [r7, #14]
 80040b6:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80040b8:	4a30      	ldr	r2, [pc, #192]	; (800417c <ILI9341_Puts+0xe0>)
 80040ba:	89bb      	ldrh	r3, [r7, #12]
 80040bc:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 80040be:	e051      	b.n	8004164 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	2b0a      	cmp	r3, #10
 80040c6:	d11d      	bne.n	8004104 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	785b      	ldrb	r3, [r3, #1]
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	4b2b      	ldr	r3, [pc, #172]	; (800417c <ILI9341_Puts+0xe0>)
 80040d0:	881b      	ldrh	r3, [r3, #0]
 80040d2:	4413      	add	r3, r2
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	3301      	adds	r3, #1
 80040d8:	b29a      	uxth	r2, r3
 80040da:	4b28      	ldr	r3, [pc, #160]	; (800417c <ILI9341_Puts+0xe0>)
 80040dc:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	3301      	adds	r3, #1
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	2b0d      	cmp	r3, #13
 80040e6:	d106      	bne.n	80040f6 <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 80040e8:	4b23      	ldr	r3, [pc, #140]	; (8004178 <ILI9341_Puts+0xdc>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	801a      	strh	r2, [r3, #0]
				str++;
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	3301      	adds	r3, #1
 80040f2:	60bb      	str	r3, [r7, #8]
 80040f4:	e002      	b.n	80040fc <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 80040f6:	4a20      	ldr	r2, [pc, #128]	; (8004178 <ILI9341_Puts+0xdc>)
 80040f8:	8afb      	ldrh	r3, [r7, #22]
 80040fa:	8013      	strh	r3, [r2, #0]
			}
			str++;
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	3301      	adds	r3, #1
 8004100:	60bb      	str	r3, [r7, #8]
			continue;
 8004102:	e02f      	b.n	8004164 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b0d      	cmp	r3, #13
 800410a:	d103      	bne.n	8004114 <ILI9341_Puts+0x78>
			str++;
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	3301      	adds	r3, #1
 8004110:	60bb      	str	r3, [r7, #8]
			continue;
 8004112:	e027      	b.n	8004164 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8004114:	4b18      	ldr	r3, [pc, #96]	; (8004178 <ILI9341_Puts+0xdc>)
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	461a      	mov	r2, r3
 800411a:	4b19      	ldr	r3, [pc, #100]	; (8004180 <ILI9341_Puts+0xe4>)
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	4619      	mov	r1, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	1acb      	subs	r3, r1, r3
 8004126:	429a      	cmp	r2, r3
 8004128:	dd0d      	ble.n	8004146 <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	785b      	ldrb	r3, [r3, #1]
 800412e:	b29a      	uxth	r2, r3
 8004130:	4b12      	ldr	r3, [pc, #72]	; (800417c <ILI9341_Puts+0xe0>)
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	4413      	add	r3, r2
 8004136:	b29b      	uxth	r3, r3
 8004138:	3301      	adds	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	4b0f      	ldr	r3, [pc, #60]	; (800417c <ILI9341_Puts+0xe0>)
 800413e:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8004140:	4a0d      	ldr	r2, [pc, #52]	; (8004178 <ILI9341_Puts+0xdc>)
 8004142:	8afb      	ldrh	r3, [r7, #22]
 8004144:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8004146:	4b0c      	ldr	r3, [pc, #48]	; (8004178 <ILI9341_Puts+0xdc>)
 8004148:	8818      	ldrh	r0, [r3, #0]
 800414a:	4b0c      	ldr	r3, [pc, #48]	; (800417c <ILI9341_Puts+0xe0>)
 800414c:	8819      	ldrh	r1, [r3, #0]
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	60ba      	str	r2, [r7, #8]
 8004154:	781a      	ldrb	r2, [r3, #0]
 8004156:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004158:	9301      	str	r3, [sp, #4]
 800415a:	8c3b      	ldrh	r3, [r7, #32]
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f000 f810 	bl	8004184 <ILI9341_Putc>
	while (*str) {
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1a9      	bne.n	80040c0 <ILI9341_Puts+0x24>
	}
}
 800416c:	bf00      	nop
 800416e:	bf00      	nop
 8004170:	3718      	adds	r7, #24
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	20001040 	.word	0x20001040
 800417c:	2000104a 	.word	0x2000104a
 8004180:	20001044 	.word	0x20001044

08004184 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8004184:	b590      	push	{r4, r7, lr}
 8004186:	b08d      	sub	sp, #52	; 0x34
 8004188:	af02      	add	r7, sp, #8
 800418a:	607b      	str	r3, [r7, #4]
 800418c:	4603      	mov	r3, r0
 800418e:	81fb      	strh	r3, [r7, #14]
 8004190:	460b      	mov	r3, r1
 8004192:	81bb      	strh	r3, [r7, #12]
 8004194:	4613      	mov	r3, r2
 8004196:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8004198:	4a4f      	ldr	r2, [pc, #316]	; (80042d8 <ILI9341_Putc+0x154>)
 800419a:	89fb      	ldrh	r3, [r7, #14]
 800419c:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 800419e:	4a4f      	ldr	r2, [pc, #316]	; (80042dc <ILI9341_Putc+0x158>)
 80041a0:	89bb      	ldrh	r3, [r7, #12]
 80041a2:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 80041a4:	4b4c      	ldr	r3, [pc, #304]	; (80042d8 <ILI9341_Putc+0x154>)
 80041a6:	881b      	ldrh	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	4413      	add	r3, r2
 80041b0:	4a4b      	ldr	r2, [pc, #300]	; (80042e0 <ILI9341_Putc+0x15c>)
 80041b2:	8812      	ldrh	r2, [r2, #0]
 80041b4:	4293      	cmp	r3, r2
 80041b6:	dd0b      	ble.n	80041d0 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	785b      	ldrb	r3, [r3, #1]
 80041bc:	b29a      	uxth	r2, r3
 80041be:	4b47      	ldr	r3, [pc, #284]	; (80042dc <ILI9341_Putc+0x158>)
 80041c0:	881b      	ldrh	r3, [r3, #0]
 80041c2:	4413      	add	r3, r2
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	4b45      	ldr	r3, [pc, #276]	; (80042dc <ILI9341_Putc+0x158>)
 80041c8:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 80041ca:	4b43      	ldr	r3, [pc, #268]	; (80042d8 <ILI9341_Putc+0x154>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 80041d0:	4b41      	ldr	r3, [pc, #260]	; (80042d8 <ILI9341_Putc+0x154>)
 80041d2:	8818      	ldrh	r0, [r3, #0]
 80041d4:	4b41      	ldr	r3, [pc, #260]	; (80042dc <ILI9341_Putc+0x158>)
 80041d6:	8819      	ldrh	r1, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	b29a      	uxth	r2, r3
 80041de:	4b3e      	ldr	r3, [pc, #248]	; (80042d8 <ILI9341_Putc+0x154>)
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	4413      	add	r3, r2
 80041e4:	b29c      	uxth	r4, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	785b      	ldrb	r3, [r3, #1]
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	4b3b      	ldr	r3, [pc, #236]	; (80042dc <ILI9341_Putc+0x158>)
 80041ee:	881b      	ldrh	r3, [r3, #0]
 80041f0:	4413      	add	r3, r2
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80041f6:	9300      	str	r3, [sp, #0]
 80041f8:	4613      	mov	r3, r2
 80041fa:	4622      	mov	r2, r4
 80041fc:	f7ff feae 	bl	8003f5c <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8004200:	2300      	movs	r3, #0
 8004202:	627b      	str	r3, [r7, #36]	; 0x24
 8004204:	e054      	b.n	80042b0 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	7a1b      	ldrb	r3, [r3, #8]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d111      	bne.n	8004232 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8004214:	7afb      	ldrb	r3, [r7, #11]
 8004216:	3b20      	subs	r3, #32
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	7852      	ldrb	r2, [r2, #1]
 800421c:	fb02 f303 	mul.w	r3, r2, r3
 8004220:	461a      	mov	r2, r3
 8004222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004224:	4413      	add	r3, r2
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	4413      	add	r3, r2
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	021b      	lsls	r3, r3, #8
 800422e:	623b      	str	r3, [r7, #32]
 8004230:	e017      	b.n	8004262 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	7a1b      	ldrb	r3, [r3, #8]
 8004236:	2b02      	cmp	r3, #2
 8004238:	d111      	bne.n	800425e <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8004240:	7afb      	ldrb	r3, [r7, #11]
 8004242:	3b20      	subs	r3, #32
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	7852      	ldrb	r2, [r2, #1]
 8004248:	fb02 f303 	mul.w	r3, r2, r3
 800424c:	461a      	mov	r2, r3
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	4413      	add	r3, r2
 8004252:	005b      	lsls	r3, r3, #1
 8004254:	69ba      	ldr	r2, [r7, #24]
 8004256:	4413      	add	r3, r2
 8004258:	881b      	ldrh	r3, [r3, #0]
 800425a:	623b      	str	r3, [r7, #32]
 800425c:	e001      	b.n	8004262 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 800425e:	2300      	movs	r3, #0
 8004260:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 8004262:	2300      	movs	r3, #0
 8004264:	61fb      	str	r3, [r7, #28]
 8004266:	e01a      	b.n	800429e <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8004268:	6a3a      	ldr	r2, [r7, #32]
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00f      	beq.n	8004298 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	b29a      	uxth	r2, r3
 800427c:	4b16      	ldr	r3, [pc, #88]	; (80042d8 <ILI9341_Putc+0x154>)
 800427e:	881b      	ldrh	r3, [r3, #0]
 8004280:	4413      	add	r3, r2
 8004282:	b298      	uxth	r0, r3
 8004284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004286:	b29a      	uxth	r2, r3
 8004288:	4b14      	ldr	r3, [pc, #80]	; (80042dc <ILI9341_Putc+0x158>)
 800428a:	881b      	ldrh	r3, [r3, #0]
 800428c:	4413      	add	r3, r2
 800428e:	b29b      	uxth	r3, r3
 8004290:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004292:	4619      	mov	r1, r3
 8004294:	f7ff fdde 	bl	8003e54 <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	3301      	adds	r3, #1
 800429c:	61fb      	str	r3, [r7, #28]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	461a      	mov	r2, r3
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d3de      	bcc.n	8004268 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	3301      	adds	r3, #1
 80042ae:	627b      	str	r3, [r7, #36]	; 0x24
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	785b      	ldrb	r3, [r3, #1]
 80042b4:	461a      	mov	r2, r3
 80042b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d3a4      	bcc.n	8004206 <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	4b05      	ldr	r3, [pc, #20]	; (80042d8 <ILI9341_Putc+0x154>)
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	4413      	add	r3, r2
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	4b03      	ldr	r3, [pc, #12]	; (80042d8 <ILI9341_Putc+0x154>)
 80042cc:	801a      	strh	r2, [r3, #0]
}
 80042ce:	bf00      	nop
 80042d0:	372c      	adds	r7, #44	; 0x2c
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd90      	pop	{r4, r7, pc}
 80042d6:	bf00      	nop
 80042d8:	20001040 	.word	0x20001040
 80042dc:	2000104a 	.word	0x2000104a
 80042e0:	20001044 	.word	0x20001044

080042e4 <ILI9341_getOptions>:
/**
 * @brief  Returns ILI9341 options
 * @retval ILI9341_Opts : options
 */

ILI931_Options_t ILI9341_getOptions(void){
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
	return ILI9341_Opts;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a05      	ldr	r2, [pc, #20]	; (8004304 <ILI9341_getOptions+0x20>)
 80042f0:	6811      	ldr	r1, [r2, #0]
 80042f2:	6019      	str	r1, [r3, #0]
 80042f4:	8892      	ldrh	r2, [r2, #4]
 80042f6:	809a      	strh	r2, [r3, #4]
}
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	20001044 	.word	0x20001044

08004308 <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 800430e:	4816      	ldr	r0, [pc, #88]	; (8004368 <XPT2046_init+0x60>)
 8004310:	f7fd fd64 	bl	8001ddc <SPI_Init>
	uint32_t previousBaudrate;
	previousBaudrate = SPI_getBaudrate(XPT2046_SPI);
 8004314:	4814      	ldr	r0, [pc, #80]	; (8004368 <XPT2046_init+0x60>)
 8004316:	f7fd ffbb 	bl	8002290 <SPI_getBaudrate>
 800431a:	6078      	str	r0, [r7, #4]
	SPI_setBaudRate(XPT2046_SPI, SPI_BAUDRATEPRESCALER_256);	//slow for XPT2046
 800431c:	2138      	movs	r1, #56	; 0x38
 800431e:	4812      	ldr	r0, [pc, #72]	; (8004368 <XPT2046_init+0x60>)
 8004320:	f7fd ff86 	bl	8002230 <SPI_setBaudRate>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004324:	2303      	movs	r3, #3
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	2300      	movs	r3, #0
 800432a:	2201      	movs	r2, #1
 800432c:	2101      	movs	r1, #1
 800432e:	480f      	ldr	r0, [pc, #60]	; (800436c <XPT2046_init+0x64>)
 8004330:	f7fd fd24 	bl	8001d7c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 8004334:	2303      	movs	r3, #3
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	2302      	movs	r3, #2
 800433a:	2200      	movs	r2, #0
 800433c:	2110      	movs	r1, #16
 800433e:	480c      	ldr	r0, [pc, #48]	; (8004370 <XPT2046_init+0x68>)
 8004340:	f7fd fd1c 	bl	8001d7c <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 8004344:	2201      	movs	r2, #1
 8004346:	2101      	movs	r1, #1
 8004348:	4808      	ldr	r0, [pc, #32]	; (800436c <XPT2046_init+0x64>)
 800434a:	f000 ff4a 	bl	80051e2 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 800434e:	20d0      	movs	r0, #208	; 0xd0
 8004350:	f000 f9ce 	bl	80046f0 <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

	SPI_setBaudRate(XPT2046_SPI, previousBaudrate);	//"fast" for everyone else...
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	b29b      	uxth	r3, r3
 8004358:	4619      	mov	r1, r3
 800435a:	4803      	ldr	r0, [pc, #12]	; (8004368 <XPT2046_init+0x60>)
 800435c:	f7fd ff68 	bl	8002230 <SPI_setBaudRate>
}
 8004360:	bf00      	nop
 8004362:	3708      	adds	r7, #8
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40013000 	.word	0x40013000
 800436c:	40010c00 	.word	0x40010c00
 8004370:	40010800 	.word	0x40010800

08004374 <XPT2046_getCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8004374:	b580      	push	{r7, lr}
 8004376:	b090      	sub	sp, #64	; 0x40
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	4613      	mov	r3, r2
 8004380:	71fb      	strb	r3, [r7, #7]
	Uint8 i, j;
	Sint16 allX[7] , allY[7];
	bool_e ret;

	uint32_t previousBaudrate;
	previousBaudrate = SPI_getBaudrate(XPT2046_SPI);
 8004382:	486b      	ldr	r0, [pc, #428]	; (8004530 <XPT2046_getCoordinates+0x1bc>)
 8004384:	f7fd ff84 	bl	8002290 <SPI_getBaudrate>
 8004388:	6378      	str	r0, [r7, #52]	; 0x34
	SPI_setBaudRate(XPT2046_SPI, SPI_BAUDRATEPRESCALER_256);	//slow for XPT2046
 800438a:	2138      	movs	r1, #56	; 0x38
 800438c:	4868      	ldr	r0, [pc, #416]	; (8004530 <XPT2046_getCoordinates+0x1bc>)
 800438e:	f7fd ff4f 	bl	8002230 <SPI_setBaudRate>

	for (i=0; i < 7 ; i++){
 8004392:	2300      	movs	r3, #0
 8004394:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004398:	e020      	b.n	80043dc <XPT2046_getCoordinates+0x68>

		allY[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 800439a:	2090      	movs	r0, #144	; 0x90
 800439c:	f000 f9a8 	bl	80046f0 <XPT2046_getReading>
 80043a0:	4603      	mov	r3, r0
 80043a2:	461a      	mov	r2, r3
 80043a4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80043a8:	b212      	sxth	r2, r2
 80043aa:	005b      	lsls	r3, r3, #1
 80043ac:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80043b0:	440b      	add	r3, r1
 80043b2:	f823 2c2c 	strh.w	r2, [r3, #-44]
										| CONTROL_BYTE_CHANNEL_SELECT_Y
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

		allX[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 80043b6:	20d0      	movs	r0, #208	; 0xd0
 80043b8:	f000 f99a 	bl	80046f0 <XPT2046_getReading>
 80043bc:	4603      	mov	r3, r0
 80043be:	461a      	mov	r2, r3
 80043c0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80043c4:	b212      	sxth	r2, r2
 80043c6:	005b      	lsls	r3, r3, #1
 80043c8:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80043cc:	440b      	add	r3, r1
 80043ce:	f823 2c1c 	strh.w	r2, [r3, #-28]
	for (i=0; i < 7 ; i++){
 80043d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80043d6:	3301      	adds	r3, #1
 80043d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80043dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80043e0:	2b06      	cmp	r3, #6
 80043e2:	d9da      	bls.n	800439a <XPT2046_getCoordinates+0x26>
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
	}

	for (i=0; i < 4 ; i++){
 80043e4:	2300      	movs	r3, #0
 80043e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80043ea:	e070      	b.n	80044ce <XPT2046_getCoordinates+0x15a>
		for (j=i; j < 7 ; j++) {
 80043ec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80043f0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80043f4:	e062      	b.n	80044bc <XPT2046_getCoordinates+0x148>
			Sint16 temp = allX[i];
 80043f6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004400:	4413      	add	r3, r2
 8004402:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8004406:	867b      	strh	r3, [r7, #50]	; 0x32
			if(temp > allX[j]){
 8004408:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004412:	4413      	add	r3, r2
 8004414:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 8004418:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 800441c:	429a      	cmp	r2, r3
 800441e:	dd19      	ble.n	8004454 <XPT2046_getCoordinates+0xe0>
				allX[i] = allX[j];
 8004420:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004424:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8004428:	005b      	lsls	r3, r3, #1
 800442a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800442e:	440b      	add	r3, r1
 8004430:	f933 1c1c 	ldrsh.w	r1, [r3, #-28]
 8004434:	0053      	lsls	r3, r2, #1
 8004436:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800443a:	4413      	add	r3, r2
 800443c:	460a      	mov	r2, r1
 800443e:	f823 2c1c 	strh.w	r2, [r3, #-28]
				allX[j] = temp;
 8004442:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004446:	005b      	lsls	r3, r3, #1
 8004448:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800444c:	4413      	add	r3, r2
 800444e:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8004450:	f823 2c1c 	strh.w	r2, [r3, #-28]
			}
			temp = allY[i];
 8004454:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800445e:	4413      	add	r3, r2
 8004460:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8004464:	867b      	strh	r3, [r7, #50]	; 0x32
			if(temp > allY[j]){
 8004466:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004470:	4413      	add	r3, r2
 8004472:	f933 3c2c 	ldrsh.w	r3, [r3, #-44]
 8004476:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 800447a:	429a      	cmp	r2, r3
 800447c:	dd19      	ble.n	80044b2 <XPT2046_getCoordinates+0x13e>
				allY[i] = allY[j];
 800447e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004482:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800448c:	440b      	add	r3, r1
 800448e:	f933 1c2c 	ldrsh.w	r1, [r3, #-44]
 8004492:	0053      	lsls	r3, r2, #1
 8004494:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004498:	4413      	add	r3, r2
 800449a:	460a      	mov	r2, r1
 800449c:	f823 2c2c 	strh.w	r2, [r3, #-44]
				allY[j] = temp;
 80044a0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80044aa:	4413      	add	r3, r2
 80044ac:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80044ae:	f823 2c2c 	strh.w	r2, [r3, #-44]
		for (j=i; j < 7 ; j++) {
 80044b2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80044b6:	3301      	adds	r3, #1
 80044b8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80044bc:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80044c0:	2b06      	cmp	r3, #6
 80044c2:	d998      	bls.n	80043f6 <XPT2046_getCoordinates+0x82>
	for (i=0; i < 4 ; i++){
 80044c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80044c8:	3301      	adds	r3, #1
 80044ca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80044ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80044d2:	2b03      	cmp	r3, #3
 80044d4:	d98a      	bls.n	80043ec <XPT2046_getCoordinates+0x78>
			}
		}
	}

#ifdef XPT2046_USE_PIN_IRQ_TO_CHECK_TOUCH
	if(!HAL_GPIO_ReadPin(PIN_IRQ_TOUCH))
 80044d6:	2110      	movs	r1, #16
 80044d8:	4816      	ldr	r0, [pc, #88]	; (8004534 <XPT2046_getCoordinates+0x1c0>)
 80044da:	f000 fe6b 	bl	80051b4 <HAL_GPIO_ReadPin>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d102      	bne.n	80044ea <XPT2046_getCoordinates+0x176>
		ret = TRUE;
 80044e4:	2301      	movs	r3, #1
 80044e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80044e8:	e001      	b.n	80044ee <XPT2046_getCoordinates+0x17a>
	else
		ret =  FALSE;
 80044ea:	2300      	movs	r3, #0
 80044ec:	63bb      	str	r3, [r7, #56]	; 0x38
		ret =  FALSE;
	else
		ret =  TRUE;
#endif

	if(coordinateMode == XPT2046_COORDINATE_SCREEN_RELATIVE)
 80044ee:	79fb      	ldrb	r3, [r7, #7]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d109      	bne.n	8004508 <XPT2046_getCoordinates+0x194>
		XPT2046_convertCoordinateScreenMode(&(allX[3]), &(allY[3]));
 80044f4:	f107 0314 	add.w	r3, r7, #20
 80044f8:	1d9a      	adds	r2, r3, #6
 80044fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044fe:	3306      	adds	r3, #6
 8004500:	4611      	mov	r1, r2
 8004502:	4618      	mov	r0, r3
 8004504:	f000 f922 	bl	800474c <XPT2046_convertCoordinateScreenMode>

	*pX = allX[3];
 8004508:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	801a      	strh	r2, [r3, #0]
	*pY = allY[3];
 8004510:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	801a      	strh	r2, [r3, #0]

	SPI_setBaudRate(XPT2046_SPI, previousBaudrate);	//"fast" for everyone else...
 8004518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800451a:	b29b      	uxth	r3, r3
 800451c:	4619      	mov	r1, r3
 800451e:	4804      	ldr	r0, [pc, #16]	; (8004530 <XPT2046_getCoordinates+0x1bc>)
 8004520:	f7fd fe86 	bl	8002230 <SPI_setBaudRate>

	return ret;
 8004524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004526:	4618      	mov	r0, r3
 8004528:	3740      	adds	r7, #64	; 0x40
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40013000 	.word	0x40013000
 8004534:	40010800 	.word	0x40010800

08004538 <XPT2046_getMedianCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getMedianCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8004538:	b580      	push	{r7, lr}
 800453a:	b092      	sub	sp, #72	; 0x48
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	4613      	mov	r3, r2
 8004544:	71fb      	strb	r3, [r7, #7]
	Uint8 n = 0, i, j;
 8004546:	2300      	movs	r3, #0
 8004548:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}point_t;
	point_t tab[NB_POINTS_FOR_MEDIAN];
	point_t current;
	Sint16 index;

	index = 0;
 800454c:	2300      	movs	r3, #0
 800454e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	XPT2046_getCoordinates(&tab[0].x , &tab[0].y, coordinateMode);	//on place le premier point dans la premire case du tableau.
 8004552:	79fa      	ldrb	r2, [r7, #7]
 8004554:	f107 0320 	add.w	r3, r7, #32
 8004558:	1c99      	adds	r1, r3, #2
 800455a:	f107 0320 	add.w	r3, r7, #32
 800455e:	4618      	mov	r0, r3
 8004560:	f7ff ff08 	bl	8004374 <XPT2046_getCoordinates>


	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8004564:	2301      	movs	r3, #1
 8004566:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800456a:	e061      	b.n	8004630 <XPT2046_getMedianCoordinates+0xf8>
	{
		if(XPT2046_getCoordinates(&current.x , &current.y, coordinateMode))	//rcup d'un point
 800456c:	79fa      	ldrb	r2, [r7, #7]
 800456e:	f107 031c 	add.w	r3, r7, #28
 8004572:	1c99      	adds	r1, r3, #2
 8004574:	f107 031c 	add.w	r3, r7, #28
 8004578:	4618      	mov	r0, r3
 800457a:	f7ff fefb 	bl	8004374 <XPT2046_getCoordinates>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d04e      	beq.n	8004622 <XPT2046_getMedianCoordinates+0xea>
		{
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 8004584:	2300      	movs	r3, #0
 8004586:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800458a:	e010      	b.n	80045ae <XPT2046_getMedianCoordinates+0x76>
			{
				if(current.x < tab[i].x)
 800458c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004590:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800459a:	440b      	add	r3, r1
 800459c:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	db0b      	blt.n	80045bc <XPT2046_getMedianCoordinates+0x84>
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 80045a4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80045a8:	3301      	adds	r3, #1
 80045aa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80045ae:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80045b2:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80045b6:	429a      	cmp	r2, r3
 80045b8:	dbe8      	blt.n	800458c <XPT2046_getMedianCoordinates+0x54>
 80045ba:	e000      	b.n	80045be <XPT2046_getMedianCoordinates+0x86>
					break;
 80045bc:	bf00      	nop
			}
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 80045be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80045c2:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80045c6:	e015      	b.n	80045f4 <XPT2046_getMedianCoordinates+0xbc>
			{
				tab[j] = tab[j-1];
 80045c8:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80045cc:	1e5a      	subs	r2, r3, #1
 80045ce:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80045d8:	440b      	add	r3, r1
 80045da:	0092      	lsls	r2, r2, #2
 80045dc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80045e0:	440a      	add	r2, r1
 80045e2:	f852 2c28 	ldr.w	r2, [r2, #-40]
 80045e6:	f843 2c28 	str.w	r2, [r3, #-40]
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 80045ea:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80045ee:	3b01      	subs	r3, #1
 80045f0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80045f4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80045f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d8e3      	bhi.n	80045c8 <XPT2046_getMedianCoordinates+0x90>
			}
			tab[i] = current;	//criture de la nouvelle valeur  sa position
 8004600:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800460a:	4413      	add	r3, r2
 800460c:	69fa      	ldr	r2, [r7, #28]
 800460e:	f843 2c28 	str.w	r2, [r3, #-40]

			index++;
 8004612:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8004616:	b29b      	uxth	r3, r3
 8004618:	3301      	adds	r3, #1
 800461a:	b29b      	uxth	r3, r3
 800461c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8004620:	e001      	b.n	8004626 <XPT2046_getMedianCoordinates+0xee>
		}
		else
			return FALSE;
 8004622:	2300      	movs	r3, #0
 8004624:	e05f      	b.n	80046e6 <XPT2046_getMedianCoordinates+0x1ae>
	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8004626:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800462a:	3301      	adds	r3, #1
 800462c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004630:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004634:	2b07      	cmp	r3, #7
 8004636:	d999      	bls.n	800456c <XPT2046_getMedianCoordinates+0x34>
	}

	*pX = tab[index/2].x;
 8004638:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 800463c:	0fda      	lsrs	r2, r3, #31
 800463e:	4413      	add	r3, r2
 8004640:	105b      	asrs	r3, r3, #1
 8004642:	b21b      	sxth	r3, r3
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800464a:	4413      	add	r3, r2
 800464c:	f933 2c28 	ldrsh.w	r2, [r3, #-40]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	801a      	strh	r2, [r3, #0]
	*pY = tab[index/2].y;
 8004654:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8004658:	0fda      	lsrs	r2, r3, #31
 800465a:	4413      	add	r3, r2
 800465c:	105b      	asrs	r3, r3, #1
 800465e:	b21b      	sxth	r3, r3
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004666:	4413      	add	r3, r2
 8004668:	f933 2c26 	ldrsh.w	r2, [r3, #-38]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	801a      	strh	r2, [r3, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8004670:	f107 0314 	add.w	r3, r7, #20
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff fe35 	bl	80042e4 <ILI9341_getOptions>
	if(screenOption.orientation == ILI9341_Orientation_Portrait_1 || screenOption.orientation == ILI9341_Orientation_Portrait_2)
 800467a:	7e3b      	ldrb	r3, [r7, #24]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d002      	beq.n	8004686 <XPT2046_getMedianCoordinates+0x14e>
 8004680:	7e3b      	ldrb	r3, [r7, #24]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d116      	bne.n	80046b4 <XPT2046_getMedianCoordinates+0x17c>
	{
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f9b3 3000 	ldrsh.w	r3, [r3]
 800468c:	2b00      	cmp	r3, #0
 800468e:	dd28      	ble.n	80046e2 <XPT2046_getMedianCoordinates+0x1aa>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004696:	2bee      	cmp	r3, #238	; 0xee
 8004698:	dc23      	bgt.n	80046e2 <XPT2046_getMedianCoordinates+0x1aa>
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	dd1e      	ble.n	80046e2 <XPT2046_getMedianCoordinates+0x1aa>
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046aa:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80046ae:	dc18      	bgt.n	80046e2 <XPT2046_getMedianCoordinates+0x1aa>
			return TRUE;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e018      	b.n	80046e6 <XPT2046_getMedianCoordinates+0x1ae>
	}
	else
	{
		if(*pX > 0 && *pX < 319 && *pY > 0 && *pY < 239)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	dd12      	ble.n	80046e4 <XPT2046_getMedianCoordinates+0x1ac>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046c4:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80046c8:	dc0c      	bgt.n	80046e4 <XPT2046_getMedianCoordinates+0x1ac>
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	dd07      	ble.n	80046e4 <XPT2046_getMedianCoordinates+0x1ac>
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046da:	2bee      	cmp	r3, #238	; 0xee
 80046dc:	dc02      	bgt.n	80046e4 <XPT2046_getMedianCoordinates+0x1ac>
			return TRUE;
 80046de:	2301      	movs	r3, #1
 80046e0:	e001      	b.n	80046e6 <XPT2046_getMedianCoordinates+0x1ae>
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 80046e2:	bf00      	nop
	}
	return FALSE;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3748      	adds	r7, #72	; 0x48
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
	...

080046f0 <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	4603      	mov	r3, r0
 80046f8:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 80046fa:	2200      	movs	r2, #0
 80046fc:	2101      	movs	r1, #1
 80046fe:	4811      	ldr	r0, [pc, #68]	; (8004744 <XPT2046_getReading+0x54>)
 8004700:	f000 fd6f 	bl	80051e2 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8004704:	79fb      	ldrb	r3, [r7, #7]
 8004706:	4619      	mov	r1, r3
 8004708:	480f      	ldr	r0, [pc, #60]	; (8004748 <XPT2046_getReading+0x58>)
 800470a:	f7fd fcb5 	bl	8002078 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 800470e:	480e      	ldr	r0, [pc, #56]	; (8004748 <XPT2046_getReading+0x58>)
 8004710:	f7fd fc7a 	bl	8002008 <SPI_ReadNoRegister>
 8004714:	4603      	mov	r3, r0
 8004716:	b29b      	uxth	r3, r3
 8004718:	015b      	lsls	r3, r3, #5
 800471a:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 800471c:	480a      	ldr	r0, [pc, #40]	; (8004748 <XPT2046_getReading+0x58>)
 800471e:	f7fd fc73 	bl	8002008 <SPI_ReadNoRegister>
 8004722:	4603      	mov	r3, r0
 8004724:	08db      	lsrs	r3, r3, #3
 8004726:	b2db      	uxtb	r3, r3
 8004728:	b29a      	uxth	r2, r3
 800472a:	89fb      	ldrh	r3, [r7, #14]
 800472c:	4313      	orrs	r3, r2
 800472e:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 8004730:	2201      	movs	r2, #1
 8004732:	2101      	movs	r1, #1
 8004734:	4803      	ldr	r0, [pc, #12]	; (8004744 <XPT2046_getReading+0x54>)
 8004736:	f000 fd54 	bl	80051e2 <HAL_GPIO_WritePin>

	return ret;
 800473a:	89fb      	ldrh	r3, [r7, #14]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	40010c00 	.word	0x40010c00
 8004748:	40013000 	.word	0x40013000

0800474c <XPT2046_convertCoordinateScreenMode>:
/*
 * @brief private function used to convert coordinates from Raw to ScreenMode
 * @param *pX X coordinate of the data
 * @param *pY Y coordinate of the data
 */
static void XPT2046_convertCoordinateScreenMode(Sint16 * pX, Sint16 * pY){
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8004756:	f107 0308 	add.w	r3, r7, #8
 800475a:	4618      	mov	r0, r3
 800475c:	f7ff fdc2 	bl	80042e4 <ILI9341_getOptions>
	Sint32 tempX, tempY;
	tempX = (Sint32)*pX;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004766:	617b      	str	r3, [r7, #20]
	tempY = (Sint32)*pY;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800476e:	613b      	str	r3, [r7, #16]

	switch(screenOption.orientation){
 8004770:	7b3b      	ldrb	r3, [r7, #12]
 8004772:	2b03      	cmp	r3, #3
 8004774:	d87a      	bhi.n	800486c <XPT2046_convertCoordinateScreenMode+0x120>
 8004776:	a201      	add	r2, pc, #4	; (adr r2, 800477c <XPT2046_convertCoordinateScreenMode+0x30>)
 8004778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477c:	0800478d 	.word	0x0800478d
 8004780:	080047c7 	.word	0x080047c7
 8004784:	080047fd 	.word	0x080047fd
 8004788:	08004835 	.word	0x08004835
	case ILI9341_Orientation_Portrait_1 :
		*pX = (Sint16)((4096 - tempX) * (Sint32)screenOption.width / 4096);
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8004792:	893a      	ldrh	r2, [r7, #8]
 8004794:	fb02 f303 	mul.w	r3, r2, r3
 8004798:	2b00      	cmp	r3, #0
 800479a:	da01      	bge.n	80047a0 <XPT2046_convertCoordinateScreenMode+0x54>
 800479c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80047a0:	131b      	asrs	r3, r3, #12
 80047a2:	b21a      	sxth	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempY) * (Sint32)screenOption.height / 4096);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80047ae:	897a      	ldrh	r2, [r7, #10]
 80047b0:	fb02 f303 	mul.w	r3, r2, r3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	da01      	bge.n	80047bc <XPT2046_convertCoordinateScreenMode+0x70>
 80047b8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80047bc:	131b      	asrs	r3, r3, #12
 80047be:	b21a      	sxth	r2, r3
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	801a      	strh	r2, [r3, #0]
		break;
 80047c4:	e052      	b.n	800486c <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Portrait_2 :
		*pX = (Sint16)(tempX * (Sint32)screenOption.width / 4096);
 80047c6:	893b      	ldrh	r3, [r7, #8]
 80047c8:	461a      	mov	r2, r3
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	fb03 f302 	mul.w	r3, r3, r2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	da01      	bge.n	80047d8 <XPT2046_convertCoordinateScreenMode+0x8c>
 80047d4:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80047d8:	131b      	asrs	r3, r3, #12
 80047da:	b21a      	sxth	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempY * (Sint32)screenOption.height / 4096);
 80047e0:	897b      	ldrh	r3, [r7, #10]
 80047e2:	461a      	mov	r2, r3
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	fb03 f302 	mul.w	r3, r3, r2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	da01      	bge.n	80047f2 <XPT2046_convertCoordinateScreenMode+0xa6>
 80047ee:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80047f2:	131b      	asrs	r3, r3, #12
 80047f4:	b21a      	sxth	r2, r3
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	801a      	strh	r2, [r3, #0]
		break;
 80047fa:	e037      	b.n	800486c <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_1 :
		*pX = (Sint16)((4096 - tempY) * (Sint32)screenOption.width / 4096);
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8004802:	893a      	ldrh	r2, [r7, #8]
 8004804:	fb02 f303 	mul.w	r3, r2, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	da01      	bge.n	8004810 <XPT2046_convertCoordinateScreenMode+0xc4>
 800480c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8004810:	131b      	asrs	r3, r3, #12
 8004812:	b21a      	sxth	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempX * (Sint32)screenOption.height / 4096);
 8004818:	897b      	ldrh	r3, [r7, #10]
 800481a:	461a      	mov	r2, r3
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	fb03 f302 	mul.w	r3, r3, r2
 8004822:	2b00      	cmp	r3, #0
 8004824:	da01      	bge.n	800482a <XPT2046_convertCoordinateScreenMode+0xde>
 8004826:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800482a:	131b      	asrs	r3, r3, #12
 800482c:	b21a      	sxth	r2, r3
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	801a      	strh	r2, [r3, #0]
		break;
 8004832:	e01b      	b.n	800486c <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_2 :
		*pX = (Sint16)((tempY) * (Sint32)screenOption.width / 4096);
 8004834:	893b      	ldrh	r3, [r7, #8]
 8004836:	461a      	mov	r2, r3
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	fb03 f302 	mul.w	r3, r3, r2
 800483e:	2b00      	cmp	r3, #0
 8004840:	da01      	bge.n	8004846 <XPT2046_convertCoordinateScreenMode+0xfa>
 8004842:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8004846:	131b      	asrs	r3, r3, #12
 8004848:	b21a      	sxth	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempX) * (Sint32)screenOption.height / 4096);
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8004854:	897a      	ldrh	r2, [r7, #10]
 8004856:	fb02 f303 	mul.w	r3, r2, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	da01      	bge.n	8004862 <XPT2046_convertCoordinateScreenMode+0x116>
 800485e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8004862:	131b      	asrs	r3, r3, #12
 8004864:	b21a      	sxth	r2, r3
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	801a      	strh	r2, [r3, #0]
		break;
 800486a:	bf00      	nop
	}
}
 800486c:	bf00      	nop
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004878:	4b08      	ldr	r3, [pc, #32]	; (800489c <HAL_Init+0x28>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a07      	ldr	r2, [pc, #28]	; (800489c <HAL_Init+0x28>)
 800487e:	f043 0310 	orr.w	r3, r3, #16
 8004882:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004884:	2003      	movs	r0, #3
 8004886:	f000 f947 	bl	8004b18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800488a:	200f      	movs	r0, #15
 800488c:	f000 f808 	bl	80048a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004890:	f7fd fd32 	bl	80022f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	40022000 	.word	0x40022000

080048a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80048a8:	4b12      	ldr	r3, [pc, #72]	; (80048f4 <HAL_InitTick+0x54>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	4b12      	ldr	r3, [pc, #72]	; (80048f8 <HAL_InitTick+0x58>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	4619      	mov	r1, r3
 80048b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80048b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80048ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f95f 	bl	8004b82 <HAL_SYSTICK_Config>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d001      	beq.n	80048ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e00e      	b.n	80048ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2b0f      	cmp	r3, #15
 80048d2:	d80a      	bhi.n	80048ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80048d4:	2200      	movs	r2, #0
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	f04f 30ff 	mov.w	r0, #4294967295
 80048dc:	f000 f927 	bl	8004b2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80048e0:	4a06      	ldr	r2, [pc, #24]	; (80048fc <HAL_InitTick+0x5c>)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
 80048e8:	e000      	b.n	80048ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	20000014 	.word	0x20000014
 80048f8:	20000034 	.word	0x20000034
 80048fc:	20000030 	.word	0x20000030

08004900 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004904:	4b05      	ldr	r3, [pc, #20]	; (800491c <HAL_IncTick+0x1c>)
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	461a      	mov	r2, r3
 800490a:	4b05      	ldr	r3, [pc, #20]	; (8004920 <HAL_IncTick+0x20>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4413      	add	r3, r2
 8004910:	4a03      	ldr	r2, [pc, #12]	; (8004920 <HAL_IncTick+0x20>)
 8004912:	6013      	str	r3, [r2, #0]
}
 8004914:	bf00      	nop
 8004916:	46bd      	mov	sp, r7
 8004918:	bc80      	pop	{r7}
 800491a:	4770      	bx	lr
 800491c:	20000034 	.word	0x20000034
 8004920:	2000104c 	.word	0x2000104c

08004924 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0
  return uwTick;
 8004928:	4b02      	ldr	r3, [pc, #8]	; (8004934 <HAL_GetTick+0x10>)
 800492a:	681b      	ldr	r3, [r3, #0]
}
 800492c:	4618      	mov	r0, r3
 800492e:	46bd      	mov	sp, r7
 8004930:	bc80      	pop	{r7}
 8004932:	4770      	bx	lr
 8004934:	2000104c 	.word	0x2000104c

08004938 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004940:	f7ff fff0 	bl	8004924 <HAL_GetTick>
 8004944:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004950:	d005      	beq.n	800495e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004952:	4b0a      	ldr	r3, [pc, #40]	; (800497c <HAL_Delay+0x44>)
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	461a      	mov	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	4413      	add	r3, r2
 800495c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800495e:	bf00      	nop
 8004960:	f7ff ffe0 	bl	8004924 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	429a      	cmp	r2, r3
 800496e:	d8f7      	bhi.n	8004960 <HAL_Delay+0x28>
  {
  }
}
 8004970:	bf00      	nop
 8004972:	bf00      	nop
 8004974:	3710      	adds	r7, #16
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	20000034 	.word	0x20000034

08004980 <__NVIC_SetPriorityGrouping>:
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004990:	4b0c      	ldr	r3, [pc, #48]	; (80049c4 <__NVIC_SetPriorityGrouping+0x44>)
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800499c:	4013      	ands	r3, r2
 800499e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049b2:	4a04      	ldr	r2, [pc, #16]	; (80049c4 <__NVIC_SetPriorityGrouping+0x44>)
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	60d3      	str	r3, [r2, #12]
}
 80049b8:	bf00      	nop
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	bc80      	pop	{r7}
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	e000ed00 	.word	0xe000ed00

080049c8 <__NVIC_GetPriorityGrouping>:
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049cc:	4b04      	ldr	r3, [pc, #16]	; (80049e0 <__NVIC_GetPriorityGrouping+0x18>)
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	0a1b      	lsrs	r3, r3, #8
 80049d2:	f003 0307 	and.w	r3, r3, #7
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	46bd      	mov	sp, r7
 80049da:	bc80      	pop	{r7}
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	e000ed00 	.word	0xe000ed00

080049e4 <__NVIC_EnableIRQ>:
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	4603      	mov	r3, r0
 80049ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	db0b      	blt.n	8004a0e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049f6:	79fb      	ldrb	r3, [r7, #7]
 80049f8:	f003 021f 	and.w	r2, r3, #31
 80049fc:	4906      	ldr	r1, [pc, #24]	; (8004a18 <__NVIC_EnableIRQ+0x34>)
 80049fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a02:	095b      	lsrs	r3, r3, #5
 8004a04:	2001      	movs	r0, #1
 8004a06:	fa00 f202 	lsl.w	r2, r0, r2
 8004a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bc80      	pop	{r7}
 8004a16:	4770      	bx	lr
 8004a18:	e000e100 	.word	0xe000e100

08004a1c <__NVIC_SetPriority>:
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	4603      	mov	r3, r0
 8004a24:	6039      	str	r1, [r7, #0]
 8004a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	db0a      	blt.n	8004a46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	b2da      	uxtb	r2, r3
 8004a34:	490c      	ldr	r1, [pc, #48]	; (8004a68 <__NVIC_SetPriority+0x4c>)
 8004a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a3a:	0112      	lsls	r2, r2, #4
 8004a3c:	b2d2      	uxtb	r2, r2
 8004a3e:	440b      	add	r3, r1
 8004a40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004a44:	e00a      	b.n	8004a5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	4908      	ldr	r1, [pc, #32]	; (8004a6c <__NVIC_SetPriority+0x50>)
 8004a4c:	79fb      	ldrb	r3, [r7, #7]
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	3b04      	subs	r3, #4
 8004a54:	0112      	lsls	r2, r2, #4
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	440b      	add	r3, r1
 8004a5a:	761a      	strb	r2, [r3, #24]
}
 8004a5c:	bf00      	nop
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bc80      	pop	{r7}
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	e000e100 	.word	0xe000e100
 8004a6c:	e000ed00 	.word	0xe000ed00

08004a70 <NVIC_EncodePriority>:
{
 8004a70:	b480      	push	{r7}
 8004a72:	b089      	sub	sp, #36	; 0x24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f003 0307 	and.w	r3, r3, #7
 8004a82:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	f1c3 0307 	rsb	r3, r3, #7
 8004a8a:	2b04      	cmp	r3, #4
 8004a8c:	bf28      	it	cs
 8004a8e:	2304      	movcs	r3, #4
 8004a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	3304      	adds	r3, #4
 8004a96:	2b06      	cmp	r3, #6
 8004a98:	d902      	bls.n	8004aa0 <NVIC_EncodePriority+0x30>
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	3b03      	subs	r3, #3
 8004a9e:	e000      	b.n	8004aa2 <NVIC_EncodePriority+0x32>
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004aae:	43da      	mvns	r2, r3
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	401a      	ands	r2, r3
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac2:	43d9      	mvns	r1, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ac8:	4313      	orrs	r3, r2
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3724      	adds	r7, #36	; 0x24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bc80      	pop	{r7}
 8004ad2:	4770      	bx	lr

08004ad4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ae4:	d301      	bcc.n	8004aea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e00f      	b.n	8004b0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004aea:	4a0a      	ldr	r2, [pc, #40]	; (8004b14 <SysTick_Config+0x40>)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004af2:	210f      	movs	r1, #15
 8004af4:	f04f 30ff 	mov.w	r0, #4294967295
 8004af8:	f7ff ff90 	bl	8004a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004afc:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <SysTick_Config+0x40>)
 8004afe:	2200      	movs	r2, #0
 8004b00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b02:	4b04      	ldr	r3, [pc, #16]	; (8004b14 <SysTick_Config+0x40>)
 8004b04:	2207      	movs	r2, #7
 8004b06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	e000e010 	.word	0xe000e010

08004b18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f7ff ff2d 	bl	8004980 <__NVIC_SetPriorityGrouping>
}
 8004b26:	bf00      	nop
 8004b28:	3708      	adds	r7, #8
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b086      	sub	sp, #24
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	4603      	mov	r3, r0
 8004b36:	60b9      	str	r1, [r7, #8]
 8004b38:	607a      	str	r2, [r7, #4]
 8004b3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b40:	f7ff ff42 	bl	80049c8 <__NVIC_GetPriorityGrouping>
 8004b44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	68b9      	ldr	r1, [r7, #8]
 8004b4a:	6978      	ldr	r0, [r7, #20]
 8004b4c:	f7ff ff90 	bl	8004a70 <NVIC_EncodePriority>
 8004b50:	4602      	mov	r2, r0
 8004b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b56:	4611      	mov	r1, r2
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7ff ff5f 	bl	8004a1c <__NVIC_SetPriority>
}
 8004b5e:	bf00      	nop
 8004b60:	3718      	adds	r7, #24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b082      	sub	sp, #8
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff ff35 	bl	80049e4 <__NVIC_EnableIRQ>
}
 8004b7a:	bf00      	nop
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b082      	sub	sp, #8
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f7ff ffa2 	bl	8004ad4 <SysTick_Config>
 8004b90:	4603      	mov	r3, r0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3708      	adds	r7, #8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8004b9a:	b580      	push	{r7, lr}
 8004b9c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8004b9e:	f000 f802 	bl	8004ba6 <HAL_SYSTICK_Callback>
}
 8004ba2:	bf00      	nop
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004baa:	bf00      	nop
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bc80      	pop	{r7}
 8004bb0:	4770      	bx	lr
	...

08004bb4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d005      	beq.n	8004bd6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2204      	movs	r2, #4
 8004bce:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	73fb      	strb	r3, [r7, #15]
 8004bd4:	e051      	b.n	8004c7a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 020e 	bic.w	r2, r2, #14
 8004be4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 0201 	bic.w	r2, r2, #1
 8004bf4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a22      	ldr	r2, [pc, #136]	; (8004c84 <HAL_DMA_Abort_IT+0xd0>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d029      	beq.n	8004c54 <HAL_DMA_Abort_IT+0xa0>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a20      	ldr	r2, [pc, #128]	; (8004c88 <HAL_DMA_Abort_IT+0xd4>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d022      	beq.n	8004c50 <HAL_DMA_Abort_IT+0x9c>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a1f      	ldr	r2, [pc, #124]	; (8004c8c <HAL_DMA_Abort_IT+0xd8>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d01a      	beq.n	8004c4a <HAL_DMA_Abort_IT+0x96>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a1d      	ldr	r2, [pc, #116]	; (8004c90 <HAL_DMA_Abort_IT+0xdc>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d012      	beq.n	8004c44 <HAL_DMA_Abort_IT+0x90>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a1c      	ldr	r2, [pc, #112]	; (8004c94 <HAL_DMA_Abort_IT+0xe0>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00a      	beq.n	8004c3e <HAL_DMA_Abort_IT+0x8a>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a1a      	ldr	r2, [pc, #104]	; (8004c98 <HAL_DMA_Abort_IT+0xe4>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d102      	bne.n	8004c38 <HAL_DMA_Abort_IT+0x84>
 8004c32:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004c36:	e00e      	b.n	8004c56 <HAL_DMA_Abort_IT+0xa2>
 8004c38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c3c:	e00b      	b.n	8004c56 <HAL_DMA_Abort_IT+0xa2>
 8004c3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c42:	e008      	b.n	8004c56 <HAL_DMA_Abort_IT+0xa2>
 8004c44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c48:	e005      	b.n	8004c56 <HAL_DMA_Abort_IT+0xa2>
 8004c4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c4e:	e002      	b.n	8004c56 <HAL_DMA_Abort_IT+0xa2>
 8004c50:	2310      	movs	r3, #16
 8004c52:	e000      	b.n	8004c56 <HAL_DMA_Abort_IT+0xa2>
 8004c54:	2301      	movs	r3, #1
 8004c56:	4a11      	ldr	r2, [pc, #68]	; (8004c9c <HAL_DMA_Abort_IT+0xe8>)
 8004c58:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	4798      	blx	r3
    } 
  }
  return status;
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	40020008 	.word	0x40020008
 8004c88:	4002001c 	.word	0x4002001c
 8004c8c:	40020030 	.word	0x40020030
 8004c90:	40020044 	.word	0x40020044
 8004c94:	40020058 	.word	0x40020058
 8004c98:	4002006c 	.word	0x4002006c
 8004c9c:	40020000 	.word	0x40020000

08004ca0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbc:	2204      	movs	r2, #4
 8004cbe:	409a      	lsls	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d04f      	beq.n	8004d68 <HAL_DMA_IRQHandler+0xc8>
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	f003 0304 	and.w	r3, r3, #4
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d04a      	beq.n	8004d68 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0320 	and.w	r3, r3, #32
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d107      	bne.n	8004cf0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0204 	bic.w	r2, r2, #4
 8004cee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a66      	ldr	r2, [pc, #408]	; (8004e90 <HAL_DMA_IRQHandler+0x1f0>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d029      	beq.n	8004d4e <HAL_DMA_IRQHandler+0xae>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a65      	ldr	r2, [pc, #404]	; (8004e94 <HAL_DMA_IRQHandler+0x1f4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d022      	beq.n	8004d4a <HAL_DMA_IRQHandler+0xaa>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a63      	ldr	r2, [pc, #396]	; (8004e98 <HAL_DMA_IRQHandler+0x1f8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d01a      	beq.n	8004d44 <HAL_DMA_IRQHandler+0xa4>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a62      	ldr	r2, [pc, #392]	; (8004e9c <HAL_DMA_IRQHandler+0x1fc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d012      	beq.n	8004d3e <HAL_DMA_IRQHandler+0x9e>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a60      	ldr	r2, [pc, #384]	; (8004ea0 <HAL_DMA_IRQHandler+0x200>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d00a      	beq.n	8004d38 <HAL_DMA_IRQHandler+0x98>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a5f      	ldr	r2, [pc, #380]	; (8004ea4 <HAL_DMA_IRQHandler+0x204>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d102      	bne.n	8004d32 <HAL_DMA_IRQHandler+0x92>
 8004d2c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d30:	e00e      	b.n	8004d50 <HAL_DMA_IRQHandler+0xb0>
 8004d32:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004d36:	e00b      	b.n	8004d50 <HAL_DMA_IRQHandler+0xb0>
 8004d38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d3c:	e008      	b.n	8004d50 <HAL_DMA_IRQHandler+0xb0>
 8004d3e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d42:	e005      	b.n	8004d50 <HAL_DMA_IRQHandler+0xb0>
 8004d44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d48:	e002      	b.n	8004d50 <HAL_DMA_IRQHandler+0xb0>
 8004d4a:	2340      	movs	r3, #64	; 0x40
 8004d4c:	e000      	b.n	8004d50 <HAL_DMA_IRQHandler+0xb0>
 8004d4e:	2304      	movs	r3, #4
 8004d50:	4a55      	ldr	r2, [pc, #340]	; (8004ea8 <HAL_DMA_IRQHandler+0x208>)
 8004d52:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	f000 8094 	beq.w	8004e86 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004d66:	e08e      	b.n	8004e86 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6c:	2202      	movs	r2, #2
 8004d6e:	409a      	lsls	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4013      	ands	r3, r2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d056      	beq.n	8004e26 <HAL_DMA_IRQHandler+0x186>
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d051      	beq.n	8004e26 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0320 	and.w	r3, r3, #32
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10b      	bne.n	8004da8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 020a 	bic.w	r2, r2, #10
 8004d9e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a38      	ldr	r2, [pc, #224]	; (8004e90 <HAL_DMA_IRQHandler+0x1f0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d029      	beq.n	8004e06 <HAL_DMA_IRQHandler+0x166>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a37      	ldr	r2, [pc, #220]	; (8004e94 <HAL_DMA_IRQHandler+0x1f4>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d022      	beq.n	8004e02 <HAL_DMA_IRQHandler+0x162>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a35      	ldr	r2, [pc, #212]	; (8004e98 <HAL_DMA_IRQHandler+0x1f8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d01a      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x15c>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a34      	ldr	r2, [pc, #208]	; (8004e9c <HAL_DMA_IRQHandler+0x1fc>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d012      	beq.n	8004df6 <HAL_DMA_IRQHandler+0x156>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a32      	ldr	r2, [pc, #200]	; (8004ea0 <HAL_DMA_IRQHandler+0x200>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d00a      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x150>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a31      	ldr	r2, [pc, #196]	; (8004ea4 <HAL_DMA_IRQHandler+0x204>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d102      	bne.n	8004dea <HAL_DMA_IRQHandler+0x14a>
 8004de4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004de8:	e00e      	b.n	8004e08 <HAL_DMA_IRQHandler+0x168>
 8004dea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004dee:	e00b      	b.n	8004e08 <HAL_DMA_IRQHandler+0x168>
 8004df0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004df4:	e008      	b.n	8004e08 <HAL_DMA_IRQHandler+0x168>
 8004df6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004dfa:	e005      	b.n	8004e08 <HAL_DMA_IRQHandler+0x168>
 8004dfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e00:	e002      	b.n	8004e08 <HAL_DMA_IRQHandler+0x168>
 8004e02:	2320      	movs	r3, #32
 8004e04:	e000      	b.n	8004e08 <HAL_DMA_IRQHandler+0x168>
 8004e06:	2302      	movs	r3, #2
 8004e08:	4a27      	ldr	r2, [pc, #156]	; (8004ea8 <HAL_DMA_IRQHandler+0x208>)
 8004e0a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d034      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004e24:	e02f      	b.n	8004e86 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2a:	2208      	movs	r2, #8
 8004e2c:	409a      	lsls	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	4013      	ands	r3, r2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d028      	beq.n	8004e88 <HAL_DMA_IRQHandler+0x1e8>
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	f003 0308 	and.w	r3, r3, #8
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d023      	beq.n	8004e88 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 020e 	bic.w	r2, r2, #14
 8004e4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e58:	2101      	movs	r1, #1
 8004e5a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e5e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d004      	beq.n	8004e88 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	4798      	blx	r3
    }
  }
  return;
 8004e86:	bf00      	nop
 8004e88:	bf00      	nop
}
 8004e8a:	3710      	adds	r7, #16
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	40020008 	.word	0x40020008
 8004e94:	4002001c 	.word	0x4002001c
 8004e98:	40020030 	.word	0x40020030
 8004e9c:	40020044 	.word	0x40020044
 8004ea0:	40020058 	.word	0x40020058
 8004ea4:	4002006c 	.word	0x4002006c
 8004ea8:	40020000 	.word	0x40020000

08004eac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b08b      	sub	sp, #44	; 0x2c
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ebe:	e169      	b.n	8005194 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	69fa      	ldr	r2, [r7, #28]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	f040 8158 	bne.w	800518e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	4a9a      	ldr	r2, [pc, #616]	; (800514c <HAL_GPIO_Init+0x2a0>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d05e      	beq.n	8004fa6 <HAL_GPIO_Init+0xfa>
 8004ee8:	4a98      	ldr	r2, [pc, #608]	; (800514c <HAL_GPIO_Init+0x2a0>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d875      	bhi.n	8004fda <HAL_GPIO_Init+0x12e>
 8004eee:	4a98      	ldr	r2, [pc, #608]	; (8005150 <HAL_GPIO_Init+0x2a4>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d058      	beq.n	8004fa6 <HAL_GPIO_Init+0xfa>
 8004ef4:	4a96      	ldr	r2, [pc, #600]	; (8005150 <HAL_GPIO_Init+0x2a4>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d86f      	bhi.n	8004fda <HAL_GPIO_Init+0x12e>
 8004efa:	4a96      	ldr	r2, [pc, #600]	; (8005154 <HAL_GPIO_Init+0x2a8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d052      	beq.n	8004fa6 <HAL_GPIO_Init+0xfa>
 8004f00:	4a94      	ldr	r2, [pc, #592]	; (8005154 <HAL_GPIO_Init+0x2a8>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d869      	bhi.n	8004fda <HAL_GPIO_Init+0x12e>
 8004f06:	4a94      	ldr	r2, [pc, #592]	; (8005158 <HAL_GPIO_Init+0x2ac>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d04c      	beq.n	8004fa6 <HAL_GPIO_Init+0xfa>
 8004f0c:	4a92      	ldr	r2, [pc, #584]	; (8005158 <HAL_GPIO_Init+0x2ac>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d863      	bhi.n	8004fda <HAL_GPIO_Init+0x12e>
 8004f12:	4a92      	ldr	r2, [pc, #584]	; (800515c <HAL_GPIO_Init+0x2b0>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d046      	beq.n	8004fa6 <HAL_GPIO_Init+0xfa>
 8004f18:	4a90      	ldr	r2, [pc, #576]	; (800515c <HAL_GPIO_Init+0x2b0>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d85d      	bhi.n	8004fda <HAL_GPIO_Init+0x12e>
 8004f1e:	2b12      	cmp	r3, #18
 8004f20:	d82a      	bhi.n	8004f78 <HAL_GPIO_Init+0xcc>
 8004f22:	2b12      	cmp	r3, #18
 8004f24:	d859      	bhi.n	8004fda <HAL_GPIO_Init+0x12e>
 8004f26:	a201      	add	r2, pc, #4	; (adr r2, 8004f2c <HAL_GPIO_Init+0x80>)
 8004f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2c:	08004fa7 	.word	0x08004fa7
 8004f30:	08004f81 	.word	0x08004f81
 8004f34:	08004f93 	.word	0x08004f93
 8004f38:	08004fd5 	.word	0x08004fd5
 8004f3c:	08004fdb 	.word	0x08004fdb
 8004f40:	08004fdb 	.word	0x08004fdb
 8004f44:	08004fdb 	.word	0x08004fdb
 8004f48:	08004fdb 	.word	0x08004fdb
 8004f4c:	08004fdb 	.word	0x08004fdb
 8004f50:	08004fdb 	.word	0x08004fdb
 8004f54:	08004fdb 	.word	0x08004fdb
 8004f58:	08004fdb 	.word	0x08004fdb
 8004f5c:	08004fdb 	.word	0x08004fdb
 8004f60:	08004fdb 	.word	0x08004fdb
 8004f64:	08004fdb 	.word	0x08004fdb
 8004f68:	08004fdb 	.word	0x08004fdb
 8004f6c:	08004fdb 	.word	0x08004fdb
 8004f70:	08004f89 	.word	0x08004f89
 8004f74:	08004f9d 	.word	0x08004f9d
 8004f78:	4a79      	ldr	r2, [pc, #484]	; (8005160 <HAL_GPIO_Init+0x2b4>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d013      	beq.n	8004fa6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004f7e:	e02c      	b.n	8004fda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	623b      	str	r3, [r7, #32]
          break;
 8004f86:	e029      	b.n	8004fdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	3304      	adds	r3, #4
 8004f8e:	623b      	str	r3, [r7, #32]
          break;
 8004f90:	e024      	b.n	8004fdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	3308      	adds	r3, #8
 8004f98:	623b      	str	r3, [r7, #32]
          break;
 8004f9a:	e01f      	b.n	8004fdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	330c      	adds	r3, #12
 8004fa2:	623b      	str	r3, [r7, #32]
          break;
 8004fa4:	e01a      	b.n	8004fdc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d102      	bne.n	8004fb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004fae:	2304      	movs	r3, #4
 8004fb0:	623b      	str	r3, [r7, #32]
          break;
 8004fb2:	e013      	b.n	8004fdc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d105      	bne.n	8004fc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004fbc:	2308      	movs	r3, #8
 8004fbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	69fa      	ldr	r2, [r7, #28]
 8004fc4:	611a      	str	r2, [r3, #16]
          break;
 8004fc6:	e009      	b.n	8004fdc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004fc8:	2308      	movs	r3, #8
 8004fca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	69fa      	ldr	r2, [r7, #28]
 8004fd0:	615a      	str	r2, [r3, #20]
          break;
 8004fd2:	e003      	b.n	8004fdc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	623b      	str	r3, [r7, #32]
          break;
 8004fd8:	e000      	b.n	8004fdc <HAL_GPIO_Init+0x130>
          break;
 8004fda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	2bff      	cmp	r3, #255	; 0xff
 8004fe0:	d801      	bhi.n	8004fe6 <HAL_GPIO_Init+0x13a>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	e001      	b.n	8004fea <HAL_GPIO_Init+0x13e>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	3304      	adds	r3, #4
 8004fea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	2bff      	cmp	r3, #255	; 0xff
 8004ff0:	d802      	bhi.n	8004ff8 <HAL_GPIO_Init+0x14c>
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	e002      	b.n	8004ffe <HAL_GPIO_Init+0x152>
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffa:	3b08      	subs	r3, #8
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	210f      	movs	r1, #15
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	fa01 f303 	lsl.w	r3, r1, r3
 800500c:	43db      	mvns	r3, r3
 800500e:	401a      	ands	r2, r3
 8005010:	6a39      	ldr	r1, [r7, #32]
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	fa01 f303 	lsl.w	r3, r1, r3
 8005018:	431a      	orrs	r2, r3
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 80b1 	beq.w	800518e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800502c:	4b4d      	ldr	r3, [pc, #308]	; (8005164 <HAL_GPIO_Init+0x2b8>)
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	4a4c      	ldr	r2, [pc, #304]	; (8005164 <HAL_GPIO_Init+0x2b8>)
 8005032:	f043 0301 	orr.w	r3, r3, #1
 8005036:	6193      	str	r3, [r2, #24]
 8005038:	4b4a      	ldr	r3, [pc, #296]	; (8005164 <HAL_GPIO_Init+0x2b8>)
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	60bb      	str	r3, [r7, #8]
 8005042:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005044:	4a48      	ldr	r2, [pc, #288]	; (8005168 <HAL_GPIO_Init+0x2bc>)
 8005046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005048:	089b      	lsrs	r3, r3, #2
 800504a:	3302      	adds	r3, #2
 800504c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005050:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005054:	f003 0303 	and.w	r3, r3, #3
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	220f      	movs	r2, #15
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	43db      	mvns	r3, r3
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	4013      	ands	r3, r2
 8005066:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a40      	ldr	r2, [pc, #256]	; (800516c <HAL_GPIO_Init+0x2c0>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d013      	beq.n	8005098 <HAL_GPIO_Init+0x1ec>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a3f      	ldr	r2, [pc, #252]	; (8005170 <HAL_GPIO_Init+0x2c4>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d00d      	beq.n	8005094 <HAL_GPIO_Init+0x1e8>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a3e      	ldr	r2, [pc, #248]	; (8005174 <HAL_GPIO_Init+0x2c8>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d007      	beq.n	8005090 <HAL_GPIO_Init+0x1e4>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a3d      	ldr	r2, [pc, #244]	; (8005178 <HAL_GPIO_Init+0x2cc>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d101      	bne.n	800508c <HAL_GPIO_Init+0x1e0>
 8005088:	2303      	movs	r3, #3
 800508a:	e006      	b.n	800509a <HAL_GPIO_Init+0x1ee>
 800508c:	2304      	movs	r3, #4
 800508e:	e004      	b.n	800509a <HAL_GPIO_Init+0x1ee>
 8005090:	2302      	movs	r3, #2
 8005092:	e002      	b.n	800509a <HAL_GPIO_Init+0x1ee>
 8005094:	2301      	movs	r3, #1
 8005096:	e000      	b.n	800509a <HAL_GPIO_Init+0x1ee>
 8005098:	2300      	movs	r3, #0
 800509a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800509c:	f002 0203 	and.w	r2, r2, #3
 80050a0:	0092      	lsls	r2, r2, #2
 80050a2:	4093      	lsls	r3, r2
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80050aa:	492f      	ldr	r1, [pc, #188]	; (8005168 <HAL_GPIO_Init+0x2bc>)
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	089b      	lsrs	r3, r3, #2
 80050b0:	3302      	adds	r3, #2
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d006      	beq.n	80050d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80050c4:	4b2d      	ldr	r3, [pc, #180]	; (800517c <HAL_GPIO_Init+0x2d0>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	492c      	ldr	r1, [pc, #176]	; (800517c <HAL_GPIO_Init+0x2d0>)
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	600b      	str	r3, [r1, #0]
 80050d0:	e006      	b.n	80050e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80050d2:	4b2a      	ldr	r3, [pc, #168]	; (800517c <HAL_GPIO_Init+0x2d0>)
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	43db      	mvns	r3, r3
 80050da:	4928      	ldr	r1, [pc, #160]	; (800517c <HAL_GPIO_Init+0x2d0>)
 80050dc:	4013      	ands	r3, r2
 80050de:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d006      	beq.n	80050fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80050ec:	4b23      	ldr	r3, [pc, #140]	; (800517c <HAL_GPIO_Init+0x2d0>)
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	4922      	ldr	r1, [pc, #136]	; (800517c <HAL_GPIO_Init+0x2d0>)
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	604b      	str	r3, [r1, #4]
 80050f8:	e006      	b.n	8005108 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80050fa:	4b20      	ldr	r3, [pc, #128]	; (800517c <HAL_GPIO_Init+0x2d0>)
 80050fc:	685a      	ldr	r2, [r3, #4]
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	43db      	mvns	r3, r3
 8005102:	491e      	ldr	r1, [pc, #120]	; (800517c <HAL_GPIO_Init+0x2d0>)
 8005104:	4013      	ands	r3, r2
 8005106:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005110:	2b00      	cmp	r3, #0
 8005112:	d006      	beq.n	8005122 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005114:	4b19      	ldr	r3, [pc, #100]	; (800517c <HAL_GPIO_Init+0x2d0>)
 8005116:	689a      	ldr	r2, [r3, #8]
 8005118:	4918      	ldr	r1, [pc, #96]	; (800517c <HAL_GPIO_Init+0x2d0>)
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	4313      	orrs	r3, r2
 800511e:	608b      	str	r3, [r1, #8]
 8005120:	e006      	b.n	8005130 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005122:	4b16      	ldr	r3, [pc, #88]	; (800517c <HAL_GPIO_Init+0x2d0>)
 8005124:	689a      	ldr	r2, [r3, #8]
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	43db      	mvns	r3, r3
 800512a:	4914      	ldr	r1, [pc, #80]	; (800517c <HAL_GPIO_Init+0x2d0>)
 800512c:	4013      	ands	r3, r2
 800512e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d021      	beq.n	8005180 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800513c:	4b0f      	ldr	r3, [pc, #60]	; (800517c <HAL_GPIO_Init+0x2d0>)
 800513e:	68da      	ldr	r2, [r3, #12]
 8005140:	490e      	ldr	r1, [pc, #56]	; (800517c <HAL_GPIO_Init+0x2d0>)
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	4313      	orrs	r3, r2
 8005146:	60cb      	str	r3, [r1, #12]
 8005148:	e021      	b.n	800518e <HAL_GPIO_Init+0x2e2>
 800514a:	bf00      	nop
 800514c:	10320000 	.word	0x10320000
 8005150:	10310000 	.word	0x10310000
 8005154:	10220000 	.word	0x10220000
 8005158:	10210000 	.word	0x10210000
 800515c:	10120000 	.word	0x10120000
 8005160:	10110000 	.word	0x10110000
 8005164:	40021000 	.word	0x40021000
 8005168:	40010000 	.word	0x40010000
 800516c:	40010800 	.word	0x40010800
 8005170:	40010c00 	.word	0x40010c00
 8005174:	40011000 	.word	0x40011000
 8005178:	40011400 	.word	0x40011400
 800517c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005180:	4b0b      	ldr	r3, [pc, #44]	; (80051b0 <HAL_GPIO_Init+0x304>)
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	43db      	mvns	r3, r3
 8005188:	4909      	ldr	r1, [pc, #36]	; (80051b0 <HAL_GPIO_Init+0x304>)
 800518a:	4013      	ands	r3, r2
 800518c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	3301      	adds	r3, #1
 8005192:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519a:	fa22 f303 	lsr.w	r3, r2, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f47f ae8e 	bne.w	8004ec0 <HAL_GPIO_Init+0x14>
  }
}
 80051a4:	bf00      	nop
 80051a6:	bf00      	nop
 80051a8:	372c      	adds	r7, #44	; 0x2c
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr
 80051b0:	40010400 	.word	0x40010400

080051b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	460b      	mov	r3, r1
 80051be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689a      	ldr	r2, [r3, #8]
 80051c4:	887b      	ldrh	r3, [r7, #2]
 80051c6:	4013      	ands	r3, r2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d002      	beq.n	80051d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051cc:	2301      	movs	r3, #1
 80051ce:	73fb      	strb	r3, [r7, #15]
 80051d0:	e001      	b.n	80051d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051d2:	2300      	movs	r3, #0
 80051d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80051d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3714      	adds	r7, #20
 80051dc:	46bd      	mov	sp, r7
 80051de:	bc80      	pop	{r7}
 80051e0:	4770      	bx	lr

080051e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b083      	sub	sp, #12
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
 80051ea:	460b      	mov	r3, r1
 80051ec:	807b      	strh	r3, [r7, #2]
 80051ee:	4613      	mov	r3, r2
 80051f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051f2:	787b      	ldrb	r3, [r7, #1]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d003      	beq.n	8005200 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80051f8:	887a      	ldrh	r2, [r7, #2]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80051fe:	e003      	b.n	8005208 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005200:	887b      	ldrh	r3, [r7, #2]
 8005202:	041a      	lsls	r2, r3, #16
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	611a      	str	r2, [r3, #16]
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr
	...

08005214 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b086      	sub	sp, #24
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d101      	bne.n	8005226 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e26c      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f003 0301 	and.w	r3, r3, #1
 800522e:	2b00      	cmp	r3, #0
 8005230:	f000 8087 	beq.w	8005342 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005234:	4b92      	ldr	r3, [pc, #584]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f003 030c 	and.w	r3, r3, #12
 800523c:	2b04      	cmp	r3, #4
 800523e:	d00c      	beq.n	800525a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005240:	4b8f      	ldr	r3, [pc, #572]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f003 030c 	and.w	r3, r3, #12
 8005248:	2b08      	cmp	r3, #8
 800524a:	d112      	bne.n	8005272 <HAL_RCC_OscConfig+0x5e>
 800524c:	4b8c      	ldr	r3, [pc, #560]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005254:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005258:	d10b      	bne.n	8005272 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800525a:	4b89      	ldr	r3, [pc, #548]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d06c      	beq.n	8005340 <HAL_RCC_OscConfig+0x12c>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d168      	bne.n	8005340 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e246      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800527a:	d106      	bne.n	800528a <HAL_RCC_OscConfig+0x76>
 800527c:	4b80      	ldr	r3, [pc, #512]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a7f      	ldr	r2, [pc, #508]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005282:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005286:	6013      	str	r3, [r2, #0]
 8005288:	e02e      	b.n	80052e8 <HAL_RCC_OscConfig+0xd4>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10c      	bne.n	80052ac <HAL_RCC_OscConfig+0x98>
 8005292:	4b7b      	ldr	r3, [pc, #492]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a7a      	ldr	r2, [pc, #488]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005298:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800529c:	6013      	str	r3, [r2, #0]
 800529e:	4b78      	ldr	r3, [pc, #480]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a77      	ldr	r2, [pc, #476]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052a8:	6013      	str	r3, [r2, #0]
 80052aa:	e01d      	b.n	80052e8 <HAL_RCC_OscConfig+0xd4>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052b4:	d10c      	bne.n	80052d0 <HAL_RCC_OscConfig+0xbc>
 80052b6:	4b72      	ldr	r3, [pc, #456]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a71      	ldr	r2, [pc, #452]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052c0:	6013      	str	r3, [r2, #0]
 80052c2:	4b6f      	ldr	r3, [pc, #444]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a6e      	ldr	r2, [pc, #440]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052cc:	6013      	str	r3, [r2, #0]
 80052ce:	e00b      	b.n	80052e8 <HAL_RCC_OscConfig+0xd4>
 80052d0:	4b6b      	ldr	r3, [pc, #428]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a6a      	ldr	r2, [pc, #424]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052da:	6013      	str	r3, [r2, #0]
 80052dc:	4b68      	ldr	r3, [pc, #416]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a67      	ldr	r2, [pc, #412]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80052e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d013      	beq.n	8005318 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f0:	f7ff fb18 	bl	8004924 <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052f6:	e008      	b.n	800530a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052f8:	f7ff fb14 	bl	8004924 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b64      	cmp	r3, #100	; 0x64
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e1fa      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530a:	4b5d      	ldr	r3, [pc, #372]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f0      	beq.n	80052f8 <HAL_RCC_OscConfig+0xe4>
 8005316:	e014      	b.n	8005342 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005318:	f7ff fb04 	bl	8004924 <HAL_GetTick>
 800531c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800531e:	e008      	b.n	8005332 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005320:	f7ff fb00 	bl	8004924 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b64      	cmp	r3, #100	; 0x64
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e1e6      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005332:	4b53      	ldr	r3, [pc, #332]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1f0      	bne.n	8005320 <HAL_RCC_OscConfig+0x10c>
 800533e:	e000      	b.n	8005342 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005340:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d063      	beq.n	8005416 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800534e:	4b4c      	ldr	r3, [pc, #304]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f003 030c 	and.w	r3, r3, #12
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00b      	beq.n	8005372 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800535a:	4b49      	ldr	r3, [pc, #292]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f003 030c 	and.w	r3, r3, #12
 8005362:	2b08      	cmp	r3, #8
 8005364:	d11c      	bne.n	80053a0 <HAL_RCC_OscConfig+0x18c>
 8005366:	4b46      	ldr	r3, [pc, #280]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d116      	bne.n	80053a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005372:	4b43      	ldr	r3, [pc, #268]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d005      	beq.n	800538a <HAL_RCC_OscConfig+0x176>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	2b01      	cmp	r3, #1
 8005384:	d001      	beq.n	800538a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e1ba      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800538a:	4b3d      	ldr	r3, [pc, #244]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	00db      	lsls	r3, r3, #3
 8005398:	4939      	ldr	r1, [pc, #228]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800539a:	4313      	orrs	r3, r2
 800539c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800539e:	e03a      	b.n	8005416 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d020      	beq.n	80053ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053a8:	4b36      	ldr	r3, [pc, #216]	; (8005484 <HAL_RCC_OscConfig+0x270>)
 80053aa:	2201      	movs	r2, #1
 80053ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ae:	f7ff fab9 	bl	8004924 <HAL_GetTick>
 80053b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053b4:	e008      	b.n	80053c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053b6:	f7ff fab5 	bl	8004924 <HAL_GetTick>
 80053ba:	4602      	mov	r2, r0
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d901      	bls.n	80053c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e19b      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053c8:	4b2d      	ldr	r3, [pc, #180]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0302 	and.w	r3, r3, #2
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d0f0      	beq.n	80053b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d4:	4b2a      	ldr	r3, [pc, #168]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	00db      	lsls	r3, r3, #3
 80053e2:	4927      	ldr	r1, [pc, #156]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 80053e4:	4313      	orrs	r3, r2
 80053e6:	600b      	str	r3, [r1, #0]
 80053e8:	e015      	b.n	8005416 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ea:	4b26      	ldr	r3, [pc, #152]	; (8005484 <HAL_RCC_OscConfig+0x270>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053f0:	f7ff fa98 	bl	8004924 <HAL_GetTick>
 80053f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053f6:	e008      	b.n	800540a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053f8:	f7ff fa94 	bl	8004924 <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	2b02      	cmp	r3, #2
 8005404:	d901      	bls.n	800540a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005406:	2303      	movs	r3, #3
 8005408:	e17a      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800540a:	4b1d      	ldr	r3, [pc, #116]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d1f0      	bne.n	80053f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0308 	and.w	r3, r3, #8
 800541e:	2b00      	cmp	r3, #0
 8005420:	d03a      	beq.n	8005498 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d019      	beq.n	800545e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800542a:	4b17      	ldr	r3, [pc, #92]	; (8005488 <HAL_RCC_OscConfig+0x274>)
 800542c:	2201      	movs	r2, #1
 800542e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005430:	f7ff fa78 	bl	8004924 <HAL_GetTick>
 8005434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005436:	e008      	b.n	800544a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005438:	f7ff fa74 	bl	8004924 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	2b02      	cmp	r3, #2
 8005444:	d901      	bls.n	800544a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e15a      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800544a:	4b0d      	ldr	r3, [pc, #52]	; (8005480 <HAL_RCC_OscConfig+0x26c>)
 800544c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544e:	f003 0302 	and.w	r3, r3, #2
 8005452:	2b00      	cmp	r3, #0
 8005454:	d0f0      	beq.n	8005438 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005456:	2001      	movs	r0, #1
 8005458:	f000 fad8 	bl	8005a0c <RCC_Delay>
 800545c:	e01c      	b.n	8005498 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800545e:	4b0a      	ldr	r3, [pc, #40]	; (8005488 <HAL_RCC_OscConfig+0x274>)
 8005460:	2200      	movs	r2, #0
 8005462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005464:	f7ff fa5e 	bl	8004924 <HAL_GetTick>
 8005468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800546a:	e00f      	b.n	800548c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800546c:	f7ff fa5a 	bl	8004924 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b02      	cmp	r3, #2
 8005478:	d908      	bls.n	800548c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e140      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
 800547e:	bf00      	nop
 8005480:	40021000 	.word	0x40021000
 8005484:	42420000 	.word	0x42420000
 8005488:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800548c:	4b9e      	ldr	r3, [pc, #632]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800548e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005490:	f003 0302 	and.w	r3, r3, #2
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1e9      	bne.n	800546c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f000 80a6 	beq.w	80055f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054a6:	2300      	movs	r3, #0
 80054a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054aa:	4b97      	ldr	r3, [pc, #604]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10d      	bne.n	80054d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054b6:	4b94      	ldr	r3, [pc, #592]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80054b8:	69db      	ldr	r3, [r3, #28]
 80054ba:	4a93      	ldr	r2, [pc, #588]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80054bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054c0:	61d3      	str	r3, [r2, #28]
 80054c2:	4b91      	ldr	r3, [pc, #580]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80054c4:	69db      	ldr	r3, [r3, #28]
 80054c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ca:	60bb      	str	r3, [r7, #8]
 80054cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054ce:	2301      	movs	r3, #1
 80054d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d2:	4b8e      	ldr	r3, [pc, #568]	; (800570c <HAL_RCC_OscConfig+0x4f8>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d118      	bne.n	8005510 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054de:	4b8b      	ldr	r3, [pc, #556]	; (800570c <HAL_RCC_OscConfig+0x4f8>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a8a      	ldr	r2, [pc, #552]	; (800570c <HAL_RCC_OscConfig+0x4f8>)
 80054e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ea:	f7ff fa1b 	bl	8004924 <HAL_GetTick>
 80054ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054f0:	e008      	b.n	8005504 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054f2:	f7ff fa17 	bl	8004924 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	2b64      	cmp	r3, #100	; 0x64
 80054fe:	d901      	bls.n	8005504 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e0fd      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005504:	4b81      	ldr	r3, [pc, #516]	; (800570c <HAL_RCC_OscConfig+0x4f8>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800550c:	2b00      	cmp	r3, #0
 800550e:	d0f0      	beq.n	80054f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	2b01      	cmp	r3, #1
 8005516:	d106      	bne.n	8005526 <HAL_RCC_OscConfig+0x312>
 8005518:	4b7b      	ldr	r3, [pc, #492]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	4a7a      	ldr	r2, [pc, #488]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800551e:	f043 0301 	orr.w	r3, r3, #1
 8005522:	6213      	str	r3, [r2, #32]
 8005524:	e02d      	b.n	8005582 <HAL_RCC_OscConfig+0x36e>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d10c      	bne.n	8005548 <HAL_RCC_OscConfig+0x334>
 800552e:	4b76      	ldr	r3, [pc, #472]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	4a75      	ldr	r2, [pc, #468]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005534:	f023 0301 	bic.w	r3, r3, #1
 8005538:	6213      	str	r3, [r2, #32]
 800553a:	4b73      	ldr	r3, [pc, #460]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	4a72      	ldr	r2, [pc, #456]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005540:	f023 0304 	bic.w	r3, r3, #4
 8005544:	6213      	str	r3, [r2, #32]
 8005546:	e01c      	b.n	8005582 <HAL_RCC_OscConfig+0x36e>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	2b05      	cmp	r3, #5
 800554e:	d10c      	bne.n	800556a <HAL_RCC_OscConfig+0x356>
 8005550:	4b6d      	ldr	r3, [pc, #436]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	4a6c      	ldr	r2, [pc, #432]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005556:	f043 0304 	orr.w	r3, r3, #4
 800555a:	6213      	str	r3, [r2, #32]
 800555c:	4b6a      	ldr	r3, [pc, #424]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800555e:	6a1b      	ldr	r3, [r3, #32]
 8005560:	4a69      	ldr	r2, [pc, #420]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005562:	f043 0301 	orr.w	r3, r3, #1
 8005566:	6213      	str	r3, [r2, #32]
 8005568:	e00b      	b.n	8005582 <HAL_RCC_OscConfig+0x36e>
 800556a:	4b67      	ldr	r3, [pc, #412]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	4a66      	ldr	r2, [pc, #408]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005570:	f023 0301 	bic.w	r3, r3, #1
 8005574:	6213      	str	r3, [r2, #32]
 8005576:	4b64      	ldr	r3, [pc, #400]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	4a63      	ldr	r2, [pc, #396]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800557c:	f023 0304 	bic.w	r3, r3, #4
 8005580:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d015      	beq.n	80055b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800558a:	f7ff f9cb 	bl	8004924 <HAL_GetTick>
 800558e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005590:	e00a      	b.n	80055a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005592:	f7ff f9c7 	bl	8004924 <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	f241 3288 	movw	r2, #5000	; 0x1388
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d901      	bls.n	80055a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e0ab      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055a8:	4b57      	ldr	r3, [pc, #348]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80055aa:	6a1b      	ldr	r3, [r3, #32]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0ee      	beq.n	8005592 <HAL_RCC_OscConfig+0x37e>
 80055b4:	e014      	b.n	80055e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055b6:	f7ff f9b5 	bl	8004924 <HAL_GetTick>
 80055ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055bc:	e00a      	b.n	80055d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055be:	f7ff f9b1 	bl	8004924 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e095      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055d4:	4b4c      	ldr	r3, [pc, #304]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1ee      	bne.n	80055be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055e0:	7dfb      	ldrb	r3, [r7, #23]
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d105      	bne.n	80055f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055e6:	4b48      	ldr	r3, [pc, #288]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80055e8:	69db      	ldr	r3, [r3, #28]
 80055ea:	4a47      	ldr	r2, [pc, #284]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80055ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f000 8081 	beq.w	80056fe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055fc:	4b42      	ldr	r3, [pc, #264]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f003 030c 	and.w	r3, r3, #12
 8005604:	2b08      	cmp	r3, #8
 8005606:	d061      	beq.n	80056cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	69db      	ldr	r3, [r3, #28]
 800560c:	2b02      	cmp	r3, #2
 800560e:	d146      	bne.n	800569e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005610:	4b3f      	ldr	r3, [pc, #252]	; (8005710 <HAL_RCC_OscConfig+0x4fc>)
 8005612:	2200      	movs	r2, #0
 8005614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005616:	f7ff f985 	bl	8004924 <HAL_GetTick>
 800561a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800561c:	e008      	b.n	8005630 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800561e:	f7ff f981 	bl	8004924 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	2b02      	cmp	r3, #2
 800562a:	d901      	bls.n	8005630 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e067      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005630:	4b35      	ldr	r3, [pc, #212]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1f0      	bne.n	800561e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a1b      	ldr	r3, [r3, #32]
 8005640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005644:	d108      	bne.n	8005658 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005646:	4b30      	ldr	r3, [pc, #192]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	492d      	ldr	r1, [pc, #180]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005654:	4313      	orrs	r3, r2
 8005656:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005658:	4b2b      	ldr	r3, [pc, #172]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a19      	ldr	r1, [r3, #32]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005668:	430b      	orrs	r3, r1
 800566a:	4927      	ldr	r1, [pc, #156]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 800566c:	4313      	orrs	r3, r2
 800566e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005670:	4b27      	ldr	r3, [pc, #156]	; (8005710 <HAL_RCC_OscConfig+0x4fc>)
 8005672:	2201      	movs	r2, #1
 8005674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005676:	f7ff f955 	bl	8004924 <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800567c:	e008      	b.n	8005690 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800567e:	f7ff f951 	bl	8004924 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d901      	bls.n	8005690 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e037      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005690:	4b1d      	ldr	r3, [pc, #116]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0f0      	beq.n	800567e <HAL_RCC_OscConfig+0x46a>
 800569c:	e02f      	b.n	80056fe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800569e:	4b1c      	ldr	r3, [pc, #112]	; (8005710 <HAL_RCC_OscConfig+0x4fc>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a4:	f7ff f93e 	bl	8004924 <HAL_GetTick>
 80056a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056aa:	e008      	b.n	80056be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ac:	f7ff f93a 	bl	8004924 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d901      	bls.n	80056be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e020      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056be:	4b12      	ldr	r3, [pc, #72]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1f0      	bne.n	80056ac <HAL_RCC_OscConfig+0x498>
 80056ca:	e018      	b.n	80056fe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	69db      	ldr	r3, [r3, #28]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d101      	bne.n	80056d8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e013      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056d8:	4b0b      	ldr	r3, [pc, #44]	; (8005708 <HAL_RCC_OscConfig+0x4f4>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d106      	bne.n	80056fa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d001      	beq.n	80056fe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e000      	b.n	8005700 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3718      	adds	r7, #24
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	40021000 	.word	0x40021000
 800570c:	40007000 	.word	0x40007000
 8005710:	42420060 	.word	0x42420060

08005714 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e0d0      	b.n	80058ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005728:	4b6a      	ldr	r3, [pc, #424]	; (80058d4 <HAL_RCC_ClockConfig+0x1c0>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0307 	and.w	r3, r3, #7
 8005730:	683a      	ldr	r2, [r7, #0]
 8005732:	429a      	cmp	r2, r3
 8005734:	d910      	bls.n	8005758 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005736:	4b67      	ldr	r3, [pc, #412]	; (80058d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f023 0207 	bic.w	r2, r3, #7
 800573e:	4965      	ldr	r1, [pc, #404]	; (80058d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	4313      	orrs	r3, r2
 8005744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005746:	4b63      	ldr	r3, [pc, #396]	; (80058d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0307 	and.w	r3, r3, #7
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	429a      	cmp	r2, r3
 8005752:	d001      	beq.n	8005758 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e0b8      	b.n	80058ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0302 	and.w	r3, r3, #2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d020      	beq.n	80057a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0304 	and.w	r3, r3, #4
 800576c:	2b00      	cmp	r3, #0
 800576e:	d005      	beq.n	800577c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005770:	4b59      	ldr	r3, [pc, #356]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	4a58      	ldr	r2, [pc, #352]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005776:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800577a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0308 	and.w	r3, r3, #8
 8005784:	2b00      	cmp	r3, #0
 8005786:	d005      	beq.n	8005794 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005788:	4b53      	ldr	r3, [pc, #332]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	4a52      	ldr	r2, [pc, #328]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 800578e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005792:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005794:	4b50      	ldr	r3, [pc, #320]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	494d      	ldr	r1, [pc, #308]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d040      	beq.n	8005834 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d107      	bne.n	80057ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057ba:	4b47      	ldr	r3, [pc, #284]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d115      	bne.n	80057f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e07f      	b.n	80058ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d107      	bne.n	80057e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057d2:	4b41      	ldr	r3, [pc, #260]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d109      	bne.n	80057f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e073      	b.n	80058ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057e2:	4b3d      	ldr	r3, [pc, #244]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e06b      	b.n	80058ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057f2:	4b39      	ldr	r3, [pc, #228]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f023 0203 	bic.w	r2, r3, #3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	4936      	ldr	r1, [pc, #216]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005800:	4313      	orrs	r3, r2
 8005802:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005804:	f7ff f88e 	bl	8004924 <HAL_GetTick>
 8005808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800580a:	e00a      	b.n	8005822 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800580c:	f7ff f88a 	bl	8004924 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	f241 3288 	movw	r2, #5000	; 0x1388
 800581a:	4293      	cmp	r3, r2
 800581c:	d901      	bls.n	8005822 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e053      	b.n	80058ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005822:	4b2d      	ldr	r3, [pc, #180]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f003 020c 	and.w	r2, r3, #12
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	429a      	cmp	r2, r3
 8005832:	d1eb      	bne.n	800580c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005834:	4b27      	ldr	r3, [pc, #156]	; (80058d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0307 	and.w	r3, r3, #7
 800583c:	683a      	ldr	r2, [r7, #0]
 800583e:	429a      	cmp	r2, r3
 8005840:	d210      	bcs.n	8005864 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005842:	4b24      	ldr	r3, [pc, #144]	; (80058d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f023 0207 	bic.w	r2, r3, #7
 800584a:	4922      	ldr	r1, [pc, #136]	; (80058d4 <HAL_RCC_ClockConfig+0x1c0>)
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	4313      	orrs	r3, r2
 8005850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005852:	4b20      	ldr	r3, [pc, #128]	; (80058d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0307 	and.w	r3, r3, #7
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d001      	beq.n	8005864 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e032      	b.n	80058ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0304 	and.w	r3, r3, #4
 800586c:	2b00      	cmp	r3, #0
 800586e:	d008      	beq.n	8005882 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005870:	4b19      	ldr	r3, [pc, #100]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	4916      	ldr	r1, [pc, #88]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 800587e:	4313      	orrs	r3, r2
 8005880:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0308 	and.w	r3, r3, #8
 800588a:	2b00      	cmp	r3, #0
 800588c:	d009      	beq.n	80058a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800588e:	4b12      	ldr	r3, [pc, #72]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	00db      	lsls	r3, r3, #3
 800589c:	490e      	ldr	r1, [pc, #56]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058a2:	f000 f821 	bl	80058e8 <HAL_RCC_GetSysClockFreq>
 80058a6:	4602      	mov	r2, r0
 80058a8:	4b0b      	ldr	r3, [pc, #44]	; (80058d8 <HAL_RCC_ClockConfig+0x1c4>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	091b      	lsrs	r3, r3, #4
 80058ae:	f003 030f 	and.w	r3, r3, #15
 80058b2:	490a      	ldr	r1, [pc, #40]	; (80058dc <HAL_RCC_ClockConfig+0x1c8>)
 80058b4:	5ccb      	ldrb	r3, [r1, r3]
 80058b6:	fa22 f303 	lsr.w	r3, r2, r3
 80058ba:	4a09      	ldr	r2, [pc, #36]	; (80058e0 <HAL_RCC_ClockConfig+0x1cc>)
 80058bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80058be:	4b09      	ldr	r3, [pc, #36]	; (80058e4 <HAL_RCC_ClockConfig+0x1d0>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7fe ffec 	bl	80048a0 <HAL_InitTick>

  return HAL_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3710      	adds	r7, #16
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	40022000 	.word	0x40022000
 80058d8:	40021000 	.word	0x40021000
 80058dc:	0800dacc 	.word	0x0800dacc
 80058e0:	20000014 	.word	0x20000014
 80058e4:	20000030 	.word	0x20000030

080058e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058e8:	b490      	push	{r4, r7}
 80058ea:	b08a      	sub	sp, #40	; 0x28
 80058ec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80058ee:	4b2a      	ldr	r3, [pc, #168]	; (8005998 <HAL_RCC_GetSysClockFreq+0xb0>)
 80058f0:	1d3c      	adds	r4, r7, #4
 80058f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80058f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80058f8:	f240 2301 	movw	r3, #513	; 0x201
 80058fc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80058fe:	2300      	movs	r3, #0
 8005900:	61fb      	str	r3, [r7, #28]
 8005902:	2300      	movs	r3, #0
 8005904:	61bb      	str	r3, [r7, #24]
 8005906:	2300      	movs	r3, #0
 8005908:	627b      	str	r3, [r7, #36]	; 0x24
 800590a:	2300      	movs	r3, #0
 800590c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800590e:	2300      	movs	r3, #0
 8005910:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005912:	4b22      	ldr	r3, [pc, #136]	; (800599c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	f003 030c 	and.w	r3, r3, #12
 800591e:	2b04      	cmp	r3, #4
 8005920:	d002      	beq.n	8005928 <HAL_RCC_GetSysClockFreq+0x40>
 8005922:	2b08      	cmp	r3, #8
 8005924:	d003      	beq.n	800592e <HAL_RCC_GetSysClockFreq+0x46>
 8005926:	e02d      	b.n	8005984 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005928:	4b1d      	ldr	r3, [pc, #116]	; (80059a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800592a:	623b      	str	r3, [r7, #32]
      break;
 800592c:	e02d      	b.n	800598a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	0c9b      	lsrs	r3, r3, #18
 8005932:	f003 030f 	and.w	r3, r3, #15
 8005936:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800593a:	4413      	add	r3, r2
 800593c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005940:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d013      	beq.n	8005974 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800594c:	4b13      	ldr	r3, [pc, #76]	; (800599c <HAL_RCC_GetSysClockFreq+0xb4>)
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	0c5b      	lsrs	r3, r3, #17
 8005952:	f003 0301 	and.w	r3, r3, #1
 8005956:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800595a:	4413      	add	r3, r2
 800595c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005960:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	4a0e      	ldr	r2, [pc, #56]	; (80059a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005966:	fb02 f203 	mul.w	r2, r2, r3
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005970:	627b      	str	r3, [r7, #36]	; 0x24
 8005972:	e004      	b.n	800597e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	4a0b      	ldr	r2, [pc, #44]	; (80059a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005978:	fb02 f303 	mul.w	r3, r2, r3
 800597c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800597e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005980:	623b      	str	r3, [r7, #32]
      break;
 8005982:	e002      	b.n	800598a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005984:	4b06      	ldr	r3, [pc, #24]	; (80059a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005986:	623b      	str	r3, [r7, #32]
      break;
 8005988:	bf00      	nop
    }
  }
  return sysclockfreq;
 800598a:	6a3b      	ldr	r3, [r7, #32]
}
 800598c:	4618      	mov	r0, r3
 800598e:	3728      	adds	r7, #40	; 0x28
 8005990:	46bd      	mov	sp, r7
 8005992:	bc90      	pop	{r4, r7}
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	0800dab4 	.word	0x0800dab4
 800599c:	40021000 	.word	0x40021000
 80059a0:	007a1200 	.word	0x007a1200
 80059a4:	003d0900 	.word	0x003d0900

080059a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059ac:	4b02      	ldr	r3, [pc, #8]	; (80059b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80059ae:	681b      	ldr	r3, [r3, #0]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bc80      	pop	{r7}
 80059b6:	4770      	bx	lr
 80059b8:	20000014 	.word	0x20000014

080059bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80059c0:	f7ff fff2 	bl	80059a8 <HAL_RCC_GetHCLKFreq>
 80059c4:	4602      	mov	r2, r0
 80059c6:	4b05      	ldr	r3, [pc, #20]	; (80059dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	0a1b      	lsrs	r3, r3, #8
 80059cc:	f003 0307 	and.w	r3, r3, #7
 80059d0:	4903      	ldr	r1, [pc, #12]	; (80059e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059d2:	5ccb      	ldrb	r3, [r1, r3]
 80059d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059d8:	4618      	mov	r0, r3
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	40021000 	.word	0x40021000
 80059e0:	0800dadc 	.word	0x0800dadc

080059e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059e8:	f7ff ffde 	bl	80059a8 <HAL_RCC_GetHCLKFreq>
 80059ec:	4602      	mov	r2, r0
 80059ee:	4b05      	ldr	r3, [pc, #20]	; (8005a04 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	0adb      	lsrs	r3, r3, #11
 80059f4:	f003 0307 	and.w	r3, r3, #7
 80059f8:	4903      	ldr	r1, [pc, #12]	; (8005a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059fa:	5ccb      	ldrb	r3, [r1, r3]
 80059fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	40021000 	.word	0x40021000
 8005a08:	0800dadc 	.word	0x0800dadc

08005a0c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005a14:	4b0a      	ldr	r3, [pc, #40]	; (8005a40 <RCC_Delay+0x34>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a0a      	ldr	r2, [pc, #40]	; (8005a44 <RCC_Delay+0x38>)
 8005a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a1e:	0a5b      	lsrs	r3, r3, #9
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	fb02 f303 	mul.w	r3, r2, r3
 8005a26:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005a28:	bf00      	nop
  }
  while (Delay --);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	1e5a      	subs	r2, r3, #1
 8005a2e:	60fa      	str	r2, [r7, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1f9      	bne.n	8005a28 <RCC_Delay+0x1c>
}
 8005a34:	bf00      	nop
 8005a36:	bf00      	nop
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr
 8005a40:	20000014 	.word	0x20000014
 8005a44:	10624dd3 	.word	0x10624dd3

08005a48 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bc80      	pop	{r7}
 8005a58:	4770      	bx	lr

08005a5a <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b08a      	sub	sp, #40	; 0x28
 8005a5e:	af02      	add	r7, sp, #8
 8005a60:	60f8      	str	r0, [r7, #12]
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	603b      	str	r3, [r7, #0]
 8005a66:	4613      	mov	r3, r2
 8005a68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d101      	bne.n	8005a80 <HAL_SPI_Transmit+0x26>
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	e148      	b.n	8005d12 <HAL_SPI_Transmit+0x2b8>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a88:	f7fe ff4c 	bl	8004924 <HAL_GetTick>
 8005a8c:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d002      	beq.n	8005aa0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005a9a:	2302      	movs	r3, #2
 8005a9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a9e:	e12f      	b.n	8005d00 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d002      	beq.n	8005aac <HAL_SPI_Transmit+0x52>
 8005aa6:	88fb      	ldrh	r3, [r7, #6]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d102      	bne.n	8005ab2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ab0:	e126      	b.n	8005d00 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2203      	movs	r2, #3
 8005ab6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	68ba      	ldr	r2, [r7, #8]
 8005ac4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	88fa      	ldrh	r2, [r7, #6]
 8005aca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	88fa      	ldrh	r2, [r7, #6]
 8005ad0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2200      	movs	r2, #0
 8005adc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005af8:	d107      	bne.n	8005b0a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b08:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b12:	d110      	bne.n	8005b36 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6819      	ldr	r1, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005b22:	400b      	ands	r3, r1
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b34:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b40:	2b40      	cmp	r3, #64	; 0x40
 8005b42:	d007      	beq.n	8005b54 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b5c:	d147      	bne.n	8005bee <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d004      	beq.n	8005b70 <HAL_SPI_Transmit+0x116>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d138      	bne.n	8005be2 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	881a      	ldrh	r2, [r3, #0]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	3302      	adds	r3, #2
 8005b7e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	3b01      	subs	r3, #1
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b8e:	e028      	b.n	8005be2 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d10f      	bne.n	8005bbe <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	881a      	ldrh	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	3302      	adds	r3, #2
 8005bac:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	3b01      	subs	r3, #1
 8005bb6:	b29a      	uxth	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	86da      	strh	r2, [r3, #54]	; 0x36
 8005bbc:	e011      	b.n	8005be2 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00b      	beq.n	8005bdc <HAL_SPI_Transmit+0x182>
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bca:	d00a      	beq.n	8005be2 <HAL_SPI_Transmit+0x188>
 8005bcc:	f7fe feaa 	bl	8004924 <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	683a      	ldr	r2, [r7, #0]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d802      	bhi.n	8005be2 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005be0:	e08e      	b.n	8005d00 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1d1      	bne.n	8005b90 <HAL_SPI_Transmit+0x136>
 8005bec:	e048      	b.n	8005c80 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d004      	beq.n	8005c00 <HAL_SPI_Transmit+0x1a6>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d13a      	bne.n	8005c76 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	330c      	adds	r3, #12
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	7812      	ldrb	r2, [r2, #0]
 8005c0a:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c20:	e029      	b.n	8005c76 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f003 0302 	and.w	r3, r3, #2
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d110      	bne.n	8005c52 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	330c      	adds	r3, #12
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	7812      	ldrb	r2, [r2, #0]
 8005c3a:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	b29a      	uxth	r2, r3
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c50:	e011      	b.n	8005c76 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00b      	beq.n	8005c70 <HAL_SPI_Transmit+0x216>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c5e:	d00a      	beq.n	8005c76 <HAL_SPI_Transmit+0x21c>
 8005c60:	f7fe fe60 	bl	8004924 <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d802      	bhi.n	8005c76 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8005c70:	2303      	movs	r3, #3
 8005c72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c74:	e044      	b.n	8005d00 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1d0      	bne.n	8005c22 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	2201      	movs	r2, #1
 8005c88:	2102      	movs	r1, #2
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f000 fc10 	bl	80064b0 <SPI_WaitFlagStateUntilTimeout>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d002      	beq.n	8005c9c <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c9a:	e031      	b.n	8005d00 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8005c9c:	69ba      	ldr	r2, [r7, #24]
 8005c9e:	6839      	ldr	r1, [r7, #0]
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 fc6e 	bl	8006582 <SPI_CheckFlag_BSY>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d005      	beq.n	8005cb8 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005cb6:	e023      	b.n	8005d00 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d10a      	bne.n	8005cd6 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	617b      	str	r3, [r7, #20]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	617b      	str	r3, [r7, #20]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	617b      	str	r3, [r7, #20]
 8005cd4:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cde:	d107      	bne.n	8005cf0 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cee:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d002      	beq.n	8005cfe <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	77fb      	strb	r3, [r7, #31]
 8005cfc:	e000      	b.n	8005d00 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8005cfe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d10:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3720      	adds	r7, #32
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b08a      	sub	sp, #40	; 0x28
 8005d1e:	af02      	add	r7, sp, #8
 8005d20:	60f8      	str	r0, [r7, #12]
 8005d22:	60b9      	str	r1, [r7, #8]
 8005d24:	603b      	str	r3, [r7, #0]
 8005d26:	4613      	mov	r3, r2
 8005d28:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d32:	2300      	movs	r3, #0
 8005d34:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d3e:	d112      	bne.n	8005d66 <HAL_SPI_Receive+0x4c>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10e      	bne.n	8005d66 <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2204      	movs	r2, #4
 8005d4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8005d50:	88fa      	ldrh	r2, [r7, #6]
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	4613      	mov	r3, r2
 8005d58:	68ba      	ldr	r2, [r7, #8]
 8005d5a:	68b9      	ldr	r1, [r7, #8]
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f000 f97d 	bl	800605c <HAL_SPI_TransmitReceive>
 8005d62:	4603      	mov	r3, r0
 8005d64:	e176      	b.n	8006054 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d101      	bne.n	8005d74 <HAL_SPI_Receive+0x5a>
 8005d70:	2302      	movs	r3, #2
 8005d72:	e16f      	b.n	8006054 <HAL_SPI_Receive+0x33a>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d7c:	f7fe fdd2 	bl	8004924 <HAL_GetTick>
 8005d80:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d002      	beq.n	8005d94 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 8005d8e:	2302      	movs	r3, #2
 8005d90:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d92:	e156      	b.n	8006042 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d002      	beq.n	8005da0 <HAL_SPI_Receive+0x86>
 8005d9a:	88fb      	ldrh	r3, [r7, #6]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d102      	bne.n	8005da6 <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005da4:	e14d      	b.n	8006042 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2204      	movs	r2, #4
 8005daa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	68ba      	ldr	r2, [r7, #8]
 8005db8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	88fa      	ldrh	r2, [r7, #6]
 8005dbe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	88fa      	ldrh	r2, [r7, #6]
 8005dc4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2200      	movs	r2, #0
 8005de2:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dec:	d117      	bne.n	8005e1e <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6819      	ldr	r1, [r3, #0]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005dfc:	400b      	ands	r3, r1
 8005dfe:	6013      	str	r3, [r2, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e0e:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	3b01      	subs	r3, #1
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e26:	d107      	bne.n	8005e38 <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e36:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e42:	2b40      	cmp	r3, #64	; 0x40
 8005e44:	d007      	beq.n	8005e56 <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e54:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d15b      	bne.n	8005f16 <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8005e5e:	e02a      	b.n	8005eb6 <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 0301 	and.w	r3, r3, #1
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d111      	bne.n	8005e92 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	330c      	adds	r3, #12
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	b29a      	uxth	r2, r3
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e90:	e011      	b.n	8005eb6 <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00b      	beq.n	8005eb0 <HAL_SPI_Receive+0x196>
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9e:	d00a      	beq.n	8005eb6 <HAL_SPI_Receive+0x19c>
 8005ea0:	f7fe fd40 	bl	8004924 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d802      	bhi.n	8005eb6 <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005eb4:	e0c5      	b.n	8006042 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1cf      	bne.n	8005e60 <HAL_SPI_Receive+0x146>
 8005ec0:	e02e      	b.n	8005f20 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f003 0301 	and.w	r3, r3, #1
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d110      	bne.n	8005ef2 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	b29a      	uxth	r2, r3
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	3302      	adds	r3, #2
 8005ee0:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ef0:	e011      	b.n	8005f16 <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00b      	beq.n	8005f10 <HAL_SPI_Receive+0x1f6>
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005efe:	d00a      	beq.n	8005f16 <HAL_SPI_Receive+0x1fc>
 8005f00:	f7fe fd10 	bl	8004924 <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	683a      	ldr	r2, [r7, #0]
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d802      	bhi.n	8005f16 <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f14:	e095      	b.n	8006042 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1d0      	bne.n	8005ec2 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f28:	d142      	bne.n	8005fb0 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f38:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	2201      	movs	r2, #1
 8005f42:	2101      	movs	r1, #1
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 fab3 	bl	80064b0 <SPI_WaitFlagStateUntilTimeout>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d002      	beq.n	8005f56 <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	77fb      	strb	r3, [r7, #31]
      goto error;
 8005f54:	e075      	b.n	8006042 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f5e:	d106      	bne.n	8005f6e <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	b29a      	uxth	r2, r3
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	801a      	strh	r2, [r3, #0]
 8005f6c:	e006      	b.n	8005f7c <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	330c      	adds	r3, #12
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	b2da      	uxtb	r2, r3
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	2201      	movs	r2, #1
 8005f84:	2101      	movs	r1, #1
 8005f86:	68f8      	ldr	r0, [r7, #12]
 8005f88:	f000 fa92 	bl	80064b0 <SPI_WaitFlagStateUntilTimeout>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d008      	beq.n	8005fa4 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f96:	f043 0202 	orr.w	r2, r3, #2
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	77fb      	strb	r3, [r7, #31]
      goto error;
 8005fa2:	e04e      	b.n	8006042 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8005fae:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fb8:	d111      	bne.n	8005fde <HAL_SPI_Receive+0x2c4>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fc2:	d004      	beq.n	8005fce <HAL_SPI_Receive+0x2b4>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fcc:	d107      	bne.n	8005fde <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fdc:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	f003 0310 	and.w	r3, r3, #16
 8005fe8:	2b10      	cmp	r3, #16
 8005fea:	d122      	bne.n	8006032 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f000 fb4f 	bl	8006690 <SPI_ISCRCErrorValid>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d117      	bne.n	8006028 <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ffc:	f043 0202 	orr.w	r2, r3, #2
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6819      	ldr	r1, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006012:	400b      	ands	r3, r1
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006024:	601a      	str	r2, [r3, #0]
 8006026:	e004      	b.n	8006032 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006030:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006036:	2b00      	cmp	r3, #0
 8006038:	d002      	beq.n	8006040 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	77fb      	strb	r3, [r7, #31]
 800603e:	e000      	b.n	8006042 <HAL_SPI_Receive+0x328>
  }

error :
 8006040:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2201      	movs	r2, #1
 8006046:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006052:	7ffb      	ldrb	r3, [r7, #31]
}
 8006054:	4618      	mov	r0, r3
 8006056:	3720      	adds	r7, #32
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08e      	sub	sp, #56	; 0x38
 8006060:	af02      	add	r7, sp, #8
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
 8006068:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800606a:	2300      	movs	r3, #0
 800606c:	627b      	str	r3, [r7, #36]	; 0x24
 800606e:	2300      	movs	r3, #0
 8006070:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 8006072:	2300      	movs	r3, #0
 8006074:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8006076:	2300      	movs	r3, #0
 8006078:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800607a:	2301      	movs	r3, #1
 800607c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 800607e:	2300      	movs	r3, #0
 8006080:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800608a:	2b01      	cmp	r3, #1
 800608c:	d101      	bne.n	8006092 <HAL_SPI_TransmitReceive+0x36>
 800608e:	2302      	movs	r3, #2
 8006090:	e20a      	b.n	80064a8 <HAL_SPI_TransmitReceive+0x44c>
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2201      	movs	r2, #1
 8006096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800609a:	f7fe fc43 	bl	8004924 <HAL_GetTick>
 800609e:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80060b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d00e      	beq.n	80060d4 <HAL_SPI_TransmitReceive+0x78>
 80060b6:	6a3b      	ldr	r3, [r7, #32]
 80060b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060bc:	d106      	bne.n	80060cc <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d102      	bne.n	80060cc <HAL_SPI_TransmitReceive+0x70>
 80060c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d003      	beq.n	80060d4 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 80060cc:	2302      	movs	r3, #2
 80060ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80060d2:	e1df      	b.n	8006494 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d005      	beq.n	80060e6 <HAL_SPI_TransmitReceive+0x8a>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d002      	beq.n	80060e6 <HAL_SPI_TransmitReceive+0x8a>
 80060e0:	887b      	ldrh	r3, [r7, #2]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d103      	bne.n	80060ee <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80060ec:	e1d2      	b.n	8006494 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d103      	bne.n	8006102 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2205      	movs	r2, #5
 80060fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	887a      	ldrh	r2, [r7, #2]
 8006112:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	887a      	ldrh	r2, [r7, #2]
 8006118:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	887a      	ldrh	r2, [r7, #2]
 8006124:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	887a      	ldrh	r2, [r7, #2]
 800612a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006140:	d110      	bne.n	8006164 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6819      	ldr	r1, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006150:	400b      	ands	r3, r1
 8006152:	6013      	str	r3, [r2, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006162:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800616e:	2b40      	cmp	r3, #64	; 0x40
 8006170:	d007      	beq.n	8006182 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006180:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800618a:	f040 8084 	bne.w	8006296 <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d004      	beq.n	80061a0 <HAL_SPI_TransmitReceive+0x144>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800619a:	b29b      	uxth	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	d16f      	bne.n	8006280 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	881a      	ldrh	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	3302      	adds	r3, #2
 80061ae:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	3b01      	subs	r3, #1
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061be:	e05f      	b.n	8006280 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80061c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d02e      	beq.n	8006224 <HAL_SPI_TransmitReceive+0x1c8>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d029      	beq.n	8006224 <HAL_SPI_TransmitReceive+0x1c8>
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d122      	bne.n	8006224 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	881a      	ldrh	r2, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	3302      	adds	r3, #2
 80061ec:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	3b01      	subs	r3, #1
 80061f6:	b29a      	uxth	r2, r3
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 80061fc:	2300      	movs	r3, #0
 80061fe:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006204:	b29b      	uxth	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10c      	bne.n	8006224 <HAL_SPI_TransmitReceive+0x1c8>
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006212:	d107      	bne.n	8006224 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006222:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006228:	b29b      	uxth	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d018      	beq.n	8006260 <HAL_SPI_TransmitReceive+0x204>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b01      	cmp	r3, #1
 800623a:	d111      	bne.n	8006260 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	b29a      	uxth	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	3302      	adds	r3, #2
 800624c:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006252:	b29b      	uxth	r3, r3
 8006254:	3b01      	subs	r3, #1
 8006256:	b29a      	uxth	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800625c:	2301      	movs	r3, #1
 800625e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8006260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006266:	d00b      	beq.n	8006280 <HAL_SPI_TransmitReceive+0x224>
 8006268:	f7fe fb5c 	bl	8004924 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006274:	429a      	cmp	r2, r3
 8006276:	d803      	bhi.n	8006280 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800627e:	e109      	b.n	8006494 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006284:	b29b      	uxth	r3, r3
 8006286:	2b00      	cmp	r3, #0
 8006288:	d19a      	bne.n	80061c0 <HAL_SPI_TransmitReceive+0x164>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800628e:	b29b      	uxth	r3, r3
 8006290:	2b00      	cmp	r3, #0
 8006292:	d195      	bne.n	80061c0 <HAL_SPI_TransmitReceive+0x164>
 8006294:	e082      	b.n	800639c <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d004      	beq.n	80062a8 <HAL_SPI_TransmitReceive+0x24c>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d16f      	bne.n	8006388 <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	330c      	adds	r3, #12
 80062ae:	68ba      	ldr	r2, [r7, #8]
 80062b0:	7812      	ldrb	r2, [r2, #0]
 80062b2:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	3301      	adds	r3, #1
 80062b8:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062be:	b29b      	uxth	r3, r3
 80062c0:	3b01      	subs	r3, #1
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062c8:	e05e      	b.n	8006388 <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80062ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d02e      	beq.n	800632e <HAL_SPI_TransmitReceive+0x2d2>
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d029      	beq.n	800632e <HAL_SPI_TransmitReceive+0x2d2>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d122      	bne.n	800632e <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	1c5a      	adds	r2, r3, #1
 80062ec:	60ba      	str	r2, [r7, #8]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	320c      	adds	r2, #12
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	3b01      	subs	r3, #1
 8006300:	b29a      	uxth	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8006306:	2300      	movs	r3, #0
 8006308:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800630e:	b29b      	uxth	r3, r3
 8006310:	2b00      	cmp	r3, #0
 8006312:	d10c      	bne.n	800632e <HAL_SPI_TransmitReceive+0x2d2>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006318:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800631c:	d107      	bne.n	800632e <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800632c:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006332:	b29b      	uxth	r3, r3
 8006334:	2b00      	cmp	r3, #0
 8006336:	d017      	beq.n	8006368 <HAL_SPI_TransmitReceive+0x30c>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f003 0301 	and.w	r3, r3, #1
 8006342:	2b01      	cmp	r3, #1
 8006344:	d110      	bne.n	8006368 <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68d9      	ldr	r1, [r3, #12]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	1c5a      	adds	r2, r3, #1
 8006350:	607a      	str	r2, [r7, #4]
 8006352:	b2ca      	uxtb	r2, r1
 8006354:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800635a:	b29b      	uxth	r3, r3
 800635c:	3b01      	subs	r3, #1
 800635e:	b29a      	uxth	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8006364:	2301      	movs	r3, #1
 8006366:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8006368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800636a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800636e:	d00b      	beq.n	8006388 <HAL_SPI_TransmitReceive+0x32c>
 8006370:	f7fe fad8 	bl	8004924 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800637c:	429a      	cmp	r2, r3
 800637e:	d803      	bhi.n	8006388 <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006386:	e085      	b.n	8006494 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800638c:	b29b      	uxth	r3, r3
 800638e:	2b00      	cmp	r3, #0
 8006390:	d19b      	bne.n	80062ca <HAL_SPI_TransmitReceive+0x26e>
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	d196      	bne.n	80062ca <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063a4:	d11a      	bne.n	80063dc <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	9300      	str	r3, [sp, #0]
 80063aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ac:	2201      	movs	r2, #1
 80063ae:	2101      	movs	r1, #1
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 f87d 	bl	80064b0 <SPI_WaitFlagStateUntilTimeout>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d009      	beq.n	80063d0 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c0:	f043 0202 	orr.w	r2, r3, #2
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 80063ce:	e061      	b.n	8006494 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 80063da:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 0310 	and.w	r3, r3, #16
 80063e6:	2b10      	cmp	r3, #16
 80063e8:	d125      	bne.n	8006436 <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f000 f950 	bl	8006690 <SPI_ISCRCErrorValid>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d11a      	bne.n	800642c <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063fa:	f043 0202 	orr.w	r2, r3, #2
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	6819      	ldr	r1, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006410:	400b      	ands	r3, r1
 8006412:	6013      	str	r3, [r2, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006422:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800642a:	e004      	b.n	8006436 <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006434:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	9300      	str	r3, [sp, #0]
 800643a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800643c:	2201      	movs	r2, #1
 800643e:	2102      	movs	r1, #2
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 f835 	bl	80064b0 <SPI_WaitFlagStateUntilTimeout>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d003      	beq.n	8006454 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006452:	e01f      	b.n	8006494 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8006454:	69fa      	ldr	r2, [r7, #28]
 8006456:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006458:	68f8      	ldr	r0, [r7, #12]
 800645a:	f000 f892 	bl	8006582 <SPI_CheckFlag_BSY>
 800645e:	4603      	mov	r3, r0
 8006460:	2b00      	cmp	r3, #0
 8006462:	d006      	beq.n	8006472 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2220      	movs	r2, #32
 800646e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006470:	e010      	b.n	8006494 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10b      	bne.n	8006492 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800647a:	2300      	movs	r3, #0
 800647c:	617b      	str	r3, [r7, #20]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	617b      	str	r3, [r7, #20]
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	e000      	b.n	8006494 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 8006492:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80064a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3730      	adds	r7, #48	; 0x30
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	60b9      	str	r1, [r7, #8]
 80064ba:	607a      	str	r2, [r7, #4]
 80064bc:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80064be:	e04d      	b.n	800655c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c6:	d049      	beq.n	800655c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d007      	beq.n	80064de <SPI_WaitFlagStateUntilTimeout+0x2e>
 80064ce:	f7fe fa29 	bl	8004924 <HAL_GetTick>
 80064d2:	4602      	mov	r2, r0
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	683a      	ldr	r2, [r7, #0]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d83e      	bhi.n	800655c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064ec:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064f6:	d111      	bne.n	800651c <SPI_WaitFlagStateUntilTimeout+0x6c>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006500:	d004      	beq.n	800650c <SPI_WaitFlagStateUntilTimeout+0x5c>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800650a:	d107      	bne.n	800651c <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800651a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006520:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006524:	d110      	bne.n	8006548 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	6819      	ldr	r1, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006534:	400b      	ands	r3, r1
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006546:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e00e      	b.n	800657a <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	689a      	ldr	r2, [r3, #8]
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	4013      	ands	r3, r2
 8006566:	68ba      	ldr	r2, [r7, #8]
 8006568:	429a      	cmp	r2, r3
 800656a:	d101      	bne.n	8006570 <SPI_WaitFlagStateUntilTimeout+0xc0>
 800656c:	2201      	movs	r2, #1
 800656e:	e000      	b.n	8006572 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8006570:	2200      	movs	r2, #0
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	429a      	cmp	r2, r3
 8006576:	d1a3      	bne.n	80064c0 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b086      	sub	sp, #24
 8006586:	af02      	add	r7, sp, #8
 8006588:	60f8      	str	r0, [r7, #12]
 800658a:	60b9      	str	r1, [r7, #8]
 800658c:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	2200      	movs	r2, #0
 8006596:	2180      	movs	r1, #128	; 0x80
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f7ff ff89 	bl	80064b0 <SPI_WaitFlagStateUntilTimeout>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d007      	beq.n	80065b4 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a8:	f043 0220 	orr.w	r2, r3, #32
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e000      	b.n	80065b6 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3710      	adds	r7, #16
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
	...

080065c0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d101      	bne.n	80065d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e057      	b.n	8006682 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d102      	bne.n	80065e4 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f7ff fa32 	bl	8005a48 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2202      	movs	r2, #2
 80065e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065fa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685a      	ldr	r2, [r3, #4]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	431a      	orrs	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	431a      	orrs	r2, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	431a      	orrs	r2, r3
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	431a      	orrs	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006620:	431a      	orrs	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	431a      	orrs	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a1b      	ldr	r3, [r3, #32]
 800662c:	ea42 0103 	orr.w	r1, r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	430a      	orrs	r2, r1
 800663a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	0c1b      	lsrs	r3, r3, #16
 8006642:	f003 0104 	and.w	r1, r3, #4
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	430a      	orrs	r2, r1
 8006650:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800665a:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	69da      	ldr	r2, [r3, #28]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800666a:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 800666c:	4b07      	ldr	r3, [pc, #28]	; (800668c <HAL_SPI_Init+0xcc>)
 800666e:	2200      	movs	r2, #0
 8006670:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3708      	adds	r7, #8
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	20000f68 	.word	0x20000f68

08006690 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 8006698:	2301      	movs	r3, #1
#endif
}
 800669a:	4618      	mov	r0, r3
 800669c:	370c      	adds	r7, #12
 800669e:	46bd      	mov	sp, r7
 80066a0:	bc80      	pop	{r7}
 80066a2:	4770      	bx	lr

080066a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b082      	sub	sp, #8
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e01d      	b.n	80066f2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d106      	bne.n	80066d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f815 	bl	80066fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	3304      	adds	r3, #4
 80066e0:	4619      	mov	r1, r3
 80066e2:	4610      	mov	r0, r2
 80066e4:	f000 f8fc 	bl	80068e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3708      	adds	r7, #8
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80066fa:	b480      	push	{r7}
 80066fc:	b083      	sub	sp, #12
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006702:	bf00      	nop
 8006704:	370c      	adds	r7, #12
 8006706:	46bd      	mov	sp, r7
 8006708:	bc80      	pop	{r7}
 800670a:	4770      	bx	lr

0800670c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68da      	ldr	r2, [r3, #12]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f042 0201 	orr.w	r2, r2, #1
 8006722:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f003 0307 	and.w	r3, r3, #7
 800672e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2b06      	cmp	r3, #6
 8006734:	d007      	beq.n	8006746 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f042 0201 	orr.w	r2, r2, #1
 8006744:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3714      	adds	r7, #20
 800674c:	46bd      	mov	sp, r7
 800674e:	bc80      	pop	{r7}
 8006750:	4770      	bx	lr

08006752 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b082      	sub	sp, #8
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d101      	bne.n	8006764 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	e01d      	b.n	80067a0 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	d106      	bne.n	800677e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 f815 	bl	80067a8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2202      	movs	r2, #2
 8006782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	3304      	adds	r3, #4
 800678e:	4619      	mov	r1, r3
 8006790:	4610      	mov	r0, r2
 8006792:	f000 f8a5 	bl	80068e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2201      	movs	r2, #1
 800679a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800679e:	2300      	movs	r3, #0
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3708      	adds	r7, #8
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b083      	sub	sp, #12
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80067b0:	bf00      	nop
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bc80      	pop	{r7}
 80067b8:	4770      	bx	lr
	...

080067bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2201      	movs	r2, #1
 80067cc:	6839      	ldr	r1, [r7, #0]
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 fa70 	bl	8006cb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a10      	ldr	r2, [pc, #64]	; (800681c <HAL_TIM_PWM_Start+0x60>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d107      	bne.n	80067ee <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f003 0307 	and.w	r3, r3, #7
 80067f8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2b06      	cmp	r3, #6
 80067fe:	d007      	beq.n	8006810 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f042 0201 	orr.w	r2, r2, #1
 800680e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	40012c00 	.word	0x40012c00

08006820 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006832:	2b01      	cmp	r3, #1
 8006834:	d101      	bne.n	800683a <HAL_TIM_OC_ConfigChannel+0x1a>
 8006836:	2302      	movs	r3, #2
 8006838:	e04e      	b.n	80068d8 <HAL_TIM_OC_ConfigChannel+0xb8>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2202      	movs	r2, #2
 8006846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b0c      	cmp	r3, #12
 800684e:	d839      	bhi.n	80068c4 <HAL_TIM_OC_ConfigChannel+0xa4>
 8006850:	a201      	add	r2, pc, #4	; (adr r2, 8006858 <HAL_TIM_OC_ConfigChannel+0x38>)
 8006852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006856:	bf00      	nop
 8006858:	0800688d 	.word	0x0800688d
 800685c:	080068c5 	.word	0x080068c5
 8006860:	080068c5 	.word	0x080068c5
 8006864:	080068c5 	.word	0x080068c5
 8006868:	0800689b 	.word	0x0800689b
 800686c:	080068c5 	.word	0x080068c5
 8006870:	080068c5 	.word	0x080068c5
 8006874:	080068c5 	.word	0x080068c5
 8006878:	080068a9 	.word	0x080068a9
 800687c:	080068c5 	.word	0x080068c5
 8006880:	080068c5 	.word	0x080068c5
 8006884:	080068c5 	.word	0x080068c5
 8006888:	080068b7 	.word	0x080068b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	68b9      	ldr	r1, [r7, #8]
 8006892:	4618      	mov	r0, r3
 8006894:	f000 f886 	bl	80069a4 <TIM_OC1_SetConfig>
      break;
 8006898:	e015      	b.n	80068c6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68b9      	ldr	r1, [r7, #8]
 80068a0:	4618      	mov	r0, r3
 80068a2:	f000 f8e5 	bl	8006a70 <TIM_OC2_SetConfig>
      break;
 80068a6:	e00e      	b.n	80068c6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68b9      	ldr	r1, [r7, #8]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f948 	bl	8006b44 <TIM_OC3_SetConfig>
      break;
 80068b4:	e007      	b.n	80068c6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68b9      	ldr	r1, [r7, #8]
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 f9ab 	bl	8006c18 <TIM_OC4_SetConfig>
      break;
 80068c2:	e000      	b.n	80068c6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80068c4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b085      	sub	sp, #20
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a29      	ldr	r2, [pc, #164]	; (8006998 <TIM_Base_SetConfig+0xb8>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d00b      	beq.n	8006910 <TIM_Base_SetConfig+0x30>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068fe:	d007      	beq.n	8006910 <TIM_Base_SetConfig+0x30>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a26      	ldr	r2, [pc, #152]	; (800699c <TIM_Base_SetConfig+0xbc>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d003      	beq.n	8006910 <TIM_Base_SetConfig+0x30>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a25      	ldr	r2, [pc, #148]	; (80069a0 <TIM_Base_SetConfig+0xc0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d108      	bne.n	8006922 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4313      	orrs	r3, r2
 8006920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a1c      	ldr	r2, [pc, #112]	; (8006998 <TIM_Base_SetConfig+0xb8>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d00b      	beq.n	8006942 <TIM_Base_SetConfig+0x62>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006930:	d007      	beq.n	8006942 <TIM_Base_SetConfig+0x62>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a19      	ldr	r2, [pc, #100]	; (800699c <TIM_Base_SetConfig+0xbc>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d003      	beq.n	8006942 <TIM_Base_SetConfig+0x62>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a18      	ldr	r2, [pc, #96]	; (80069a0 <TIM_Base_SetConfig+0xc0>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d108      	bne.n	8006954 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	4313      	orrs	r3, r2
 8006952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	695b      	ldr	r3, [r3, #20]
 800695e:	4313      	orrs	r3, r2
 8006960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	689a      	ldr	r2, [r3, #8]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4a07      	ldr	r2, [pc, #28]	; (8006998 <TIM_Base_SetConfig+0xb8>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d103      	bne.n	8006988 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	691a      	ldr	r2, [r3, #16]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	615a      	str	r2, [r3, #20]
}
 800698e:	bf00      	nop
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	bc80      	pop	{r7}
 8006996:	4770      	bx	lr
 8006998:	40012c00 	.word	0x40012c00
 800699c:	40000400 	.word	0x40000400
 80069a0:	40000800 	.word	0x40000800

080069a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	f023 0201 	bic.w	r2, r3, #1
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	699b      	ldr	r3, [r3, #24]
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0303 	bic.w	r3, r3, #3
 80069da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f023 0302 	bic.w	r3, r3, #2
 80069ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	697a      	ldr	r2, [r7, #20]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a1c      	ldr	r2, [pc, #112]	; (8006a6c <TIM_OC1_SetConfig+0xc8>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d10c      	bne.n	8006a1a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f023 0308 	bic.w	r3, r3, #8
 8006a06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	f023 0304 	bic.w	r3, r3, #4
 8006a18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a13      	ldr	r2, [pc, #76]	; (8006a6c <TIM_OC1_SetConfig+0xc8>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d111      	bne.n	8006a46 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	697a      	ldr	r2, [r7, #20]
 8006a5e:	621a      	str	r2, [r3, #32]
}
 8006a60:	bf00      	nop
 8006a62:	371c      	adds	r7, #28
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bc80      	pop	{r7}
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	40012c00 	.word	0x40012c00

08006a70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b087      	sub	sp, #28
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	f023 0210 	bic.w	r2, r3, #16
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	699b      	ldr	r3, [r3, #24]
 8006a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	021b      	lsls	r3, r3, #8
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	f023 0320 	bic.w	r3, r3, #32
 8006aba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	011b      	lsls	r3, r3, #4
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a1d      	ldr	r2, [pc, #116]	; (8006b40 <TIM_OC2_SetConfig+0xd0>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d10d      	bne.n	8006aec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ad6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	011b      	lsls	r3, r3, #4
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006aea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4a14      	ldr	r2, [pc, #80]	; (8006b40 <TIM_OC2_SetConfig+0xd0>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d113      	bne.n	8006b1c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006afa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	695b      	ldr	r3, [r3, #20]
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	693a      	ldr	r2, [r7, #16]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	699b      	ldr	r3, [r3, #24]
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	693a      	ldr	r2, [r7, #16]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	685a      	ldr	r2, [r3, #4]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	621a      	str	r2, [r3, #32]
}
 8006b36:	bf00      	nop
 8006b38:	371c      	adds	r7, #28
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bc80      	pop	{r7}
 8006b3e:	4770      	bx	lr
 8006b40:	40012c00 	.word	0x40012c00

08006b44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b087      	sub	sp, #28
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f023 0303 	bic.w	r3, r3, #3
 8006b7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	021b      	lsls	r3, r3, #8
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a1d      	ldr	r2, [pc, #116]	; (8006c14 <TIM_OC3_SetConfig+0xd0>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d10d      	bne.n	8006bbe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	021b      	lsls	r3, r3, #8
 8006bb0:	697a      	ldr	r2, [r7, #20]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a14      	ldr	r2, [pc, #80]	; (8006c14 <TIM_OC3_SetConfig+0xd0>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d113      	bne.n	8006bee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	011b      	lsls	r3, r3, #4
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	011b      	lsls	r3, r3, #4
 8006be8:	693a      	ldr	r2, [r7, #16]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	621a      	str	r2, [r3, #32]
}
 8006c08:	bf00      	nop
 8006c0a:	371c      	adds	r7, #28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bc80      	pop	{r7}
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	40012c00 	.word	0x40012c00

08006c18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a1b      	ldr	r3, [r3, #32]
 8006c32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	021b      	lsls	r3, r3, #8
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	031b      	lsls	r3, r3, #12
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a0f      	ldr	r2, [pc, #60]	; (8006cb0 <TIM_OC4_SetConfig+0x98>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d109      	bne.n	8006c8c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	695b      	ldr	r3, [r3, #20]
 8006c84:	019b      	lsls	r3, r3, #6
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	697a      	ldr	r2, [r7, #20]
 8006c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	621a      	str	r2, [r3, #32]
}
 8006ca6:	bf00      	nop
 8006ca8:	371c      	adds	r7, #28
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bc80      	pop	{r7}
 8006cae:	4770      	bx	lr
 8006cb0:	40012c00 	.word	0x40012c00

08006cb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	f003 031f 	and.w	r3, r3, #31
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ccc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6a1a      	ldr	r2, [r3, #32]
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	43db      	mvns	r3, r3
 8006cd6:	401a      	ands	r2, r3
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6a1a      	ldr	r2, [r3, #32]
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	f003 031f 	and.w	r3, r3, #31
 8006ce6:	6879      	ldr	r1, [r7, #4]
 8006ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cec:	431a      	orrs	r2, r3
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	621a      	str	r2, [r3, #32]
}
 8006cf2:	bf00      	nop
 8006cf4:	371c      	adds	r7, #28
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bc80      	pop	{r7}
 8006cfa:	4770      	bx	lr

08006cfc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2204      	movs	r2, #4
 8006d0c:	6839      	ldr	r1, [r7, #0]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f000 f81e 	bl	8006d50 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d22:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	f003 0307 	and.w	r3, r3, #7
 8006d2e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2b06      	cmp	r3, #6
 8006d34:	d007      	beq.n	8006d46 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f042 0201 	orr.w	r2, r2, #1
 8006d44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	f003 031f 	and.w	r3, r3, #31
 8006d62:	2204      	movs	r2, #4
 8006d64:	fa02 f303 	lsl.w	r3, r2, r3
 8006d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6a1a      	ldr	r2, [r3, #32]
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	43db      	mvns	r3, r3
 8006d72:	401a      	ands	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6a1a      	ldr	r2, [r3, #32]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f003 031f 	and.w	r3, r3, #31
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	fa01 f303 	lsl.w	r3, r1, r3
 8006d88:	431a      	orrs	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	621a      	str	r2, [r3, #32]
}
 8006d8e:	bf00      	nop
 8006d90:	371c      	adds	r7, #28
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bc80      	pop	{r7}
 8006d96:	4770      	bx	lr

08006d98 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	4613      	mov	r3, r2
 8006da4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b20      	cmp	r3, #32
 8006db0:	d130      	bne.n	8006e14 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d002      	beq.n	8006dbe <HAL_UART_Transmit_IT+0x26>
 8006db8:	88fb      	ldrh	r3, [r7, #6]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e029      	b.n	8006e16 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d101      	bne.n	8006dd0 <HAL_UART_Transmit_IT+0x38>
 8006dcc:	2302      	movs	r3, #2
 8006dce:	e022      	b.n	8006e16 <HAL_UART_Transmit_IT+0x7e>
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	88fa      	ldrh	r2, [r7, #6]
 8006de2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	88fa      	ldrh	r2, [r7, #6]
 8006de8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2221      	movs	r2, #33	; 0x21
 8006df4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e0e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006e10:	2300      	movs	r3, #0
 8006e12:	e000      	b.n	8006e16 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006e14:	2302      	movs	r3, #2
  }
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3714      	adds	r7, #20
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bc80      	pop	{r7}
 8006e1e:	4770      	bx	lr

08006e20 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	4613      	mov	r3, r2
 8006e2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b20      	cmp	r3, #32
 8006e38:	d140      	bne.n	8006ebc <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d002      	beq.n	8006e46 <HAL_UART_Receive_IT+0x26>
 8006e40:	88fb      	ldrh	r3, [r7, #6]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d101      	bne.n	8006e4a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e039      	b.n	8006ebe <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d101      	bne.n	8006e58 <HAL_UART_Receive_IT+0x38>
 8006e54:	2302      	movs	r3, #2
 8006e56:	e032      	b.n	8006ebe <HAL_UART_Receive_IT+0x9e>
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	88fa      	ldrh	r2, [r7, #6]
 8006e6a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	88fa      	ldrh	r2, [r7, #6]
 8006e70:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2222      	movs	r2, #34	; 0x22
 8006e7c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2200      	movs	r2, #0
 8006e84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68da      	ldr	r2, [r3, #12]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e96:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	695a      	ldr	r2, [r3, #20]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f042 0201 	orr.w	r2, r2, #1
 8006ea6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	68da      	ldr	r2, [r3, #12]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f042 0220 	orr.w	r2, r2, #32
 8006eb6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	e000      	b.n	8006ebe <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006ebc:	2302      	movs	r3, #2
  }
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3714      	adds	r7, #20
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bc80      	pop	{r7}
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b088      	sub	sp, #32
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006eec:	2300      	movs	r3, #0
 8006eee:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	f003 030f 	and.w	r3, r3, #15
 8006ef6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10d      	bne.n	8006f1a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	f003 0320 	and.w	r3, r3, #32
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d008      	beq.n	8006f1a <HAL_UART_IRQHandler+0x52>
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	f003 0320 	and.w	r3, r3, #32
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f979 	bl	800720a <UART_Receive_IT>
      return;
 8006f18:	e0cb      	b.n	80070b2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 80ab 	beq.w	8007078 <HAL_UART_IRQHandler+0x1b0>
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f003 0301 	and.w	r3, r3, #1
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d105      	bne.n	8006f38 <HAL_UART_IRQHandler+0x70>
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 80a0 	beq.w	8007078 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	f003 0301 	and.w	r3, r3, #1
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00a      	beq.n	8006f58 <HAL_UART_IRQHandler+0x90>
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d005      	beq.n	8006f58 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f50:	f043 0201 	orr.w	r2, r3, #1
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	f003 0304 	and.w	r3, r3, #4
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00a      	beq.n	8006f78 <HAL_UART_IRQHandler+0xb0>
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f003 0301 	and.w	r3, r3, #1
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d005      	beq.n	8006f78 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f70:	f043 0202 	orr.w	r2, r3, #2
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	f003 0302 	and.w	r3, r3, #2
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00a      	beq.n	8006f98 <HAL_UART_IRQHandler+0xd0>
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	f003 0301 	and.w	r3, r3, #1
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d005      	beq.n	8006f98 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f90:	f043 0204 	orr.w	r2, r3, #4
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f98:	69fb      	ldr	r3, [r7, #28]
 8006f9a:	f003 0308 	and.w	r3, r3, #8
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00a      	beq.n	8006fb8 <HAL_UART_IRQHandler+0xf0>
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	f003 0301 	and.w	r3, r3, #1
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d005      	beq.n	8006fb8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fb0:	f043 0208 	orr.w	r2, r3, #8
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d077      	beq.n	80070b0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	f003 0320 	and.w	r3, r3, #32
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d007      	beq.n	8006fda <HAL_UART_IRQHandler+0x112>
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	f003 0320 	and.w	r3, r3, #32
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 f918 	bl	800720a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	bf14      	ite	ne
 8006fe8:	2301      	movne	r3, #1
 8006fea:	2300      	moveq	r3, #0
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ff4:	f003 0308 	and.w	r3, r3, #8
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d102      	bne.n	8007002 <HAL_UART_IRQHandler+0x13a>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d031      	beq.n	8007066 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 f863 	bl	80070ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007012:	2b00      	cmp	r3, #0
 8007014:	d023      	beq.n	800705e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	695a      	ldr	r2, [r3, #20]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007024:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800702a:	2b00      	cmp	r3, #0
 800702c:	d013      	beq.n	8007056 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007032:	4a21      	ldr	r2, [pc, #132]	; (80070b8 <HAL_UART_IRQHandler+0x1f0>)
 8007034:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800703a:	4618      	mov	r0, r3
 800703c:	f7fd fdba 	bl	8004bb4 <HAL_DMA_Abort_IT>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	d016      	beq.n	8007074 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800704a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007050:	4610      	mov	r0, r2
 8007052:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007054:	e00e      	b.n	8007074 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f7fc fa82 	bl	8003560 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800705c:	e00a      	b.n	8007074 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f7fc fa7e 	bl	8003560 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007064:	e006      	b.n	8007074 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f7fc fa7a 	bl	8003560 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007072:	e01d      	b.n	80070b0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007074:	bf00      	nop
    return;
 8007076:	e01b      	b.n	80070b0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800707e:	2b00      	cmp	r3, #0
 8007080:	d008      	beq.n	8007094 <HAL_UART_IRQHandler+0x1cc>
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007088:	2b00      	cmp	r3, #0
 800708a:	d003      	beq.n	8007094 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f84f 	bl	8007130 <UART_Transmit_IT>
    return;
 8007092:	e00e      	b.n	80070b2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800709a:	2b00      	cmp	r3, #0
 800709c:	d009      	beq.n	80070b2 <HAL_UART_IRQHandler+0x1ea>
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d004      	beq.n	80070b2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 f896 	bl	80071da <UART_EndTransmit_IT>
    return;
 80070ae:	e000      	b.n	80070b2 <HAL_UART_IRQHandler+0x1ea>
    return;
 80070b0:	bf00      	nop
  }
}
 80070b2:	3720      	adds	r7, #32
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	08007109 	.word	0x08007109

080070bc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070bc:	b480      	push	{r7}
 80070be:	b083      	sub	sp, #12
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bc80      	pop	{r7}
 80070cc:	4770      	bx	lr

080070ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070ce:	b480      	push	{r7}
 80070d0:	b083      	sub	sp, #12
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68da      	ldr	r2, [r3, #12]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80070e4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	695a      	ldr	r2, [r3, #20]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 0201 	bic.w	r2, r2, #1
 80070f4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2220      	movs	r2, #32
 80070fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80070fe:	bf00      	nop
 8007100:	370c      	adds	r7, #12
 8007102:	46bd      	mov	sp, r7
 8007104:	bc80      	pop	{r7}
 8007106:	4770      	bx	lr

08007108 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007114:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f7fc fa1c 	bl	8003560 <HAL_UART_ErrorCallback>
}
 8007128:	bf00      	nop
 800712a:	3710      	adds	r7, #16
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}

08007130 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007130:	b480      	push	{r7}
 8007132:	b085      	sub	sp, #20
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800713e:	b2db      	uxtb	r3, r3
 8007140:	2b21      	cmp	r3, #33	; 0x21
 8007142:	d144      	bne.n	80071ce <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800714c:	d11a      	bne.n	8007184 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a1b      	ldr	r3, [r3, #32]
 8007152:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	881b      	ldrh	r3, [r3, #0]
 8007158:	461a      	mov	r2, r3
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007162:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	691b      	ldr	r3, [r3, #16]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d105      	bne.n	8007178 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6a1b      	ldr	r3, [r3, #32]
 8007170:	1c9a      	adds	r2, r3, #2
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	621a      	str	r2, [r3, #32]
 8007176:	e00e      	b.n	8007196 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6a1b      	ldr	r3, [r3, #32]
 800717c:	1c5a      	adds	r2, r3, #1
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	621a      	str	r2, [r3, #32]
 8007182:	e008      	b.n	8007196 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6a1b      	ldr	r3, [r3, #32]
 8007188:	1c59      	adds	r1, r3, #1
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	6211      	str	r1, [r2, #32]
 800718e:	781a      	ldrb	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800719a:	b29b      	uxth	r3, r3
 800719c:	3b01      	subs	r3, #1
 800719e:	b29b      	uxth	r3, r3
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	4619      	mov	r1, r3
 80071a4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d10f      	bne.n	80071ca <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68da      	ldr	r2, [r3, #12]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68da      	ldr	r2, [r3, #12]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80071ca:	2300      	movs	r3, #0
 80071cc:	e000      	b.n	80071d0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80071ce:	2302      	movs	r3, #2
  }
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3714      	adds	r7, #20
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bc80      	pop	{r7}
 80071d8:	4770      	bx	lr

080071da <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b082      	sub	sp, #8
 80071de:	af00      	add	r7, sp, #0
 80071e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68da      	ldr	r2, [r3, #12]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071f0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2220      	movs	r2, #32
 80071f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f7ff ff5e 	bl	80070bc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3708      	adds	r7, #8
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800720a:	b580      	push	{r7, lr}
 800720c:	b084      	sub	sp, #16
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007218:	b2db      	uxtb	r3, r3
 800721a:	2b22      	cmp	r3, #34	; 0x22
 800721c:	d171      	bne.n	8007302 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007226:	d123      	bne.n	8007270 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800722c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d10e      	bne.n	8007254 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	b29b      	uxth	r3, r3
 800723e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007242:	b29a      	uxth	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800724c:	1c9a      	adds	r2, r3, #2
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	629a      	str	r2, [r3, #40]	; 0x28
 8007252:	e029      	b.n	80072a8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	b29b      	uxth	r3, r3
 800725c:	b2db      	uxtb	r3, r3
 800725e:	b29a      	uxth	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007268:	1c5a      	adds	r2, r3, #1
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	629a      	str	r2, [r3, #40]	; 0x28
 800726e:	e01b      	b.n	80072a8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	691b      	ldr	r3, [r3, #16]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10a      	bne.n	800728e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	6858      	ldr	r0, [r3, #4]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007282:	1c59      	adds	r1, r3, #1
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	6291      	str	r1, [r2, #40]	; 0x28
 8007288:	b2c2      	uxtb	r2, r0
 800728a:	701a      	strb	r2, [r3, #0]
 800728c:	e00c      	b.n	80072a8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	b2da      	uxtb	r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800729a:	1c58      	adds	r0, r3, #1
 800729c:	6879      	ldr	r1, [r7, #4]
 800729e:	6288      	str	r0, [r1, #40]	; 0x28
 80072a0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80072a4:	b2d2      	uxtb	r2, r2
 80072a6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	3b01      	subs	r3, #1
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	4619      	mov	r1, r3
 80072b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d120      	bne.n	80072fe <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68da      	ldr	r2, [r3, #12]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f022 0220 	bic.w	r2, r2, #32
 80072ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	68da      	ldr	r2, [r3, #12]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072da:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	695a      	ldr	r2, [r3, #20]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f022 0201 	bic.w	r2, r2, #1
 80072ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2220      	movs	r2, #32
 80072f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f7fc f8e1 	bl	80034bc <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80072fa:	2300      	movs	r3, #0
 80072fc:	e002      	b.n	8007304 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80072fe:	2300      	movs	r3, #0
 8007300:	e000      	b.n	8007304 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007302:	2302      	movs	r3, #2
  }
}
 8007304:	4618      	mov	r0, r3
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800730c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800730e:	e003      	b.n	8007318 <LoopCopyDataInit>

08007310 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007310:	4b12      	ldr	r3, [pc, #72]	; (800735c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8007312:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8007314:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8007316:	3104      	adds	r1, #4

08007318 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007318:	4811      	ldr	r0, [pc, #68]	; (8007360 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 800731a:	4b12      	ldr	r3, [pc, #72]	; (8007364 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 800731c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800731e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007320:	d3f6      	bcc.n	8007310 <CopyDataInit>
  ldr r2, =_sbss
 8007322:	4a11      	ldr	r2, [pc, #68]	; (8007368 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8007324:	e002      	b.n	800732c <LoopFillZerobss>

08007326 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8007326:	2300      	movs	r3, #0
  str r3, [r2], #4
 8007328:	f842 3b04 	str.w	r3, [r2], #4

0800732c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800732c:	4b0f      	ldr	r3, [pc, #60]	; (800736c <LoopPaintStack+0x30>)
  cmp r2, r3
 800732e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007330:	d3f9      	bcc.n	8007326 <FillZerobss>

  ldr r3, =0x55555555
 8007332:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8007336:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 800733a:	4a0c      	ldr	r2, [pc, #48]	; (800736c <LoopPaintStack+0x30>)

0800733c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 800733c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8007340:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8007342:	d1fb      	bne.n	800733c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007344:	f7fc faa8 	bl	8003898 <SystemInit>
    bl  SystemCoreClockUpdate
 8007348:	f7fc fada 	bl	8003900 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 800734c:	f7fb f82e 	bl	80023ac <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8007350:	f000 f816 	bl	8007380 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007354:	f7fa f87c 	bl	8001450 <main>
  b Infinite_Loop
 8007358:	f000 b80a 	b.w	8007370 <Default_Handler>
  ldr r3, =_sidata
 800735c:	0800ff5c 	.word	0x0800ff5c
  ldr r0, =_sdata
 8007360:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8007364:	200009e8 	.word	0x200009e8
  ldr r2, =_sbss
 8007368:	200009e8 	.word	0x200009e8
  ldr r3, = _ebss
 800736c:	20001060 	.word	0x20001060

08007370 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
   b Infinite_Loop
 8007370:	e7fe      	b.n	8007370 <Default_Handler>
	...

08007374 <__errno>:
 8007374:	4b01      	ldr	r3, [pc, #4]	; (800737c <__errno+0x8>)
 8007376:	6818      	ldr	r0, [r3, #0]
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	20000038 	.word	0x20000038

08007380 <__libc_init_array>:
 8007380:	b570      	push	{r4, r5, r6, lr}
 8007382:	2600      	movs	r6, #0
 8007384:	4d0c      	ldr	r5, [pc, #48]	; (80073b8 <__libc_init_array+0x38>)
 8007386:	4c0d      	ldr	r4, [pc, #52]	; (80073bc <__libc_init_array+0x3c>)
 8007388:	1b64      	subs	r4, r4, r5
 800738a:	10a4      	asrs	r4, r4, #2
 800738c:	42a6      	cmp	r6, r4
 800738e:	d109      	bne.n	80073a4 <__libc_init_array+0x24>
 8007390:	f006 f868 	bl	800d464 <_init>
 8007394:	2600      	movs	r6, #0
 8007396:	4d0a      	ldr	r5, [pc, #40]	; (80073c0 <__libc_init_array+0x40>)
 8007398:	4c0a      	ldr	r4, [pc, #40]	; (80073c4 <__libc_init_array+0x44>)
 800739a:	1b64      	subs	r4, r4, r5
 800739c:	10a4      	asrs	r4, r4, #2
 800739e:	42a6      	cmp	r6, r4
 80073a0:	d105      	bne.n	80073ae <__libc_init_array+0x2e>
 80073a2:	bd70      	pop	{r4, r5, r6, pc}
 80073a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80073a8:	4798      	blx	r3
 80073aa:	3601      	adds	r6, #1
 80073ac:	e7ee      	b.n	800738c <__libc_init_array+0xc>
 80073ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80073b2:	4798      	blx	r3
 80073b4:	3601      	adds	r6, #1
 80073b6:	e7f2      	b.n	800739e <__libc_init_array+0x1e>
 80073b8:	0800ff50 	.word	0x0800ff50
 80073bc:	0800ff50 	.word	0x0800ff50
 80073c0:	0800ff50 	.word	0x0800ff50
 80073c4:	0800ff58 	.word	0x0800ff58

080073c8 <_malloc_r>:
 80073c8:	f101 030b 	add.w	r3, r1, #11
 80073cc:	2b16      	cmp	r3, #22
 80073ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d2:	4605      	mov	r5, r0
 80073d4:	d906      	bls.n	80073e4 <_malloc_r+0x1c>
 80073d6:	f033 0707 	bics.w	r7, r3, #7
 80073da:	d504      	bpl.n	80073e6 <_malloc_r+0x1e>
 80073dc:	230c      	movs	r3, #12
 80073de:	602b      	str	r3, [r5, #0]
 80073e0:	2400      	movs	r4, #0
 80073e2:	e1ae      	b.n	8007742 <_malloc_r+0x37a>
 80073e4:	2710      	movs	r7, #16
 80073e6:	42b9      	cmp	r1, r7
 80073e8:	d8f8      	bhi.n	80073dc <_malloc_r+0x14>
 80073ea:	4628      	mov	r0, r5
 80073ec:	f000 fa44 	bl	8007878 <__malloc_lock>
 80073f0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80073f4:	4ec3      	ldr	r6, [pc, #780]	; (8007704 <_malloc_r+0x33c>)
 80073f6:	d238      	bcs.n	800746a <_malloc_r+0xa2>
 80073f8:	f107 0208 	add.w	r2, r7, #8
 80073fc:	4432      	add	r2, r6
 80073fe:	6854      	ldr	r4, [r2, #4]
 8007400:	f1a2 0108 	sub.w	r1, r2, #8
 8007404:	428c      	cmp	r4, r1
 8007406:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800740a:	d102      	bne.n	8007412 <_malloc_r+0x4a>
 800740c:	68d4      	ldr	r4, [r2, #12]
 800740e:	42a2      	cmp	r2, r4
 8007410:	d010      	beq.n	8007434 <_malloc_r+0x6c>
 8007412:	6863      	ldr	r3, [r4, #4]
 8007414:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8007418:	f023 0303 	bic.w	r3, r3, #3
 800741c:	60ca      	str	r2, [r1, #12]
 800741e:	4423      	add	r3, r4
 8007420:	6091      	str	r1, [r2, #8]
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	f042 0201 	orr.w	r2, r2, #1
 8007428:	605a      	str	r2, [r3, #4]
 800742a:	4628      	mov	r0, r5
 800742c:	f000 fa2a 	bl	8007884 <__malloc_unlock>
 8007430:	3408      	adds	r4, #8
 8007432:	e186      	b.n	8007742 <_malloc_r+0x37a>
 8007434:	3302      	adds	r3, #2
 8007436:	4ab4      	ldr	r2, [pc, #720]	; (8007708 <_malloc_r+0x340>)
 8007438:	6934      	ldr	r4, [r6, #16]
 800743a:	4611      	mov	r1, r2
 800743c:	4294      	cmp	r4, r2
 800743e:	d077      	beq.n	8007530 <_malloc_r+0x168>
 8007440:	6860      	ldr	r0, [r4, #4]
 8007442:	f020 0c03 	bic.w	ip, r0, #3
 8007446:	ebac 0007 	sub.w	r0, ip, r7
 800744a:	280f      	cmp	r0, #15
 800744c:	dd48      	ble.n	80074e0 <_malloc_r+0x118>
 800744e:	19e1      	adds	r1, r4, r7
 8007450:	f040 0301 	orr.w	r3, r0, #1
 8007454:	f047 0701 	orr.w	r7, r7, #1
 8007458:	6067      	str	r7, [r4, #4]
 800745a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800745e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8007462:	604b      	str	r3, [r1, #4]
 8007464:	f844 000c 	str.w	r0, [r4, ip]
 8007468:	e7df      	b.n	800742a <_malloc_r+0x62>
 800746a:	0a7b      	lsrs	r3, r7, #9
 800746c:	d02a      	beq.n	80074c4 <_malloc_r+0xfc>
 800746e:	2b04      	cmp	r3, #4
 8007470:	d812      	bhi.n	8007498 <_malloc_r+0xd0>
 8007472:	09bb      	lsrs	r3, r7, #6
 8007474:	3338      	adds	r3, #56	; 0x38
 8007476:	1c5a      	adds	r2, r3, #1
 8007478:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800747c:	6854      	ldr	r4, [r2, #4]
 800747e:	f1a2 0c08 	sub.w	ip, r2, #8
 8007482:	4564      	cmp	r4, ip
 8007484:	d006      	beq.n	8007494 <_malloc_r+0xcc>
 8007486:	6862      	ldr	r2, [r4, #4]
 8007488:	f022 0203 	bic.w	r2, r2, #3
 800748c:	1bd0      	subs	r0, r2, r7
 800748e:	280f      	cmp	r0, #15
 8007490:	dd1c      	ble.n	80074cc <_malloc_r+0x104>
 8007492:	3b01      	subs	r3, #1
 8007494:	3301      	adds	r3, #1
 8007496:	e7ce      	b.n	8007436 <_malloc_r+0x6e>
 8007498:	2b14      	cmp	r3, #20
 800749a:	d801      	bhi.n	80074a0 <_malloc_r+0xd8>
 800749c:	335b      	adds	r3, #91	; 0x5b
 800749e:	e7ea      	b.n	8007476 <_malloc_r+0xae>
 80074a0:	2b54      	cmp	r3, #84	; 0x54
 80074a2:	d802      	bhi.n	80074aa <_malloc_r+0xe2>
 80074a4:	0b3b      	lsrs	r3, r7, #12
 80074a6:	336e      	adds	r3, #110	; 0x6e
 80074a8:	e7e5      	b.n	8007476 <_malloc_r+0xae>
 80074aa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80074ae:	d802      	bhi.n	80074b6 <_malloc_r+0xee>
 80074b0:	0bfb      	lsrs	r3, r7, #15
 80074b2:	3377      	adds	r3, #119	; 0x77
 80074b4:	e7df      	b.n	8007476 <_malloc_r+0xae>
 80074b6:	f240 5254 	movw	r2, #1364	; 0x554
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d804      	bhi.n	80074c8 <_malloc_r+0x100>
 80074be:	0cbb      	lsrs	r3, r7, #18
 80074c0:	337c      	adds	r3, #124	; 0x7c
 80074c2:	e7d8      	b.n	8007476 <_malloc_r+0xae>
 80074c4:	233f      	movs	r3, #63	; 0x3f
 80074c6:	e7d6      	b.n	8007476 <_malloc_r+0xae>
 80074c8:	237e      	movs	r3, #126	; 0x7e
 80074ca:	e7d4      	b.n	8007476 <_malloc_r+0xae>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	68e1      	ldr	r1, [r4, #12]
 80074d0:	db04      	blt.n	80074dc <_malloc_r+0x114>
 80074d2:	68a3      	ldr	r3, [r4, #8]
 80074d4:	60d9      	str	r1, [r3, #12]
 80074d6:	608b      	str	r3, [r1, #8]
 80074d8:	18a3      	adds	r3, r4, r2
 80074da:	e7a2      	b.n	8007422 <_malloc_r+0x5a>
 80074dc:	460c      	mov	r4, r1
 80074de:	e7d0      	b.n	8007482 <_malloc_r+0xba>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80074e6:	db07      	blt.n	80074f8 <_malloc_r+0x130>
 80074e8:	44a4      	add	ip, r4
 80074ea:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80074ee:	f043 0301 	orr.w	r3, r3, #1
 80074f2:	f8cc 3004 	str.w	r3, [ip, #4]
 80074f6:	e798      	b.n	800742a <_malloc_r+0x62>
 80074f8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80074fc:	6870      	ldr	r0, [r6, #4]
 80074fe:	f080 809e 	bcs.w	800763e <_malloc_r+0x276>
 8007502:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8007506:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800750a:	f04f 0c01 	mov.w	ip, #1
 800750e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007512:	ea4c 0000 	orr.w	r0, ip, r0
 8007516:	3201      	adds	r2, #1
 8007518:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800751c:	6070      	str	r0, [r6, #4]
 800751e:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8007522:	3808      	subs	r0, #8
 8007524:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007528:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800752c:	f8cc 400c 	str.w	r4, [ip, #12]
 8007530:	2001      	movs	r0, #1
 8007532:	109a      	asrs	r2, r3, #2
 8007534:	fa00 f202 	lsl.w	r2, r0, r2
 8007538:	6870      	ldr	r0, [r6, #4]
 800753a:	4290      	cmp	r0, r2
 800753c:	d326      	bcc.n	800758c <_malloc_r+0x1c4>
 800753e:	4210      	tst	r0, r2
 8007540:	d106      	bne.n	8007550 <_malloc_r+0x188>
 8007542:	f023 0303 	bic.w	r3, r3, #3
 8007546:	0052      	lsls	r2, r2, #1
 8007548:	4210      	tst	r0, r2
 800754a:	f103 0304 	add.w	r3, r3, #4
 800754e:	d0fa      	beq.n	8007546 <_malloc_r+0x17e>
 8007550:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8007554:	46c1      	mov	r9, r8
 8007556:	469e      	mov	lr, r3
 8007558:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800755c:	454c      	cmp	r4, r9
 800755e:	f040 80b3 	bne.w	80076c8 <_malloc_r+0x300>
 8007562:	f10e 0e01 	add.w	lr, lr, #1
 8007566:	f01e 0f03 	tst.w	lr, #3
 800756a:	f109 0908 	add.w	r9, r9, #8
 800756e:	d1f3      	bne.n	8007558 <_malloc_r+0x190>
 8007570:	0798      	lsls	r0, r3, #30
 8007572:	f040 80ec 	bne.w	800774e <_malloc_r+0x386>
 8007576:	6873      	ldr	r3, [r6, #4]
 8007578:	ea23 0302 	bic.w	r3, r3, r2
 800757c:	6073      	str	r3, [r6, #4]
 800757e:	6870      	ldr	r0, [r6, #4]
 8007580:	0052      	lsls	r2, r2, #1
 8007582:	4290      	cmp	r0, r2
 8007584:	d302      	bcc.n	800758c <_malloc_r+0x1c4>
 8007586:	2a00      	cmp	r2, #0
 8007588:	f040 80ed 	bne.w	8007766 <_malloc_r+0x39e>
 800758c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8007590:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007594:	f021 0903 	bic.w	r9, r1, #3
 8007598:	45b9      	cmp	r9, r7
 800759a:	d304      	bcc.n	80075a6 <_malloc_r+0x1de>
 800759c:	eba9 0207 	sub.w	r2, r9, r7
 80075a0:	2a0f      	cmp	r2, #15
 80075a2:	f300 8148 	bgt.w	8007836 <_malloc_r+0x46e>
 80075a6:	4a59      	ldr	r2, [pc, #356]	; (800770c <_malloc_r+0x344>)
 80075a8:	eb0b 0309 	add.w	r3, fp, r9
 80075ac:	6811      	ldr	r1, [r2, #0]
 80075ae:	2008      	movs	r0, #8
 80075b0:	3110      	adds	r1, #16
 80075b2:	4439      	add	r1, r7
 80075b4:	9301      	str	r3, [sp, #4]
 80075b6:	9100      	str	r1, [sp, #0]
 80075b8:	f001 fb72 	bl	8008ca0 <sysconf>
 80075bc:	e9dd 1300 	ldrd	r1, r3, [sp]
 80075c0:	4680      	mov	r8, r0
 80075c2:	4a53      	ldr	r2, [pc, #332]	; (8007710 <_malloc_r+0x348>)
 80075c4:	6810      	ldr	r0, [r2, #0]
 80075c6:	3001      	adds	r0, #1
 80075c8:	bf1f      	itttt	ne
 80075ca:	f101 31ff 	addne.w	r1, r1, #4294967295
 80075ce:	4441      	addne	r1, r8
 80075d0:	f1c8 0000 	rsbne	r0, r8, #0
 80075d4:	4001      	andne	r1, r0
 80075d6:	4628      	mov	r0, r5
 80075d8:	e9cd 1300 	strd	r1, r3, [sp]
 80075dc:	f7fa ff82 	bl	80024e4 <_sbrk_r>
 80075e0:	1c42      	adds	r2, r0, #1
 80075e2:	4604      	mov	r4, r0
 80075e4:	f000 80fb 	beq.w	80077de <_malloc_r+0x416>
 80075e8:	9b01      	ldr	r3, [sp, #4]
 80075ea:	9900      	ldr	r1, [sp, #0]
 80075ec:	4283      	cmp	r3, r0
 80075ee:	4a48      	ldr	r2, [pc, #288]	; (8007710 <_malloc_r+0x348>)
 80075f0:	d902      	bls.n	80075f8 <_malloc_r+0x230>
 80075f2:	45b3      	cmp	fp, r6
 80075f4:	f040 80f3 	bne.w	80077de <_malloc_r+0x416>
 80075f8:	f8df a120 	ldr.w	sl, [pc, #288]	; 800771c <_malloc_r+0x354>
 80075fc:	42a3      	cmp	r3, r4
 80075fe:	f8da 0000 	ldr.w	r0, [sl]
 8007602:	f108 3cff 	add.w	ip, r8, #4294967295
 8007606:	eb00 0e01 	add.w	lr, r0, r1
 800760a:	f8ca e000 	str.w	lr, [sl]
 800760e:	f040 80ac 	bne.w	800776a <_malloc_r+0x3a2>
 8007612:	ea13 0f0c 	tst.w	r3, ip
 8007616:	f040 80a8 	bne.w	800776a <_malloc_r+0x3a2>
 800761a:	68b3      	ldr	r3, [r6, #8]
 800761c:	4449      	add	r1, r9
 800761e:	f041 0101 	orr.w	r1, r1, #1
 8007622:	6059      	str	r1, [r3, #4]
 8007624:	4a3b      	ldr	r2, [pc, #236]	; (8007714 <_malloc_r+0x34c>)
 8007626:	f8da 3000 	ldr.w	r3, [sl]
 800762a:	6811      	ldr	r1, [r2, #0]
 800762c:	428b      	cmp	r3, r1
 800762e:	bf88      	it	hi
 8007630:	6013      	strhi	r3, [r2, #0]
 8007632:	4a39      	ldr	r2, [pc, #228]	; (8007718 <_malloc_r+0x350>)
 8007634:	6811      	ldr	r1, [r2, #0]
 8007636:	428b      	cmp	r3, r1
 8007638:	bf88      	it	hi
 800763a:	6013      	strhi	r3, [r2, #0]
 800763c:	e0cf      	b.n	80077de <_malloc_r+0x416>
 800763e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8007642:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8007646:	d218      	bcs.n	800767a <_malloc_r+0x2b2>
 8007648:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800764c:	3238      	adds	r2, #56	; 0x38
 800764e:	f102 0e01 	add.w	lr, r2, #1
 8007652:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8007656:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800765a:	45f0      	cmp	r8, lr
 800765c:	d12b      	bne.n	80076b6 <_malloc_r+0x2ee>
 800765e:	f04f 0c01 	mov.w	ip, #1
 8007662:	1092      	asrs	r2, r2, #2
 8007664:	fa0c f202 	lsl.w	r2, ip, r2
 8007668:	4310      	orrs	r0, r2
 800766a:	6070      	str	r0, [r6, #4]
 800766c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8007670:	f8c8 4008 	str.w	r4, [r8, #8]
 8007674:	f8ce 400c 	str.w	r4, [lr, #12]
 8007678:	e75a      	b.n	8007530 <_malloc_r+0x168>
 800767a:	2a14      	cmp	r2, #20
 800767c:	d801      	bhi.n	8007682 <_malloc_r+0x2ba>
 800767e:	325b      	adds	r2, #91	; 0x5b
 8007680:	e7e5      	b.n	800764e <_malloc_r+0x286>
 8007682:	2a54      	cmp	r2, #84	; 0x54
 8007684:	d803      	bhi.n	800768e <_malloc_r+0x2c6>
 8007686:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800768a:	326e      	adds	r2, #110	; 0x6e
 800768c:	e7df      	b.n	800764e <_malloc_r+0x286>
 800768e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007692:	d803      	bhi.n	800769c <_malloc_r+0x2d4>
 8007694:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8007698:	3277      	adds	r2, #119	; 0x77
 800769a:	e7d8      	b.n	800764e <_malloc_r+0x286>
 800769c:	f240 5e54 	movw	lr, #1364	; 0x554
 80076a0:	4572      	cmp	r2, lr
 80076a2:	bf96      	itet	ls
 80076a4:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80076a8:	227e      	movhi	r2, #126	; 0x7e
 80076aa:	327c      	addls	r2, #124	; 0x7c
 80076ac:	e7cf      	b.n	800764e <_malloc_r+0x286>
 80076ae:	f8de e008 	ldr.w	lr, [lr, #8]
 80076b2:	45f0      	cmp	r8, lr
 80076b4:	d005      	beq.n	80076c2 <_malloc_r+0x2fa>
 80076b6:	f8de 2004 	ldr.w	r2, [lr, #4]
 80076ba:	f022 0203 	bic.w	r2, r2, #3
 80076be:	4562      	cmp	r2, ip
 80076c0:	d8f5      	bhi.n	80076ae <_malloc_r+0x2e6>
 80076c2:	f8de 800c 	ldr.w	r8, [lr, #12]
 80076c6:	e7d1      	b.n	800766c <_malloc_r+0x2a4>
 80076c8:	6860      	ldr	r0, [r4, #4]
 80076ca:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80076ce:	f020 0003 	bic.w	r0, r0, #3
 80076d2:	eba0 0a07 	sub.w	sl, r0, r7
 80076d6:	f1ba 0f0f 	cmp.w	sl, #15
 80076da:	dd21      	ble.n	8007720 <_malloc_r+0x358>
 80076dc:	68a3      	ldr	r3, [r4, #8]
 80076de:	19e2      	adds	r2, r4, r7
 80076e0:	f047 0701 	orr.w	r7, r7, #1
 80076e4:	6067      	str	r7, [r4, #4]
 80076e6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80076ea:	f8cc 3008 	str.w	r3, [ip, #8]
 80076ee:	f04a 0301 	orr.w	r3, sl, #1
 80076f2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80076f6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80076fa:	6053      	str	r3, [r2, #4]
 80076fc:	f844 a000 	str.w	sl, [r4, r0]
 8007700:	e693      	b.n	800742a <_malloc_r+0x62>
 8007702:	bf00      	nop
 8007704:	20000468 	.word	0x20000468
 8007708:	20000470 	.word	0x20000470
 800770c:	20000f9c 	.word	0x20000f9c
 8007710:	20000870 	.word	0x20000870
 8007714:	20000f94 	.word	0x20000f94
 8007718:	20000f98 	.word	0x20000f98
 800771c:	20000f6c 	.word	0x20000f6c
 8007720:	f1ba 0f00 	cmp.w	sl, #0
 8007724:	db11      	blt.n	800774a <_malloc_r+0x382>
 8007726:	4420      	add	r0, r4
 8007728:	6843      	ldr	r3, [r0, #4]
 800772a:	f043 0301 	orr.w	r3, r3, #1
 800772e:	6043      	str	r3, [r0, #4]
 8007730:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8007734:	4628      	mov	r0, r5
 8007736:	f8c3 c00c 	str.w	ip, [r3, #12]
 800773a:	f8cc 3008 	str.w	r3, [ip, #8]
 800773e:	f000 f8a1 	bl	8007884 <__malloc_unlock>
 8007742:	4620      	mov	r0, r4
 8007744:	b003      	add	sp, #12
 8007746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800774a:	4664      	mov	r4, ip
 800774c:	e706      	b.n	800755c <_malloc_r+0x194>
 800774e:	f858 0908 	ldr.w	r0, [r8], #-8
 8007752:	3b01      	subs	r3, #1
 8007754:	4540      	cmp	r0, r8
 8007756:	f43f af0b 	beq.w	8007570 <_malloc_r+0x1a8>
 800775a:	e710      	b.n	800757e <_malloc_r+0x1b6>
 800775c:	3304      	adds	r3, #4
 800775e:	0052      	lsls	r2, r2, #1
 8007760:	4210      	tst	r0, r2
 8007762:	d0fb      	beq.n	800775c <_malloc_r+0x394>
 8007764:	e6f4      	b.n	8007550 <_malloc_r+0x188>
 8007766:	4673      	mov	r3, lr
 8007768:	e7fa      	b.n	8007760 <_malloc_r+0x398>
 800776a:	6810      	ldr	r0, [r2, #0]
 800776c:	3001      	adds	r0, #1
 800776e:	bf1b      	ittet	ne
 8007770:	1ae3      	subne	r3, r4, r3
 8007772:	4473      	addne	r3, lr
 8007774:	6014      	streq	r4, [r2, #0]
 8007776:	f8ca 3000 	strne.w	r3, [sl]
 800777a:	f014 0307 	ands.w	r3, r4, #7
 800777e:	bf0e      	itee	eq
 8007780:	4618      	moveq	r0, r3
 8007782:	f1c3 0008 	rsbne	r0, r3, #8
 8007786:	1824      	addne	r4, r4, r0
 8007788:	1862      	adds	r2, r4, r1
 800778a:	ea02 010c 	and.w	r1, r2, ip
 800778e:	4480      	add	r8, r0
 8007790:	eba8 0801 	sub.w	r8, r8, r1
 8007794:	ea08 080c 	and.w	r8, r8, ip
 8007798:	4641      	mov	r1, r8
 800779a:	4628      	mov	r0, r5
 800779c:	9301      	str	r3, [sp, #4]
 800779e:	9200      	str	r2, [sp, #0]
 80077a0:	f7fa fea0 	bl	80024e4 <_sbrk_r>
 80077a4:	1c43      	adds	r3, r0, #1
 80077a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077aa:	d105      	bne.n	80077b8 <_malloc_r+0x3f0>
 80077ac:	b32b      	cbz	r3, 80077fa <_malloc_r+0x432>
 80077ae:	f04f 0800 	mov.w	r8, #0
 80077b2:	f1a3 0008 	sub.w	r0, r3, #8
 80077b6:	4410      	add	r0, r2
 80077b8:	f8da 2000 	ldr.w	r2, [sl]
 80077bc:	1b00      	subs	r0, r0, r4
 80077be:	4440      	add	r0, r8
 80077c0:	4442      	add	r2, r8
 80077c2:	f040 0001 	orr.w	r0, r0, #1
 80077c6:	45b3      	cmp	fp, r6
 80077c8:	60b4      	str	r4, [r6, #8]
 80077ca:	f8ca 2000 	str.w	r2, [sl]
 80077ce:	6060      	str	r0, [r4, #4]
 80077d0:	f43f af28 	beq.w	8007624 <_malloc_r+0x25c>
 80077d4:	f1b9 0f0f 	cmp.w	r9, #15
 80077d8:	d812      	bhi.n	8007800 <_malloc_r+0x438>
 80077da:	2301      	movs	r3, #1
 80077dc:	6063      	str	r3, [r4, #4]
 80077de:	68b3      	ldr	r3, [r6, #8]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	f023 0303 	bic.w	r3, r3, #3
 80077e6:	42bb      	cmp	r3, r7
 80077e8:	eba3 0207 	sub.w	r2, r3, r7
 80077ec:	d301      	bcc.n	80077f2 <_malloc_r+0x42a>
 80077ee:	2a0f      	cmp	r2, #15
 80077f0:	dc21      	bgt.n	8007836 <_malloc_r+0x46e>
 80077f2:	4628      	mov	r0, r5
 80077f4:	f000 f846 	bl	8007884 <__malloc_unlock>
 80077f8:	e5f2      	b.n	80073e0 <_malloc_r+0x18>
 80077fa:	4610      	mov	r0, r2
 80077fc:	4698      	mov	r8, r3
 80077fe:	e7db      	b.n	80077b8 <_malloc_r+0x3f0>
 8007800:	2205      	movs	r2, #5
 8007802:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007806:	f1a9 090c 	sub.w	r9, r9, #12
 800780a:	f029 0907 	bic.w	r9, r9, #7
 800780e:	f003 0301 	and.w	r3, r3, #1
 8007812:	ea43 0309 	orr.w	r3, r3, r9
 8007816:	f8cb 3004 	str.w	r3, [fp, #4]
 800781a:	f1b9 0f0f 	cmp.w	r9, #15
 800781e:	eb0b 0309 	add.w	r3, fp, r9
 8007822:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8007826:	f67f aefd 	bls.w	8007624 <_malloc_r+0x25c>
 800782a:	4628      	mov	r0, r5
 800782c:	f10b 0108 	add.w	r1, fp, #8
 8007830:	f003 fd1e 	bl	800b270 <_free_r>
 8007834:	e6f6      	b.n	8007624 <_malloc_r+0x25c>
 8007836:	68b4      	ldr	r4, [r6, #8]
 8007838:	f047 0301 	orr.w	r3, r7, #1
 800783c:	f042 0201 	orr.w	r2, r2, #1
 8007840:	4427      	add	r7, r4
 8007842:	6063      	str	r3, [r4, #4]
 8007844:	60b7      	str	r7, [r6, #8]
 8007846:	607a      	str	r2, [r7, #4]
 8007848:	e5ef      	b.n	800742a <_malloc_r+0x62>
 800784a:	bf00      	nop

0800784c <memcmp>:
 800784c:	b530      	push	{r4, r5, lr}
 800784e:	2400      	movs	r4, #0
 8007850:	3901      	subs	r1, #1
 8007852:	42a2      	cmp	r2, r4
 8007854:	d101      	bne.n	800785a <memcmp+0xe>
 8007856:	2000      	movs	r0, #0
 8007858:	e005      	b.n	8007866 <memcmp+0x1a>
 800785a:	5d03      	ldrb	r3, [r0, r4]
 800785c:	3401      	adds	r4, #1
 800785e:	5d0d      	ldrb	r5, [r1, r4]
 8007860:	42ab      	cmp	r3, r5
 8007862:	d0f6      	beq.n	8007852 <memcmp+0x6>
 8007864:	1b58      	subs	r0, r3, r5
 8007866:	bd30      	pop	{r4, r5, pc}

08007868 <memset>:
 8007868:	4603      	mov	r3, r0
 800786a:	4402      	add	r2, r0
 800786c:	4293      	cmp	r3, r2
 800786e:	d100      	bne.n	8007872 <memset+0xa>
 8007870:	4770      	bx	lr
 8007872:	f803 1b01 	strb.w	r1, [r3], #1
 8007876:	e7f9      	b.n	800786c <memset+0x4>

08007878 <__malloc_lock>:
 8007878:	4801      	ldr	r0, [pc, #4]	; (8007880 <__malloc_lock+0x8>)
 800787a:	f003 bf2f 	b.w	800b6dc <__retarget_lock_acquire_recursive>
 800787e:	bf00      	nop
 8007880:	20001054 	.word	0x20001054

08007884 <__malloc_unlock>:
 8007884:	4801      	ldr	r0, [pc, #4]	; (800788c <__malloc_unlock+0x8>)
 8007886:	f003 bf2a 	b.w	800b6de <__retarget_lock_release_recursive>
 800788a:	bf00      	nop
 800788c:	20001054 	.word	0x20001054

08007890 <printf>:
 8007890:	b40f      	push	{r0, r1, r2, r3}
 8007892:	b507      	push	{r0, r1, r2, lr}
 8007894:	4906      	ldr	r1, [pc, #24]	; (80078b0 <printf+0x20>)
 8007896:	ab04      	add	r3, sp, #16
 8007898:	6808      	ldr	r0, [r1, #0]
 800789a:	f853 2b04 	ldr.w	r2, [r3], #4
 800789e:	6881      	ldr	r1, [r0, #8]
 80078a0:	9301      	str	r3, [sp, #4]
 80078a2:	f001 fa0b 	bl	8008cbc <_vfprintf_r>
 80078a6:	b003      	add	sp, #12
 80078a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80078ac:	b004      	add	sp, #16
 80078ae:	4770      	bx	lr
 80078b0:	20000038 	.word	0x20000038

080078b4 <sprintf>:
 80078b4:	b40e      	push	{r1, r2, r3}
 80078b6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80078ba:	b500      	push	{lr}
 80078bc:	b09c      	sub	sp, #112	; 0x70
 80078be:	ab1d      	add	r3, sp, #116	; 0x74
 80078c0:	9002      	str	r0, [sp, #8]
 80078c2:	9006      	str	r0, [sp, #24]
 80078c4:	9107      	str	r1, [sp, #28]
 80078c6:	9104      	str	r1, [sp, #16]
 80078c8:	4808      	ldr	r0, [pc, #32]	; (80078ec <sprintf+0x38>)
 80078ca:	4909      	ldr	r1, [pc, #36]	; (80078f0 <sprintf+0x3c>)
 80078cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80078d0:	9105      	str	r1, [sp, #20]
 80078d2:	6800      	ldr	r0, [r0, #0]
 80078d4:	a902      	add	r1, sp, #8
 80078d6:	9301      	str	r3, [sp, #4]
 80078d8:	f000 f80c 	bl	80078f4 <_svfprintf_r>
 80078dc:	2200      	movs	r2, #0
 80078de:	9b02      	ldr	r3, [sp, #8]
 80078e0:	701a      	strb	r2, [r3, #0]
 80078e2:	b01c      	add	sp, #112	; 0x70
 80078e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80078e8:	b003      	add	sp, #12
 80078ea:	4770      	bx	lr
 80078ec:	20000038 	.word	0x20000038
 80078f0:	ffff0208 	.word	0xffff0208

080078f4 <_svfprintf_r>:
 80078f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f8:	b0d3      	sub	sp, #332	; 0x14c
 80078fa:	468b      	mov	fp, r1
 80078fc:	9207      	str	r2, [sp, #28]
 80078fe:	461e      	mov	r6, r3
 8007900:	4681      	mov	r9, r0
 8007902:	f003 fee5 	bl	800b6d0 <_localeconv_r>
 8007906:	6803      	ldr	r3, [r0, #0]
 8007908:	4618      	mov	r0, r3
 800790a:	9318      	str	r3, [sp, #96]	; 0x60
 800790c:	f7f8 fc20 	bl	8000150 <strlen>
 8007910:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007914:	9012      	str	r0, [sp, #72]	; 0x48
 8007916:	061a      	lsls	r2, r3, #24
 8007918:	d518      	bpl.n	800794c <_svfprintf_r+0x58>
 800791a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800791e:	b9ab      	cbnz	r3, 800794c <_svfprintf_r+0x58>
 8007920:	2140      	movs	r1, #64	; 0x40
 8007922:	4648      	mov	r0, r9
 8007924:	f7ff fd50 	bl	80073c8 <_malloc_r>
 8007928:	f8cb 0000 	str.w	r0, [fp]
 800792c:	f8cb 0010 	str.w	r0, [fp, #16]
 8007930:	b948      	cbnz	r0, 8007946 <_svfprintf_r+0x52>
 8007932:	230c      	movs	r3, #12
 8007934:	f8c9 3000 	str.w	r3, [r9]
 8007938:	f04f 33ff 	mov.w	r3, #4294967295
 800793c:	9313      	str	r3, [sp, #76]	; 0x4c
 800793e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007940:	b053      	add	sp, #332	; 0x14c
 8007942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007946:	2340      	movs	r3, #64	; 0x40
 8007948:	f8cb 3014 	str.w	r3, [fp, #20]
 800794c:	2500      	movs	r5, #0
 800794e:	2200      	movs	r2, #0
 8007950:	2300      	movs	r3, #0
 8007952:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007956:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800795a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800795e:	ac29      	add	r4, sp, #164	; 0xa4
 8007960:	9426      	str	r4, [sp, #152]	; 0x98
 8007962:	9508      	str	r5, [sp, #32]
 8007964:	950e      	str	r5, [sp, #56]	; 0x38
 8007966:	9516      	str	r5, [sp, #88]	; 0x58
 8007968:	9519      	str	r5, [sp, #100]	; 0x64
 800796a:	9513      	str	r5, [sp, #76]	; 0x4c
 800796c:	9b07      	ldr	r3, [sp, #28]
 800796e:	461d      	mov	r5, r3
 8007970:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007974:	b10a      	cbz	r2, 800797a <_svfprintf_r+0x86>
 8007976:	2a25      	cmp	r2, #37	; 0x25
 8007978:	d1f9      	bne.n	800796e <_svfprintf_r+0x7a>
 800797a:	9b07      	ldr	r3, [sp, #28]
 800797c:	1aef      	subs	r7, r5, r3
 800797e:	d00d      	beq.n	800799c <_svfprintf_r+0xa8>
 8007980:	e9c4 3700 	strd	r3, r7, [r4]
 8007984:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007986:	443b      	add	r3, r7
 8007988:	9328      	str	r3, [sp, #160]	; 0xa0
 800798a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800798c:	3301      	adds	r3, #1
 800798e:	2b07      	cmp	r3, #7
 8007990:	9327      	str	r3, [sp, #156]	; 0x9c
 8007992:	dc78      	bgt.n	8007a86 <_svfprintf_r+0x192>
 8007994:	3408      	adds	r4, #8
 8007996:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007998:	443b      	add	r3, r7
 800799a:	9313      	str	r3, [sp, #76]	; 0x4c
 800799c:	782b      	ldrb	r3, [r5, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f001 8142 	beq.w	8008c28 <_svfprintf_r+0x1334>
 80079a4:	2300      	movs	r3, #0
 80079a6:	f04f 38ff 	mov.w	r8, #4294967295
 80079aa:	469a      	mov	sl, r3
 80079ac:	270a      	movs	r7, #10
 80079ae:	212b      	movs	r1, #43	; 0x2b
 80079b0:	3501      	adds	r5, #1
 80079b2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80079b6:	9314      	str	r3, [sp, #80]	; 0x50
 80079b8:	462a      	mov	r2, r5
 80079ba:	f812 3b01 	ldrb.w	r3, [r2], #1
 80079be:	930b      	str	r3, [sp, #44]	; 0x2c
 80079c0:	920f      	str	r2, [sp, #60]	; 0x3c
 80079c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079c4:	3b20      	subs	r3, #32
 80079c6:	2b5a      	cmp	r3, #90	; 0x5a
 80079c8:	f200 85a0 	bhi.w	800850c <_svfprintf_r+0xc18>
 80079cc:	e8df f013 	tbh	[pc, r3, lsl #1]
 80079d0:	059e007e 	.word	0x059e007e
 80079d4:	0086059e 	.word	0x0086059e
 80079d8:	059e059e 	.word	0x059e059e
 80079dc:	0065059e 	.word	0x0065059e
 80079e0:	059e059e 	.word	0x059e059e
 80079e4:	00930089 	.word	0x00930089
 80079e8:	0090059e 	.word	0x0090059e
 80079ec:	059e0096 	.word	0x059e0096
 80079f0:	00b300b0 	.word	0x00b300b0
 80079f4:	00b300b3 	.word	0x00b300b3
 80079f8:	00b300b3 	.word	0x00b300b3
 80079fc:	00b300b3 	.word	0x00b300b3
 8007a00:	00b300b3 	.word	0x00b300b3
 8007a04:	059e059e 	.word	0x059e059e
 8007a08:	059e059e 	.word	0x059e059e
 8007a0c:	059e059e 	.word	0x059e059e
 8007a10:	011d059e 	.word	0x011d059e
 8007a14:	00e0059e 	.word	0x00e0059e
 8007a18:	011d00f3 	.word	0x011d00f3
 8007a1c:	011d011d 	.word	0x011d011d
 8007a20:	059e059e 	.word	0x059e059e
 8007a24:	059e059e 	.word	0x059e059e
 8007a28:	059e00c3 	.word	0x059e00c3
 8007a2c:	0471059e 	.word	0x0471059e
 8007a30:	059e059e 	.word	0x059e059e
 8007a34:	04b8059e 	.word	0x04b8059e
 8007a38:	04da059e 	.word	0x04da059e
 8007a3c:	059e059e 	.word	0x059e059e
 8007a40:	059e04f9 	.word	0x059e04f9
 8007a44:	059e059e 	.word	0x059e059e
 8007a48:	059e059e 	.word	0x059e059e
 8007a4c:	059e059e 	.word	0x059e059e
 8007a50:	011d059e 	.word	0x011d059e
 8007a54:	00e0059e 	.word	0x00e0059e
 8007a58:	011d00f5 	.word	0x011d00f5
 8007a5c:	011d011d 	.word	0x011d011d
 8007a60:	00f500c6 	.word	0x00f500c6
 8007a64:	059e00da 	.word	0x059e00da
 8007a68:	059e00d3 	.word	0x059e00d3
 8007a6c:	0473044e 	.word	0x0473044e
 8007a70:	00da04a7 	.word	0x00da04a7
 8007a74:	04b8059e 	.word	0x04b8059e
 8007a78:	04dc007c 	.word	0x04dc007c
 8007a7c:	059e059e 	.word	0x059e059e
 8007a80:	059e0516 	.word	0x059e0516
 8007a84:	007c      	.short	0x007c
 8007a86:	4659      	mov	r1, fp
 8007a88:	4648      	mov	r0, r9
 8007a8a:	aa26      	add	r2, sp, #152	; 0x98
 8007a8c:	f004 fc44 	bl	800c318 <__ssprint_r>
 8007a90:	2800      	cmp	r0, #0
 8007a92:	f040 8128 	bne.w	8007ce6 <_svfprintf_r+0x3f2>
 8007a96:	ac29      	add	r4, sp, #164	; 0xa4
 8007a98:	e77d      	b.n	8007996 <_svfprintf_r+0xa2>
 8007a9a:	4648      	mov	r0, r9
 8007a9c:	f003 fe18 	bl	800b6d0 <_localeconv_r>
 8007aa0:	6843      	ldr	r3, [r0, #4]
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	9319      	str	r3, [sp, #100]	; 0x64
 8007aa6:	f7f8 fb53 	bl	8000150 <strlen>
 8007aaa:	9016      	str	r0, [sp, #88]	; 0x58
 8007aac:	4648      	mov	r0, r9
 8007aae:	f003 fe0f 	bl	800b6d0 <_localeconv_r>
 8007ab2:	6883      	ldr	r3, [r0, #8]
 8007ab4:	212b      	movs	r1, #43	; 0x2b
 8007ab6:	930e      	str	r3, [sp, #56]	; 0x38
 8007ab8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007aba:	b12b      	cbz	r3, 8007ac8 <_svfprintf_r+0x1d4>
 8007abc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007abe:	b11b      	cbz	r3, 8007ac8 <_svfprintf_r+0x1d4>
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	b10b      	cbz	r3, 8007ac8 <_svfprintf_r+0x1d4>
 8007ac4:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8007ac8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007aca:	e775      	b.n	80079b8 <_svfprintf_r+0xc4>
 8007acc:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d1f9      	bne.n	8007ac8 <_svfprintf_r+0x1d4>
 8007ad4:	2320      	movs	r3, #32
 8007ad6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007ada:	e7f5      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007adc:	f04a 0a01 	orr.w	sl, sl, #1
 8007ae0:	e7f2      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007ae2:	f856 3b04 	ldr.w	r3, [r6], #4
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	9314      	str	r3, [sp, #80]	; 0x50
 8007aea:	daed      	bge.n	8007ac8 <_svfprintf_r+0x1d4>
 8007aec:	425b      	negs	r3, r3
 8007aee:	9314      	str	r3, [sp, #80]	; 0x50
 8007af0:	f04a 0a04 	orr.w	sl, sl, #4
 8007af4:	e7e8      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007af6:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8007afa:	e7e5      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007afc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007afe:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007b02:	2b2a      	cmp	r3, #42	; 0x2a
 8007b04:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b06:	d110      	bne.n	8007b2a <_svfprintf_r+0x236>
 8007b08:	f856 0b04 	ldr.w	r0, [r6], #4
 8007b0c:	920f      	str	r2, [sp, #60]	; 0x3c
 8007b0e:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8007b12:	e7d9      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007b14:	fb07 3808 	mla	r8, r7, r8, r3
 8007b18:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007b1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b20:	3b30      	subs	r3, #48	; 0x30
 8007b22:	2b09      	cmp	r3, #9
 8007b24:	d9f6      	bls.n	8007b14 <_svfprintf_r+0x220>
 8007b26:	920f      	str	r2, [sp, #60]	; 0x3c
 8007b28:	e74b      	b.n	80079c2 <_svfprintf_r+0xce>
 8007b2a:	f04f 0800 	mov.w	r8, #0
 8007b2e:	e7f6      	b.n	8007b1e <_svfprintf_r+0x22a>
 8007b30:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8007b34:	e7c8      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007b36:	2300      	movs	r3, #0
 8007b38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b3a:	9314      	str	r3, [sp, #80]	; 0x50
 8007b3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b3e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007b40:	3b30      	subs	r3, #48	; 0x30
 8007b42:	fb07 3300 	mla	r3, r7, r0, r3
 8007b46:	9314      	str	r3, [sp, #80]	; 0x50
 8007b48:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007b4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b4e:	3b30      	subs	r3, #48	; 0x30
 8007b50:	2b09      	cmp	r3, #9
 8007b52:	d9f3      	bls.n	8007b3c <_svfprintf_r+0x248>
 8007b54:	e7e7      	b.n	8007b26 <_svfprintf_r+0x232>
 8007b56:	f04a 0a08 	orr.w	sl, sl, #8
 8007b5a:	e7b5      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007b5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	2b68      	cmp	r3, #104	; 0x68
 8007b62:	bf01      	itttt	eq
 8007b64:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8007b66:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8007b6a:	3301      	addeq	r3, #1
 8007b6c:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007b6e:	bf18      	it	ne
 8007b70:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8007b74:	e7a8      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007b76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	2b6c      	cmp	r3, #108	; 0x6c
 8007b7c:	d105      	bne.n	8007b8a <_svfprintf_r+0x296>
 8007b7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b80:	3301      	adds	r3, #1
 8007b82:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b84:	f04a 0a20 	orr.w	sl, sl, #32
 8007b88:	e79e      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007b8a:	f04a 0a10 	orr.w	sl, sl, #16
 8007b8e:	e79b      	b.n	8007ac8 <_svfprintf_r+0x1d4>
 8007b90:	4632      	mov	r2, r6
 8007b92:	2000      	movs	r0, #0
 8007b94:	f852 3b04 	ldr.w	r3, [r2], #4
 8007b98:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007b9c:	920a      	str	r2, [sp, #40]	; 0x28
 8007b9e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007ba2:	ab39      	add	r3, sp, #228	; 0xe4
 8007ba4:	4607      	mov	r7, r0
 8007ba6:	f04f 0801 	mov.w	r8, #1
 8007baa:	4606      	mov	r6, r0
 8007bac:	4605      	mov	r5, r0
 8007bae:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007bb2:	9307      	str	r3, [sp, #28]
 8007bb4:	e1a9      	b.n	8007f0a <_svfprintf_r+0x616>
 8007bb6:	f04a 0a10 	orr.w	sl, sl, #16
 8007bba:	f01a 0f20 	tst.w	sl, #32
 8007bbe:	d011      	beq.n	8007be4 <_svfprintf_r+0x2f0>
 8007bc0:	3607      	adds	r6, #7
 8007bc2:	f026 0307 	bic.w	r3, r6, #7
 8007bc6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007bca:	930a      	str	r3, [sp, #40]	; 0x28
 8007bcc:	2e00      	cmp	r6, #0
 8007bce:	f177 0300 	sbcs.w	r3, r7, #0
 8007bd2:	da05      	bge.n	8007be0 <_svfprintf_r+0x2ec>
 8007bd4:	232d      	movs	r3, #45	; 0x2d
 8007bd6:	4276      	negs	r6, r6
 8007bd8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007bdc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007be0:	2301      	movs	r3, #1
 8007be2:	e377      	b.n	80082d4 <_svfprintf_r+0x9e0>
 8007be4:	1d33      	adds	r3, r6, #4
 8007be6:	f01a 0f10 	tst.w	sl, #16
 8007bea:	930a      	str	r3, [sp, #40]	; 0x28
 8007bec:	d002      	beq.n	8007bf4 <_svfprintf_r+0x300>
 8007bee:	6836      	ldr	r6, [r6, #0]
 8007bf0:	17f7      	asrs	r7, r6, #31
 8007bf2:	e7eb      	b.n	8007bcc <_svfprintf_r+0x2d8>
 8007bf4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007bf8:	6836      	ldr	r6, [r6, #0]
 8007bfa:	d001      	beq.n	8007c00 <_svfprintf_r+0x30c>
 8007bfc:	b236      	sxth	r6, r6
 8007bfe:	e7f7      	b.n	8007bf0 <_svfprintf_r+0x2fc>
 8007c00:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007c04:	bf18      	it	ne
 8007c06:	b276      	sxtbne	r6, r6
 8007c08:	e7f2      	b.n	8007bf0 <_svfprintf_r+0x2fc>
 8007c0a:	3607      	adds	r6, #7
 8007c0c:	f026 0307 	bic.w	r3, r6, #7
 8007c10:	4619      	mov	r1, r3
 8007c12:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007c16:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007c1a:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007c1e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007c22:	910a      	str	r1, [sp, #40]	; 0x28
 8007c24:	f04f 32ff 	mov.w	r2, #4294967295
 8007c28:	4630      	mov	r0, r6
 8007c2a:	4629      	mov	r1, r5
 8007c2c:	4b32      	ldr	r3, [pc, #200]	; (8007cf8 <_svfprintf_r+0x404>)
 8007c2e:	f7f8 feed 	bl	8000a0c <__aeabi_dcmpun>
 8007c32:	bb08      	cbnz	r0, 8007c78 <_svfprintf_r+0x384>
 8007c34:	f04f 32ff 	mov.w	r2, #4294967295
 8007c38:	4630      	mov	r0, r6
 8007c3a:	4629      	mov	r1, r5
 8007c3c:	4b2e      	ldr	r3, [pc, #184]	; (8007cf8 <_svfprintf_r+0x404>)
 8007c3e:	f7f8 fec7 	bl	80009d0 <__aeabi_dcmple>
 8007c42:	b9c8      	cbnz	r0, 8007c78 <_svfprintf_r+0x384>
 8007c44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c48:	2200      	movs	r2, #0
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	f7f8 feb6 	bl	80009bc <__aeabi_dcmplt>
 8007c50:	b110      	cbz	r0, 8007c58 <_svfprintf_r+0x364>
 8007c52:	232d      	movs	r3, #45	; 0x2d
 8007c54:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007c58:	4a28      	ldr	r2, [pc, #160]	; (8007cfc <_svfprintf_r+0x408>)
 8007c5a:	4829      	ldr	r0, [pc, #164]	; (8007d00 <_svfprintf_r+0x40c>)
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c60:	2700      	movs	r7, #0
 8007c62:	2947      	cmp	r1, #71	; 0x47
 8007c64:	bfc8      	it	gt
 8007c66:	4603      	movgt	r3, r0
 8007c68:	f04f 0803 	mov.w	r8, #3
 8007c6c:	9307      	str	r3, [sp, #28]
 8007c6e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8007c72:	463e      	mov	r6, r7
 8007c74:	f000 bc24 	b.w	80084c0 <_svfprintf_r+0xbcc>
 8007c78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007c7c:	4610      	mov	r0, r2
 8007c7e:	4619      	mov	r1, r3
 8007c80:	f7f8 fec4 	bl	8000a0c <__aeabi_dcmpun>
 8007c84:	4607      	mov	r7, r0
 8007c86:	b148      	cbz	r0, 8007c9c <_svfprintf_r+0x3a8>
 8007c88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c8a:	4a1e      	ldr	r2, [pc, #120]	; (8007d04 <_svfprintf_r+0x410>)
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	bfb8      	it	lt
 8007c90:	232d      	movlt	r3, #45	; 0x2d
 8007c92:	481d      	ldr	r0, [pc, #116]	; (8007d08 <_svfprintf_r+0x414>)
 8007c94:	bfb8      	it	lt
 8007c96:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8007c9a:	e7df      	b.n	8007c5c <_svfprintf_r+0x368>
 8007c9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c9e:	f023 0320 	bic.w	r3, r3, #32
 8007ca2:	2b41      	cmp	r3, #65	; 0x41
 8007ca4:	930c      	str	r3, [sp, #48]	; 0x30
 8007ca6:	d131      	bne.n	8007d0c <_svfprintf_r+0x418>
 8007ca8:	2330      	movs	r3, #48	; 0x30
 8007caa:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007cae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cb0:	f04a 0a02 	orr.w	sl, sl, #2
 8007cb4:	2b61      	cmp	r3, #97	; 0x61
 8007cb6:	bf0c      	ite	eq
 8007cb8:	2378      	moveq	r3, #120	; 0x78
 8007cba:	2358      	movne	r3, #88	; 0x58
 8007cbc:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8007cc0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007cc4:	f340 81fa 	ble.w	80080bc <_svfprintf_r+0x7c8>
 8007cc8:	4648      	mov	r0, r9
 8007cca:	f108 0101 	add.w	r1, r8, #1
 8007cce:	f7ff fb7b 	bl	80073c8 <_malloc_r>
 8007cd2:	9007      	str	r0, [sp, #28]
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	f040 81f4 	bne.w	80080c2 <_svfprintf_r+0x7ce>
 8007cda:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007cde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ce2:	f8ab 300c 	strh.w	r3, [fp, #12]
 8007ce6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007cea:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007cee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007cf0:	bf18      	it	ne
 8007cf2:	f04f 33ff 	movne.w	r3, #4294967295
 8007cf6:	e621      	b.n	800793c <_svfprintf_r+0x48>
 8007cf8:	7fefffff 	.word	0x7fefffff
 8007cfc:	0800fb90 	.word	0x0800fb90
 8007d00:	0800fb94 	.word	0x0800fb94
 8007d04:	0800fb98 	.word	0x0800fb98
 8007d08:	0800fb9c 	.word	0x0800fb9c
 8007d0c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007d10:	f000 81d9 	beq.w	80080c6 <_svfprintf_r+0x7d2>
 8007d14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d16:	2b47      	cmp	r3, #71	; 0x47
 8007d18:	d105      	bne.n	8007d26 <_svfprintf_r+0x432>
 8007d1a:	f1b8 0f00 	cmp.w	r8, #0
 8007d1e:	d102      	bne.n	8007d26 <_svfprintf_r+0x432>
 8007d20:	4647      	mov	r7, r8
 8007d22:	f04f 0801 	mov.w	r8, #1
 8007d26:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8007d2a:	9315      	str	r3, [sp, #84]	; 0x54
 8007d2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d2e:	1e1d      	subs	r5, r3, #0
 8007d30:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d32:	9308      	str	r3, [sp, #32]
 8007d34:	bfb7      	itett	lt
 8007d36:	462b      	movlt	r3, r5
 8007d38:	2300      	movge	r3, #0
 8007d3a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007d3e:	232d      	movlt	r3, #45	; 0x2d
 8007d40:	931c      	str	r3, [sp, #112]	; 0x70
 8007d42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d44:	2b41      	cmp	r3, #65	; 0x41
 8007d46:	f040 81d7 	bne.w	80080f8 <_svfprintf_r+0x804>
 8007d4a:	aa20      	add	r2, sp, #128	; 0x80
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	9808      	ldr	r0, [sp, #32]
 8007d50:	f004 fa58 	bl	800c204 <frexp>
 8007d54:	2200      	movs	r2, #0
 8007d56:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007d5a:	f7f8 fbbd 	bl	80004d8 <__aeabi_dmul>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	460b      	mov	r3, r1
 8007d62:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007d66:	2200      	movs	r2, #0
 8007d68:	2300      	movs	r3, #0
 8007d6a:	f7f8 fe1d 	bl	80009a8 <__aeabi_dcmpeq>
 8007d6e:	b108      	cbz	r0, 8007d74 <_svfprintf_r+0x480>
 8007d70:	2301      	movs	r3, #1
 8007d72:	9320      	str	r3, [sp, #128]	; 0x80
 8007d74:	4eb4      	ldr	r6, [pc, #720]	; (8008048 <_svfprintf_r+0x754>)
 8007d76:	4bb5      	ldr	r3, [pc, #724]	; (800804c <_svfprintf_r+0x758>)
 8007d78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d7a:	9d07      	ldr	r5, [sp, #28]
 8007d7c:	2a61      	cmp	r2, #97	; 0x61
 8007d7e:	bf18      	it	ne
 8007d80:	461e      	movne	r6, r3
 8007d82:	9617      	str	r6, [sp, #92]	; 0x5c
 8007d84:	f108 36ff 	add.w	r6, r8, #4294967295
 8007d88:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	4bb0      	ldr	r3, [pc, #704]	; (8008050 <_svfprintf_r+0x75c>)
 8007d90:	f7f8 fba2 	bl	80004d8 <__aeabi_dmul>
 8007d94:	4602      	mov	r2, r0
 8007d96:	460b      	mov	r3, r1
 8007d98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007d9c:	f7f8 fe4c 	bl	8000a38 <__aeabi_d2iz>
 8007da0:	901d      	str	r0, [sp, #116]	; 0x74
 8007da2:	f7f8 fb2f 	bl	8000404 <__aeabi_i2d>
 8007da6:	4602      	mov	r2, r0
 8007da8:	460b      	mov	r3, r1
 8007daa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007dae:	f7f8 f9db 	bl	8000168 <__aeabi_dsub>
 8007db2:	4602      	mov	r2, r0
 8007db4:	460b      	mov	r3, r1
 8007db6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007dba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007dbc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007dbe:	960d      	str	r6, [sp, #52]	; 0x34
 8007dc0:	5c9b      	ldrb	r3, [r3, r2]
 8007dc2:	f805 3b01 	strb.w	r3, [r5], #1
 8007dc6:	1c73      	adds	r3, r6, #1
 8007dc8:	d006      	beq.n	8007dd8 <_svfprintf_r+0x4e4>
 8007dca:	2200      	movs	r2, #0
 8007dcc:	2300      	movs	r3, #0
 8007dce:	3e01      	subs	r6, #1
 8007dd0:	f7f8 fdea 	bl	80009a8 <__aeabi_dcmpeq>
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	d0d7      	beq.n	8007d88 <_svfprintf_r+0x494>
 8007dd8:	2200      	movs	r2, #0
 8007dda:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007dde:	4b9d      	ldr	r3, [pc, #628]	; (8008054 <_svfprintf_r+0x760>)
 8007de0:	f7f8 fe0a 	bl	80009f8 <__aeabi_dcmpgt>
 8007de4:	b960      	cbnz	r0, 8007e00 <_svfprintf_r+0x50c>
 8007de6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007dea:	2200      	movs	r2, #0
 8007dec:	4b99      	ldr	r3, [pc, #612]	; (8008054 <_svfprintf_r+0x760>)
 8007dee:	f7f8 fddb 	bl	80009a8 <__aeabi_dcmpeq>
 8007df2:	2800      	cmp	r0, #0
 8007df4:	f000 817b 	beq.w	80080ee <_svfprintf_r+0x7fa>
 8007df8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007dfa:	07d8      	lsls	r0, r3, #31
 8007dfc:	f140 8177 	bpl.w	80080ee <_svfprintf_r+0x7fa>
 8007e00:	2030      	movs	r0, #48	; 0x30
 8007e02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e04:	9524      	str	r5, [sp, #144]	; 0x90
 8007e06:	7bd9      	ldrb	r1, [r3, #15]
 8007e08:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007e0a:	1e53      	subs	r3, r2, #1
 8007e0c:	9324      	str	r3, [sp, #144]	; 0x90
 8007e0e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007e12:	428b      	cmp	r3, r1
 8007e14:	f000 815a 	beq.w	80080cc <_svfprintf_r+0x7d8>
 8007e18:	2b39      	cmp	r3, #57	; 0x39
 8007e1a:	bf0b      	itete	eq
 8007e1c:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007e1e:	3301      	addne	r3, #1
 8007e20:	7a9b      	ldrbeq	r3, [r3, #10]
 8007e22:	b2db      	uxtbne	r3, r3
 8007e24:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e28:	9b07      	ldr	r3, [sp, #28]
 8007e2a:	1aeb      	subs	r3, r5, r3
 8007e2c:	9308      	str	r3, [sp, #32]
 8007e2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e30:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007e32:	2b47      	cmp	r3, #71	; 0x47
 8007e34:	f040 81ad 	bne.w	8008192 <_svfprintf_r+0x89e>
 8007e38:	1ce9      	adds	r1, r5, #3
 8007e3a:	db02      	blt.n	8007e42 <_svfprintf_r+0x54e>
 8007e3c:	45a8      	cmp	r8, r5
 8007e3e:	f280 81cf 	bge.w	80081e0 <_svfprintf_r+0x8ec>
 8007e42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e44:	3b02      	subs	r3, #2
 8007e46:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007e4a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007e4e:	f021 0120 	bic.w	r1, r1, #32
 8007e52:	2941      	cmp	r1, #65	; 0x41
 8007e54:	bf08      	it	eq
 8007e56:	320f      	addeq	r2, #15
 8007e58:	f105 33ff 	add.w	r3, r5, #4294967295
 8007e5c:	bf06      	itte	eq
 8007e5e:	b2d2      	uxtbeq	r2, r2
 8007e60:	2101      	moveq	r1, #1
 8007e62:	2100      	movne	r1, #0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007e6a:	bfb4      	ite	lt
 8007e6c:	222d      	movlt	r2, #45	; 0x2d
 8007e6e:	222b      	movge	r2, #43	; 0x2b
 8007e70:	9320      	str	r3, [sp, #128]	; 0x80
 8007e72:	bfb8      	it	lt
 8007e74:	f1c5 0301 	rsblt	r3, r5, #1
 8007e78:	2b09      	cmp	r3, #9
 8007e7a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007e7e:	f340 819e 	ble.w	80081be <_svfprintf_r+0x8ca>
 8007e82:	260a      	movs	r6, #10
 8007e84:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007e88:	fb93 f5f6 	sdiv	r5, r3, r6
 8007e8c:	4611      	mov	r1, r2
 8007e8e:	fb06 3015 	mls	r0, r6, r5, r3
 8007e92:	3030      	adds	r0, #48	; 0x30
 8007e94:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007e98:	4618      	mov	r0, r3
 8007e9a:	2863      	cmp	r0, #99	; 0x63
 8007e9c:	462b      	mov	r3, r5
 8007e9e:	f102 32ff 	add.w	r2, r2, #4294967295
 8007ea2:	dcf1      	bgt.n	8007e88 <_svfprintf_r+0x594>
 8007ea4:	3330      	adds	r3, #48	; 0x30
 8007ea6:	1e88      	subs	r0, r1, #2
 8007ea8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007eac:	4603      	mov	r3, r0
 8007eae:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007eb2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8007eb6:	42ab      	cmp	r3, r5
 8007eb8:	f0c0 817c 	bcc.w	80081b4 <_svfprintf_r+0x8c0>
 8007ebc:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007ec0:	1a52      	subs	r2, r2, r1
 8007ec2:	42a8      	cmp	r0, r5
 8007ec4:	bf88      	it	hi
 8007ec6:	2200      	movhi	r2, #0
 8007ec8:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007ecc:	441a      	add	r2, r3
 8007ece:	ab22      	add	r3, sp, #136	; 0x88
 8007ed0:	1ad3      	subs	r3, r2, r3
 8007ed2:	9a08      	ldr	r2, [sp, #32]
 8007ed4:	931a      	str	r3, [sp, #104]	; 0x68
 8007ed6:	2a01      	cmp	r2, #1
 8007ed8:	eb03 0802 	add.w	r8, r3, r2
 8007edc:	dc02      	bgt.n	8007ee4 <_svfprintf_r+0x5f0>
 8007ede:	f01a 0f01 	tst.w	sl, #1
 8007ee2:	d001      	beq.n	8007ee8 <_svfprintf_r+0x5f4>
 8007ee4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ee6:	4498      	add	r8, r3
 8007ee8:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8007eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ef0:	9315      	str	r3, [sp, #84]	; 0x54
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	461d      	mov	r5, r3
 8007ef6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007efa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007efc:	b113      	cbz	r3, 8007f04 <_svfprintf_r+0x610>
 8007efe:	232d      	movs	r3, #45	; 0x2d
 8007f00:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007f04:	2600      	movs	r6, #0
 8007f06:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8007f0a:	4546      	cmp	r6, r8
 8007f0c:	4633      	mov	r3, r6
 8007f0e:	bfb8      	it	lt
 8007f10:	4643      	movlt	r3, r8
 8007f12:	9315      	str	r3, [sp, #84]	; 0x54
 8007f14:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007f18:	b113      	cbz	r3, 8007f20 <_svfprintf_r+0x62c>
 8007f1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	9315      	str	r3, [sp, #84]	; 0x54
 8007f20:	f01a 0302 	ands.w	r3, sl, #2
 8007f24:	931c      	str	r3, [sp, #112]	; 0x70
 8007f26:	bf1e      	ittt	ne
 8007f28:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007f2a:	3302      	addne	r3, #2
 8007f2c:	9315      	strne	r3, [sp, #84]	; 0x54
 8007f2e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8007f32:	931d      	str	r3, [sp, #116]	; 0x74
 8007f34:	d121      	bne.n	8007f7a <_svfprintf_r+0x686>
 8007f36:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007f3a:	1a9b      	subs	r3, r3, r2
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f40:	dd1b      	ble.n	8007f7a <_svfprintf_r+0x686>
 8007f42:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007f46:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007f48:	3301      	adds	r3, #1
 8007f4a:	2810      	cmp	r0, #16
 8007f4c:	4842      	ldr	r0, [pc, #264]	; (8008058 <_svfprintf_r+0x764>)
 8007f4e:	f104 0108 	add.w	r1, r4, #8
 8007f52:	6020      	str	r0, [r4, #0]
 8007f54:	f300 82e6 	bgt.w	8008524 <_svfprintf_r+0xc30>
 8007f58:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007f5a:	2b07      	cmp	r3, #7
 8007f5c:	4402      	add	r2, r0
 8007f5e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007f62:	6060      	str	r0, [r4, #4]
 8007f64:	f340 82f3 	ble.w	800854e <_svfprintf_r+0xc5a>
 8007f68:	4659      	mov	r1, fp
 8007f6a:	4648      	mov	r0, r9
 8007f6c:	aa26      	add	r2, sp, #152	; 0x98
 8007f6e:	f004 f9d3 	bl	800c318 <__ssprint_r>
 8007f72:	2800      	cmp	r0, #0
 8007f74:	f040 8636 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8007f78:	ac29      	add	r4, sp, #164	; 0xa4
 8007f7a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007f7e:	b173      	cbz	r3, 8007f9e <_svfprintf_r+0x6aa>
 8007f80:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007f84:	6023      	str	r3, [r4, #0]
 8007f86:	2301      	movs	r3, #1
 8007f88:	6063      	str	r3, [r4, #4]
 8007f8a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f8c:	3301      	adds	r3, #1
 8007f8e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f90:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f92:	3301      	adds	r3, #1
 8007f94:	2b07      	cmp	r3, #7
 8007f96:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f98:	f300 82db 	bgt.w	8008552 <_svfprintf_r+0xc5e>
 8007f9c:	3408      	adds	r4, #8
 8007f9e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007fa0:	b16b      	cbz	r3, 8007fbe <_svfprintf_r+0x6ca>
 8007fa2:	ab1f      	add	r3, sp, #124	; 0x7c
 8007fa4:	6023      	str	r3, [r4, #0]
 8007fa6:	2302      	movs	r3, #2
 8007fa8:	6063      	str	r3, [r4, #4]
 8007faa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007fac:	3302      	adds	r3, #2
 8007fae:	9328      	str	r3, [sp, #160]	; 0xa0
 8007fb0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	2b07      	cmp	r3, #7
 8007fb6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007fb8:	f300 82d5 	bgt.w	8008566 <_svfprintf_r+0xc72>
 8007fbc:	3408      	adds	r4, #8
 8007fbe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007fc0:	2b80      	cmp	r3, #128	; 0x80
 8007fc2:	d121      	bne.n	8008008 <_svfprintf_r+0x714>
 8007fc4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007fc8:	1a9b      	subs	r3, r3, r2
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	9317      	str	r3, [sp, #92]	; 0x5c
 8007fce:	dd1b      	ble.n	8008008 <_svfprintf_r+0x714>
 8007fd0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007fd4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	2810      	cmp	r0, #16
 8007fda:	4820      	ldr	r0, [pc, #128]	; (800805c <_svfprintf_r+0x768>)
 8007fdc:	f104 0108 	add.w	r1, r4, #8
 8007fe0:	6020      	str	r0, [r4, #0]
 8007fe2:	f300 82ca 	bgt.w	800857a <_svfprintf_r+0xc86>
 8007fe6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007fe8:	2b07      	cmp	r3, #7
 8007fea:	4402      	add	r2, r0
 8007fec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007ff0:	6060      	str	r0, [r4, #4]
 8007ff2:	f340 82d7 	ble.w	80085a4 <_svfprintf_r+0xcb0>
 8007ff6:	4659      	mov	r1, fp
 8007ff8:	4648      	mov	r0, r9
 8007ffa:	aa26      	add	r2, sp, #152	; 0x98
 8007ffc:	f004 f98c 	bl	800c318 <__ssprint_r>
 8008000:	2800      	cmp	r0, #0
 8008002:	f040 85ef 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008006:	ac29      	add	r4, sp, #164	; 0xa4
 8008008:	eba6 0608 	sub.w	r6, r6, r8
 800800c:	2e00      	cmp	r6, #0
 800800e:	dd27      	ble.n	8008060 <_svfprintf_r+0x76c>
 8008010:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008014:	4811      	ldr	r0, [pc, #68]	; (800805c <_svfprintf_r+0x768>)
 8008016:	2e10      	cmp	r6, #16
 8008018:	f103 0301 	add.w	r3, r3, #1
 800801c:	f104 0108 	add.w	r1, r4, #8
 8008020:	6020      	str	r0, [r4, #0]
 8008022:	f300 82c1 	bgt.w	80085a8 <_svfprintf_r+0xcb4>
 8008026:	6066      	str	r6, [r4, #4]
 8008028:	2b07      	cmp	r3, #7
 800802a:	4416      	add	r6, r2
 800802c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008030:	f340 82cd 	ble.w	80085ce <_svfprintf_r+0xcda>
 8008034:	4659      	mov	r1, fp
 8008036:	4648      	mov	r0, r9
 8008038:	aa26      	add	r2, sp, #152	; 0x98
 800803a:	f004 f96d 	bl	800c318 <__ssprint_r>
 800803e:	2800      	cmp	r0, #0
 8008040:	f040 85d0 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008044:	ac29      	add	r4, sp, #164	; 0xa4
 8008046:	e00b      	b.n	8008060 <_svfprintf_r+0x76c>
 8008048:	0800fba0 	.word	0x0800fba0
 800804c:	0800fbb1 	.word	0x0800fbb1
 8008050:	40300000 	.word	0x40300000
 8008054:	3fe00000 	.word	0x3fe00000
 8008058:	0800fbc4 	.word	0x0800fbc4
 800805c:	0800fbd4 	.word	0x0800fbd4
 8008060:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008064:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8008066:	f040 82b9 	bne.w	80085dc <_svfprintf_r+0xce8>
 800806a:	9b07      	ldr	r3, [sp, #28]
 800806c:	4446      	add	r6, r8
 800806e:	e9c4 3800 	strd	r3, r8, [r4]
 8008072:	9628      	str	r6, [sp, #160]	; 0xa0
 8008074:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008076:	3301      	adds	r3, #1
 8008078:	2b07      	cmp	r3, #7
 800807a:	9327      	str	r3, [sp, #156]	; 0x9c
 800807c:	f300 82f4 	bgt.w	8008668 <_svfprintf_r+0xd74>
 8008080:	3408      	adds	r4, #8
 8008082:	f01a 0f04 	tst.w	sl, #4
 8008086:	f040 858e 	bne.w	8008ba6 <_svfprintf_r+0x12b2>
 800808a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800808e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008090:	428a      	cmp	r2, r1
 8008092:	bfac      	ite	ge
 8008094:	189b      	addge	r3, r3, r2
 8008096:	185b      	addlt	r3, r3, r1
 8008098:	9313      	str	r3, [sp, #76]	; 0x4c
 800809a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800809c:	b13b      	cbz	r3, 80080ae <_svfprintf_r+0x7ba>
 800809e:	4659      	mov	r1, fp
 80080a0:	4648      	mov	r0, r9
 80080a2:	aa26      	add	r2, sp, #152	; 0x98
 80080a4:	f004 f938 	bl	800c318 <__ssprint_r>
 80080a8:	2800      	cmp	r0, #0
 80080aa:	f040 859b 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 80080ae:	2300      	movs	r3, #0
 80080b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80080b2:	2f00      	cmp	r7, #0
 80080b4:	f040 85b2 	bne.w	8008c1c <_svfprintf_r+0x1328>
 80080b8:	ac29      	add	r4, sp, #164	; 0xa4
 80080ba:	e0e3      	b.n	8008284 <_svfprintf_r+0x990>
 80080bc:	ab39      	add	r3, sp, #228	; 0xe4
 80080be:	9307      	str	r3, [sp, #28]
 80080c0:	e631      	b.n	8007d26 <_svfprintf_r+0x432>
 80080c2:	9f07      	ldr	r7, [sp, #28]
 80080c4:	e62f      	b.n	8007d26 <_svfprintf_r+0x432>
 80080c6:	f04f 0806 	mov.w	r8, #6
 80080ca:	e62c      	b.n	8007d26 <_svfprintf_r+0x432>
 80080cc:	f802 0c01 	strb.w	r0, [r2, #-1]
 80080d0:	e69a      	b.n	8007e08 <_svfprintf_r+0x514>
 80080d2:	f803 0b01 	strb.w	r0, [r3], #1
 80080d6:	1aca      	subs	r2, r1, r3
 80080d8:	2a00      	cmp	r2, #0
 80080da:	dafa      	bge.n	80080d2 <_svfprintf_r+0x7de>
 80080dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080e0:	3201      	adds	r2, #1
 80080e2:	f103 0301 	add.w	r3, r3, #1
 80080e6:	bfb8      	it	lt
 80080e8:	2300      	movlt	r3, #0
 80080ea:	441d      	add	r5, r3
 80080ec:	e69c      	b.n	8007e28 <_svfprintf_r+0x534>
 80080ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080f0:	462b      	mov	r3, r5
 80080f2:	2030      	movs	r0, #48	; 0x30
 80080f4:	18a9      	adds	r1, r5, r2
 80080f6:	e7ee      	b.n	80080d6 <_svfprintf_r+0x7e2>
 80080f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080fa:	2b46      	cmp	r3, #70	; 0x46
 80080fc:	d005      	beq.n	800810a <_svfprintf_r+0x816>
 80080fe:	2b45      	cmp	r3, #69	; 0x45
 8008100:	d11b      	bne.n	800813a <_svfprintf_r+0x846>
 8008102:	f108 0601 	add.w	r6, r8, #1
 8008106:	2302      	movs	r3, #2
 8008108:	e001      	b.n	800810e <_svfprintf_r+0x81a>
 800810a:	4646      	mov	r6, r8
 800810c:	2303      	movs	r3, #3
 800810e:	aa24      	add	r2, sp, #144	; 0x90
 8008110:	9204      	str	r2, [sp, #16]
 8008112:	aa21      	add	r2, sp, #132	; 0x84
 8008114:	9203      	str	r2, [sp, #12]
 8008116:	aa20      	add	r2, sp, #128	; 0x80
 8008118:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	4648      	mov	r0, r9
 8008120:	462b      	mov	r3, r5
 8008122:	9a08      	ldr	r2, [sp, #32]
 8008124:	f002 f95c 	bl	800a3e0 <_dtoa_r>
 8008128:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800812a:	9007      	str	r0, [sp, #28]
 800812c:	2b47      	cmp	r3, #71	; 0x47
 800812e:	d106      	bne.n	800813e <_svfprintf_r+0x84a>
 8008130:	f01a 0f01 	tst.w	sl, #1
 8008134:	d103      	bne.n	800813e <_svfprintf_r+0x84a>
 8008136:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8008138:	e676      	b.n	8007e28 <_svfprintf_r+0x534>
 800813a:	4646      	mov	r6, r8
 800813c:	e7e3      	b.n	8008106 <_svfprintf_r+0x812>
 800813e:	9b07      	ldr	r3, [sp, #28]
 8008140:	4433      	add	r3, r6
 8008142:	930d      	str	r3, [sp, #52]	; 0x34
 8008144:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008146:	2b46      	cmp	r3, #70	; 0x46
 8008148:	d111      	bne.n	800816e <_svfprintf_r+0x87a>
 800814a:	9b07      	ldr	r3, [sp, #28]
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	2b30      	cmp	r3, #48	; 0x30
 8008150:	d109      	bne.n	8008166 <_svfprintf_r+0x872>
 8008152:	2200      	movs	r2, #0
 8008154:	2300      	movs	r3, #0
 8008156:	4629      	mov	r1, r5
 8008158:	9808      	ldr	r0, [sp, #32]
 800815a:	f7f8 fc25 	bl	80009a8 <__aeabi_dcmpeq>
 800815e:	b910      	cbnz	r0, 8008166 <_svfprintf_r+0x872>
 8008160:	f1c6 0601 	rsb	r6, r6, #1
 8008164:	9620      	str	r6, [sp, #128]	; 0x80
 8008166:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008168:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800816a:	441a      	add	r2, r3
 800816c:	920d      	str	r2, [sp, #52]	; 0x34
 800816e:	2200      	movs	r2, #0
 8008170:	2300      	movs	r3, #0
 8008172:	4629      	mov	r1, r5
 8008174:	9808      	ldr	r0, [sp, #32]
 8008176:	f7f8 fc17 	bl	80009a8 <__aeabi_dcmpeq>
 800817a:	b108      	cbz	r0, 8008180 <_svfprintf_r+0x88c>
 800817c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800817e:	9324      	str	r3, [sp, #144]	; 0x90
 8008180:	2230      	movs	r2, #48	; 0x30
 8008182:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008184:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008186:	4299      	cmp	r1, r3
 8008188:	d9d5      	bls.n	8008136 <_svfprintf_r+0x842>
 800818a:	1c59      	adds	r1, r3, #1
 800818c:	9124      	str	r1, [sp, #144]	; 0x90
 800818e:	701a      	strb	r2, [r3, #0]
 8008190:	e7f7      	b.n	8008182 <_svfprintf_r+0x88e>
 8008192:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008194:	2b46      	cmp	r3, #70	; 0x46
 8008196:	f47f ae57 	bne.w	8007e48 <_svfprintf_r+0x554>
 800819a:	f00a 0301 	and.w	r3, sl, #1
 800819e:	2d00      	cmp	r5, #0
 80081a0:	ea43 0308 	orr.w	r3, r3, r8
 80081a4:	dd18      	ble.n	80081d8 <_svfprintf_r+0x8e4>
 80081a6:	b383      	cbz	r3, 800820a <_svfprintf_r+0x916>
 80081a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081aa:	18eb      	adds	r3, r5, r3
 80081ac:	4498      	add	r8, r3
 80081ae:	2366      	movs	r3, #102	; 0x66
 80081b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80081b2:	e030      	b.n	8008216 <_svfprintf_r+0x922>
 80081b4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80081b8:	f802 6b01 	strb.w	r6, [r2], #1
 80081bc:	e67b      	b.n	8007eb6 <_svfprintf_r+0x5c2>
 80081be:	b941      	cbnz	r1, 80081d2 <_svfprintf_r+0x8de>
 80081c0:	2230      	movs	r2, #48	; 0x30
 80081c2:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80081c6:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80081ca:	3330      	adds	r3, #48	; 0x30
 80081cc:	f802 3b01 	strb.w	r3, [r2], #1
 80081d0:	e67d      	b.n	8007ece <_svfprintf_r+0x5da>
 80081d2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80081d6:	e7f8      	b.n	80081ca <_svfprintf_r+0x8d6>
 80081d8:	b1cb      	cbz	r3, 800820e <_svfprintf_r+0x91a>
 80081da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081dc:	3301      	adds	r3, #1
 80081de:	e7e5      	b.n	80081ac <_svfprintf_r+0x8b8>
 80081e0:	9b08      	ldr	r3, [sp, #32]
 80081e2:	429d      	cmp	r5, r3
 80081e4:	db07      	blt.n	80081f6 <_svfprintf_r+0x902>
 80081e6:	f01a 0f01 	tst.w	sl, #1
 80081ea:	d029      	beq.n	8008240 <_svfprintf_r+0x94c>
 80081ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081ee:	eb05 0803 	add.w	r8, r5, r3
 80081f2:	2367      	movs	r3, #103	; 0x67
 80081f4:	e7dc      	b.n	80081b0 <_svfprintf_r+0x8bc>
 80081f6:	9b08      	ldr	r3, [sp, #32]
 80081f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081fa:	2d00      	cmp	r5, #0
 80081fc:	eb03 0802 	add.w	r8, r3, r2
 8008200:	dcf7      	bgt.n	80081f2 <_svfprintf_r+0x8fe>
 8008202:	f1c5 0301 	rsb	r3, r5, #1
 8008206:	4498      	add	r8, r3
 8008208:	e7f3      	b.n	80081f2 <_svfprintf_r+0x8fe>
 800820a:	46a8      	mov	r8, r5
 800820c:	e7cf      	b.n	80081ae <_svfprintf_r+0x8ba>
 800820e:	2366      	movs	r3, #102	; 0x66
 8008210:	f04f 0801 	mov.w	r8, #1
 8008214:	930b      	str	r3, [sp, #44]	; 0x2c
 8008216:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800821a:	930d      	str	r3, [sp, #52]	; 0x34
 800821c:	d023      	beq.n	8008266 <_svfprintf_r+0x972>
 800821e:	2300      	movs	r3, #0
 8008220:	2d00      	cmp	r5, #0
 8008222:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008226:	f77f ae68 	ble.w	8007efa <_svfprintf_r+0x606>
 800822a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	2bff      	cmp	r3, #255	; 0xff
 8008230:	d108      	bne.n	8008244 <_svfprintf_r+0x950>
 8008232:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008236:	4413      	add	r3, r2
 8008238:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800823a:	fb02 8803 	mla	r8, r2, r3, r8
 800823e:	e65c      	b.n	8007efa <_svfprintf_r+0x606>
 8008240:	46a8      	mov	r8, r5
 8008242:	e7d6      	b.n	80081f2 <_svfprintf_r+0x8fe>
 8008244:	42ab      	cmp	r3, r5
 8008246:	daf4      	bge.n	8008232 <_svfprintf_r+0x93e>
 8008248:	1aed      	subs	r5, r5, r3
 800824a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800824c:	785b      	ldrb	r3, [r3, #1]
 800824e:	b133      	cbz	r3, 800825e <_svfprintf_r+0x96a>
 8008250:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008252:	3301      	adds	r3, #1
 8008254:	930d      	str	r3, [sp, #52]	; 0x34
 8008256:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008258:	3301      	adds	r3, #1
 800825a:	930e      	str	r3, [sp, #56]	; 0x38
 800825c:	e7e5      	b.n	800822a <_svfprintf_r+0x936>
 800825e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008260:	3301      	adds	r3, #1
 8008262:	930c      	str	r3, [sp, #48]	; 0x30
 8008264:	e7e1      	b.n	800822a <_svfprintf_r+0x936>
 8008266:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008268:	930c      	str	r3, [sp, #48]	; 0x30
 800826a:	e646      	b.n	8007efa <_svfprintf_r+0x606>
 800826c:	4632      	mov	r2, r6
 800826e:	f852 3b04 	ldr.w	r3, [r2], #4
 8008272:	f01a 0f20 	tst.w	sl, #32
 8008276:	920a      	str	r2, [sp, #40]	; 0x28
 8008278:	d009      	beq.n	800828e <_svfprintf_r+0x99a>
 800827a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800827c:	4610      	mov	r0, r2
 800827e:	17d1      	asrs	r1, r2, #31
 8008280:	e9c3 0100 	strd	r0, r1, [r3]
 8008284:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008286:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008288:	9307      	str	r3, [sp, #28]
 800828a:	f7ff bb6f 	b.w	800796c <_svfprintf_r+0x78>
 800828e:	f01a 0f10 	tst.w	sl, #16
 8008292:	d002      	beq.n	800829a <_svfprintf_r+0x9a6>
 8008294:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008296:	601a      	str	r2, [r3, #0]
 8008298:	e7f4      	b.n	8008284 <_svfprintf_r+0x990>
 800829a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800829e:	d002      	beq.n	80082a6 <_svfprintf_r+0x9b2>
 80082a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80082a2:	801a      	strh	r2, [r3, #0]
 80082a4:	e7ee      	b.n	8008284 <_svfprintf_r+0x990>
 80082a6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80082aa:	d0f3      	beq.n	8008294 <_svfprintf_r+0x9a0>
 80082ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80082ae:	701a      	strb	r2, [r3, #0]
 80082b0:	e7e8      	b.n	8008284 <_svfprintf_r+0x990>
 80082b2:	f04a 0a10 	orr.w	sl, sl, #16
 80082b6:	f01a 0f20 	tst.w	sl, #32
 80082ba:	d01e      	beq.n	80082fa <_svfprintf_r+0xa06>
 80082bc:	3607      	adds	r6, #7
 80082be:	f026 0307 	bic.w	r3, r6, #7
 80082c2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80082c6:	930a      	str	r3, [sp, #40]	; 0x28
 80082c8:	2300      	movs	r3, #0
 80082ca:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80082ce:	2200      	movs	r2, #0
 80082d0:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80082d4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80082d8:	f000 84b1 	beq.w	8008c3e <_svfprintf_r+0x134a>
 80082dc:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80082e0:	920c      	str	r2, [sp, #48]	; 0x30
 80082e2:	ea56 0207 	orrs.w	r2, r6, r7
 80082e6:	f040 84b0 	bne.w	8008c4a <_svfprintf_r+0x1356>
 80082ea:	f1b8 0f00 	cmp.w	r8, #0
 80082ee:	f000 8103 	beq.w	80084f8 <_svfprintf_r+0xc04>
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	f040 84ac 	bne.w	8008c50 <_svfprintf_r+0x135c>
 80082f8:	e098      	b.n	800842c <_svfprintf_r+0xb38>
 80082fa:	1d33      	adds	r3, r6, #4
 80082fc:	f01a 0f10 	tst.w	sl, #16
 8008300:	930a      	str	r3, [sp, #40]	; 0x28
 8008302:	d001      	beq.n	8008308 <_svfprintf_r+0xa14>
 8008304:	6836      	ldr	r6, [r6, #0]
 8008306:	e003      	b.n	8008310 <_svfprintf_r+0xa1c>
 8008308:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800830c:	d002      	beq.n	8008314 <_svfprintf_r+0xa20>
 800830e:	8836      	ldrh	r6, [r6, #0]
 8008310:	2700      	movs	r7, #0
 8008312:	e7d9      	b.n	80082c8 <_svfprintf_r+0x9d4>
 8008314:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008318:	d0f4      	beq.n	8008304 <_svfprintf_r+0xa10>
 800831a:	7836      	ldrb	r6, [r6, #0]
 800831c:	e7f8      	b.n	8008310 <_svfprintf_r+0xa1c>
 800831e:	4633      	mov	r3, r6
 8008320:	f853 6b04 	ldr.w	r6, [r3], #4
 8008324:	2278      	movs	r2, #120	; 0x78
 8008326:	930a      	str	r3, [sp, #40]	; 0x28
 8008328:	f647 0330 	movw	r3, #30768	; 0x7830
 800832c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8008330:	4ba8      	ldr	r3, [pc, #672]	; (80085d4 <_svfprintf_r+0xce0>)
 8008332:	2700      	movs	r7, #0
 8008334:	931b      	str	r3, [sp, #108]	; 0x6c
 8008336:	f04a 0a02 	orr.w	sl, sl, #2
 800833a:	2302      	movs	r3, #2
 800833c:	920b      	str	r2, [sp, #44]	; 0x2c
 800833e:	e7c6      	b.n	80082ce <_svfprintf_r+0x9da>
 8008340:	4632      	mov	r2, r6
 8008342:	2500      	movs	r5, #0
 8008344:	f852 3b04 	ldr.w	r3, [r2], #4
 8008348:	f1b8 3fff 	cmp.w	r8, #4294967295
 800834c:	9307      	str	r3, [sp, #28]
 800834e:	920a      	str	r2, [sp, #40]	; 0x28
 8008350:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008354:	d010      	beq.n	8008378 <_svfprintf_r+0xa84>
 8008356:	4642      	mov	r2, r8
 8008358:	4629      	mov	r1, r5
 800835a:	9807      	ldr	r0, [sp, #28]
 800835c:	f003 fa3e 	bl	800b7dc <memchr>
 8008360:	4607      	mov	r7, r0
 8008362:	2800      	cmp	r0, #0
 8008364:	f43f ac85 	beq.w	8007c72 <_svfprintf_r+0x37e>
 8008368:	9b07      	ldr	r3, [sp, #28]
 800836a:	462f      	mov	r7, r5
 800836c:	462e      	mov	r6, r5
 800836e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8008372:	eba0 0803 	sub.w	r8, r0, r3
 8008376:	e5c8      	b.n	8007f0a <_svfprintf_r+0x616>
 8008378:	9807      	ldr	r0, [sp, #28]
 800837a:	f7f7 fee9 	bl	8000150 <strlen>
 800837e:	462f      	mov	r7, r5
 8008380:	4680      	mov	r8, r0
 8008382:	e476      	b.n	8007c72 <_svfprintf_r+0x37e>
 8008384:	f04a 0a10 	orr.w	sl, sl, #16
 8008388:	f01a 0f20 	tst.w	sl, #32
 800838c:	d007      	beq.n	800839e <_svfprintf_r+0xaaa>
 800838e:	3607      	adds	r6, #7
 8008390:	f026 0307 	bic.w	r3, r6, #7
 8008394:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008398:	930a      	str	r3, [sp, #40]	; 0x28
 800839a:	2301      	movs	r3, #1
 800839c:	e797      	b.n	80082ce <_svfprintf_r+0x9da>
 800839e:	1d33      	adds	r3, r6, #4
 80083a0:	f01a 0f10 	tst.w	sl, #16
 80083a4:	930a      	str	r3, [sp, #40]	; 0x28
 80083a6:	d001      	beq.n	80083ac <_svfprintf_r+0xab8>
 80083a8:	6836      	ldr	r6, [r6, #0]
 80083aa:	e003      	b.n	80083b4 <_svfprintf_r+0xac0>
 80083ac:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80083b0:	d002      	beq.n	80083b8 <_svfprintf_r+0xac4>
 80083b2:	8836      	ldrh	r6, [r6, #0]
 80083b4:	2700      	movs	r7, #0
 80083b6:	e7f0      	b.n	800839a <_svfprintf_r+0xaa6>
 80083b8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80083bc:	d0f4      	beq.n	80083a8 <_svfprintf_r+0xab4>
 80083be:	7836      	ldrb	r6, [r6, #0]
 80083c0:	e7f8      	b.n	80083b4 <_svfprintf_r+0xac0>
 80083c2:	4b85      	ldr	r3, [pc, #532]	; (80085d8 <_svfprintf_r+0xce4>)
 80083c4:	f01a 0f20 	tst.w	sl, #32
 80083c8:	931b      	str	r3, [sp, #108]	; 0x6c
 80083ca:	d019      	beq.n	8008400 <_svfprintf_r+0xb0c>
 80083cc:	3607      	adds	r6, #7
 80083ce:	f026 0307 	bic.w	r3, r6, #7
 80083d2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80083d6:	930a      	str	r3, [sp, #40]	; 0x28
 80083d8:	f01a 0f01 	tst.w	sl, #1
 80083dc:	d00a      	beq.n	80083f4 <_svfprintf_r+0xb00>
 80083de:	ea56 0307 	orrs.w	r3, r6, r7
 80083e2:	d007      	beq.n	80083f4 <_svfprintf_r+0xb00>
 80083e4:	2330      	movs	r3, #48	; 0x30
 80083e6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80083ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083ec:	f04a 0a02 	orr.w	sl, sl, #2
 80083f0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80083f4:	2302      	movs	r3, #2
 80083f6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80083fa:	e768      	b.n	80082ce <_svfprintf_r+0x9da>
 80083fc:	4b75      	ldr	r3, [pc, #468]	; (80085d4 <_svfprintf_r+0xce0>)
 80083fe:	e7e1      	b.n	80083c4 <_svfprintf_r+0xad0>
 8008400:	1d33      	adds	r3, r6, #4
 8008402:	f01a 0f10 	tst.w	sl, #16
 8008406:	930a      	str	r3, [sp, #40]	; 0x28
 8008408:	d001      	beq.n	800840e <_svfprintf_r+0xb1a>
 800840a:	6836      	ldr	r6, [r6, #0]
 800840c:	e003      	b.n	8008416 <_svfprintf_r+0xb22>
 800840e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008412:	d002      	beq.n	800841a <_svfprintf_r+0xb26>
 8008414:	8836      	ldrh	r6, [r6, #0]
 8008416:	2700      	movs	r7, #0
 8008418:	e7de      	b.n	80083d8 <_svfprintf_r+0xae4>
 800841a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800841e:	d0f4      	beq.n	800840a <_svfprintf_r+0xb16>
 8008420:	7836      	ldrb	r6, [r6, #0]
 8008422:	e7f8      	b.n	8008416 <_svfprintf_r+0xb22>
 8008424:	2f00      	cmp	r7, #0
 8008426:	bf08      	it	eq
 8008428:	2e0a      	cmpeq	r6, #10
 800842a:	d206      	bcs.n	800843a <_svfprintf_r+0xb46>
 800842c:	3630      	adds	r6, #48	; 0x30
 800842e:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008432:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8008436:	f000 bc2d 	b.w	8008c94 <_svfprintf_r+0x13a0>
 800843a:	2300      	movs	r3, #0
 800843c:	9308      	str	r3, [sp, #32]
 800843e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008440:	ad52      	add	r5, sp, #328	; 0x148
 8008442:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8008446:	1e6b      	subs	r3, r5, #1
 8008448:	9307      	str	r3, [sp, #28]
 800844a:	220a      	movs	r2, #10
 800844c:	2300      	movs	r3, #0
 800844e:	4630      	mov	r0, r6
 8008450:	4639      	mov	r1, r7
 8008452:	f7f8 fced 	bl	8000e30 <__aeabi_uldivmod>
 8008456:	9b08      	ldr	r3, [sp, #32]
 8008458:	3230      	adds	r2, #48	; 0x30
 800845a:	3301      	adds	r3, #1
 800845c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008460:	9308      	str	r3, [sp, #32]
 8008462:	f1ba 0f00 	cmp.w	sl, #0
 8008466:	d019      	beq.n	800849c <_svfprintf_r+0xba8>
 8008468:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800846a:	9a08      	ldr	r2, [sp, #32]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	429a      	cmp	r2, r3
 8008470:	d114      	bne.n	800849c <_svfprintf_r+0xba8>
 8008472:	2aff      	cmp	r2, #255	; 0xff
 8008474:	d012      	beq.n	800849c <_svfprintf_r+0xba8>
 8008476:	2f00      	cmp	r7, #0
 8008478:	bf08      	it	eq
 800847a:	2e0a      	cmpeq	r6, #10
 800847c:	d30e      	bcc.n	800849c <_svfprintf_r+0xba8>
 800847e:	9b07      	ldr	r3, [sp, #28]
 8008480:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008482:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008484:	1a9b      	subs	r3, r3, r2
 8008486:	4618      	mov	r0, r3
 8008488:	9307      	str	r3, [sp, #28]
 800848a:	f003 ff32 	bl	800c2f2 <strncpy>
 800848e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008490:	785d      	ldrb	r5, [r3, #1]
 8008492:	b1ed      	cbz	r5, 80084d0 <_svfprintf_r+0xbdc>
 8008494:	3301      	adds	r3, #1
 8008496:	930e      	str	r3, [sp, #56]	; 0x38
 8008498:	2300      	movs	r3, #0
 800849a:	9308      	str	r3, [sp, #32]
 800849c:	220a      	movs	r2, #10
 800849e:	2300      	movs	r3, #0
 80084a0:	4630      	mov	r0, r6
 80084a2:	4639      	mov	r1, r7
 80084a4:	f7f8 fcc4 	bl	8000e30 <__aeabi_uldivmod>
 80084a8:	2f00      	cmp	r7, #0
 80084aa:	bf08      	it	eq
 80084ac:	2e0a      	cmpeq	r6, #10
 80084ae:	d20b      	bcs.n	80084c8 <_svfprintf_r+0xbd4>
 80084b0:	2700      	movs	r7, #0
 80084b2:	9b07      	ldr	r3, [sp, #28]
 80084b4:	aa52      	add	r2, sp, #328	; 0x148
 80084b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80084ba:	4646      	mov	r6, r8
 80084bc:	eba2 0803 	sub.w	r8, r2, r3
 80084c0:	463d      	mov	r5, r7
 80084c2:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80084c6:	e520      	b.n	8007f0a <_svfprintf_r+0x616>
 80084c8:	4606      	mov	r6, r0
 80084ca:	460f      	mov	r7, r1
 80084cc:	9d07      	ldr	r5, [sp, #28]
 80084ce:	e7ba      	b.n	8008446 <_svfprintf_r+0xb52>
 80084d0:	9508      	str	r5, [sp, #32]
 80084d2:	e7e3      	b.n	800849c <_svfprintf_r+0xba8>
 80084d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80084d6:	f006 030f 	and.w	r3, r6, #15
 80084da:	5cd3      	ldrb	r3, [r2, r3]
 80084dc:	9a07      	ldr	r2, [sp, #28]
 80084de:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80084e2:	0933      	lsrs	r3, r6, #4
 80084e4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80084e8:	9207      	str	r2, [sp, #28]
 80084ea:	093a      	lsrs	r2, r7, #4
 80084ec:	461e      	mov	r6, r3
 80084ee:	4617      	mov	r7, r2
 80084f0:	ea56 0307 	orrs.w	r3, r6, r7
 80084f4:	d1ee      	bne.n	80084d4 <_svfprintf_r+0xbe0>
 80084f6:	e7db      	b.n	80084b0 <_svfprintf_r+0xbbc>
 80084f8:	b933      	cbnz	r3, 8008508 <_svfprintf_r+0xc14>
 80084fa:	f01a 0f01 	tst.w	sl, #1
 80084fe:	d003      	beq.n	8008508 <_svfprintf_r+0xc14>
 8008500:	2330      	movs	r3, #48	; 0x30
 8008502:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008506:	e794      	b.n	8008432 <_svfprintf_r+0xb3e>
 8008508:	ab52      	add	r3, sp, #328	; 0x148
 800850a:	e3c3      	b.n	8008c94 <_svfprintf_r+0x13a0>
 800850c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800850e:	2b00      	cmp	r3, #0
 8008510:	f000 838a 	beq.w	8008c28 <_svfprintf_r+0x1334>
 8008514:	2000      	movs	r0, #0
 8008516:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800851a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800851e:	960a      	str	r6, [sp, #40]	; 0x28
 8008520:	f7ff bb3f 	b.w	8007ba2 <_svfprintf_r+0x2ae>
 8008524:	2010      	movs	r0, #16
 8008526:	2b07      	cmp	r3, #7
 8008528:	4402      	add	r2, r0
 800852a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800852e:	6060      	str	r0, [r4, #4]
 8008530:	dd08      	ble.n	8008544 <_svfprintf_r+0xc50>
 8008532:	4659      	mov	r1, fp
 8008534:	4648      	mov	r0, r9
 8008536:	aa26      	add	r2, sp, #152	; 0x98
 8008538:	f003 feee 	bl	800c318 <__ssprint_r>
 800853c:	2800      	cmp	r0, #0
 800853e:	f040 8351 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008542:	a929      	add	r1, sp, #164	; 0xa4
 8008544:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008546:	460c      	mov	r4, r1
 8008548:	3b10      	subs	r3, #16
 800854a:	9317      	str	r3, [sp, #92]	; 0x5c
 800854c:	e4f9      	b.n	8007f42 <_svfprintf_r+0x64e>
 800854e:	460c      	mov	r4, r1
 8008550:	e513      	b.n	8007f7a <_svfprintf_r+0x686>
 8008552:	4659      	mov	r1, fp
 8008554:	4648      	mov	r0, r9
 8008556:	aa26      	add	r2, sp, #152	; 0x98
 8008558:	f003 fede 	bl	800c318 <__ssprint_r>
 800855c:	2800      	cmp	r0, #0
 800855e:	f040 8341 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008562:	ac29      	add	r4, sp, #164	; 0xa4
 8008564:	e51b      	b.n	8007f9e <_svfprintf_r+0x6aa>
 8008566:	4659      	mov	r1, fp
 8008568:	4648      	mov	r0, r9
 800856a:	aa26      	add	r2, sp, #152	; 0x98
 800856c:	f003 fed4 	bl	800c318 <__ssprint_r>
 8008570:	2800      	cmp	r0, #0
 8008572:	f040 8337 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008576:	ac29      	add	r4, sp, #164	; 0xa4
 8008578:	e521      	b.n	8007fbe <_svfprintf_r+0x6ca>
 800857a:	2010      	movs	r0, #16
 800857c:	2b07      	cmp	r3, #7
 800857e:	4402      	add	r2, r0
 8008580:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008584:	6060      	str	r0, [r4, #4]
 8008586:	dd08      	ble.n	800859a <_svfprintf_r+0xca6>
 8008588:	4659      	mov	r1, fp
 800858a:	4648      	mov	r0, r9
 800858c:	aa26      	add	r2, sp, #152	; 0x98
 800858e:	f003 fec3 	bl	800c318 <__ssprint_r>
 8008592:	2800      	cmp	r0, #0
 8008594:	f040 8326 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008598:	a929      	add	r1, sp, #164	; 0xa4
 800859a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800859c:	460c      	mov	r4, r1
 800859e:	3b10      	subs	r3, #16
 80085a0:	9317      	str	r3, [sp, #92]	; 0x5c
 80085a2:	e515      	b.n	8007fd0 <_svfprintf_r+0x6dc>
 80085a4:	460c      	mov	r4, r1
 80085a6:	e52f      	b.n	8008008 <_svfprintf_r+0x714>
 80085a8:	2010      	movs	r0, #16
 80085aa:	2b07      	cmp	r3, #7
 80085ac:	4402      	add	r2, r0
 80085ae:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80085b2:	6060      	str	r0, [r4, #4]
 80085b4:	dd08      	ble.n	80085c8 <_svfprintf_r+0xcd4>
 80085b6:	4659      	mov	r1, fp
 80085b8:	4648      	mov	r0, r9
 80085ba:	aa26      	add	r2, sp, #152	; 0x98
 80085bc:	f003 feac 	bl	800c318 <__ssprint_r>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	f040 830f 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 80085c6:	a929      	add	r1, sp, #164	; 0xa4
 80085c8:	460c      	mov	r4, r1
 80085ca:	3e10      	subs	r6, #16
 80085cc:	e520      	b.n	8008010 <_svfprintf_r+0x71c>
 80085ce:	460c      	mov	r4, r1
 80085d0:	e546      	b.n	8008060 <_svfprintf_r+0x76c>
 80085d2:	bf00      	nop
 80085d4:	0800fba0 	.word	0x0800fba0
 80085d8:	0800fbb1 	.word	0x0800fbb1
 80085dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085de:	2b65      	cmp	r3, #101	; 0x65
 80085e0:	f340 824a 	ble.w	8008a78 <_svfprintf_r+0x1184>
 80085e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80085e8:	2200      	movs	r2, #0
 80085ea:	2300      	movs	r3, #0
 80085ec:	f7f8 f9dc 	bl	80009a8 <__aeabi_dcmpeq>
 80085f0:	2800      	cmp	r0, #0
 80085f2:	d06a      	beq.n	80086ca <_svfprintf_r+0xdd6>
 80085f4:	4b6f      	ldr	r3, [pc, #444]	; (80087b4 <_svfprintf_r+0xec0>)
 80085f6:	6023      	str	r3, [r4, #0]
 80085f8:	2301      	movs	r3, #1
 80085fa:	441e      	add	r6, r3
 80085fc:	6063      	str	r3, [r4, #4]
 80085fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008600:	9628      	str	r6, [sp, #160]	; 0xa0
 8008602:	3301      	adds	r3, #1
 8008604:	2b07      	cmp	r3, #7
 8008606:	9327      	str	r3, [sp, #156]	; 0x9c
 8008608:	dc38      	bgt.n	800867c <_svfprintf_r+0xd88>
 800860a:	3408      	adds	r4, #8
 800860c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800860e:	9a08      	ldr	r2, [sp, #32]
 8008610:	4293      	cmp	r3, r2
 8008612:	db03      	blt.n	800861c <_svfprintf_r+0xd28>
 8008614:	f01a 0f01 	tst.w	sl, #1
 8008618:	f43f ad33 	beq.w	8008082 <_svfprintf_r+0x78e>
 800861c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800861e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008624:	6063      	str	r3, [r4, #4]
 8008626:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008628:	4413      	add	r3, r2
 800862a:	9328      	str	r3, [sp, #160]	; 0xa0
 800862c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800862e:	3301      	adds	r3, #1
 8008630:	2b07      	cmp	r3, #7
 8008632:	9327      	str	r3, [sp, #156]	; 0x9c
 8008634:	dc2c      	bgt.n	8008690 <_svfprintf_r+0xd9c>
 8008636:	3408      	adds	r4, #8
 8008638:	9b08      	ldr	r3, [sp, #32]
 800863a:	1e5d      	subs	r5, r3, #1
 800863c:	2d00      	cmp	r5, #0
 800863e:	f77f ad20 	ble.w	8008082 <_svfprintf_r+0x78e>
 8008642:	f04f 0810 	mov.w	r8, #16
 8008646:	4e5c      	ldr	r6, [pc, #368]	; (80087b8 <_svfprintf_r+0xec4>)
 8008648:	2d10      	cmp	r5, #16
 800864a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800864e:	f104 0108 	add.w	r1, r4, #8
 8008652:	f103 0301 	add.w	r3, r3, #1
 8008656:	6026      	str	r6, [r4, #0]
 8008658:	dc24      	bgt.n	80086a4 <_svfprintf_r+0xdb0>
 800865a:	6065      	str	r5, [r4, #4]
 800865c:	2b07      	cmp	r3, #7
 800865e:	4415      	add	r5, r2
 8008660:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008664:	f340 829c 	ble.w	8008ba0 <_svfprintf_r+0x12ac>
 8008668:	4659      	mov	r1, fp
 800866a:	4648      	mov	r0, r9
 800866c:	aa26      	add	r2, sp, #152	; 0x98
 800866e:	f003 fe53 	bl	800c318 <__ssprint_r>
 8008672:	2800      	cmp	r0, #0
 8008674:	f040 82b6 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008678:	ac29      	add	r4, sp, #164	; 0xa4
 800867a:	e502      	b.n	8008082 <_svfprintf_r+0x78e>
 800867c:	4659      	mov	r1, fp
 800867e:	4648      	mov	r0, r9
 8008680:	aa26      	add	r2, sp, #152	; 0x98
 8008682:	f003 fe49 	bl	800c318 <__ssprint_r>
 8008686:	2800      	cmp	r0, #0
 8008688:	f040 82ac 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 800868c:	ac29      	add	r4, sp, #164	; 0xa4
 800868e:	e7bd      	b.n	800860c <_svfprintf_r+0xd18>
 8008690:	4659      	mov	r1, fp
 8008692:	4648      	mov	r0, r9
 8008694:	aa26      	add	r2, sp, #152	; 0x98
 8008696:	f003 fe3f 	bl	800c318 <__ssprint_r>
 800869a:	2800      	cmp	r0, #0
 800869c:	f040 82a2 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 80086a0:	ac29      	add	r4, sp, #164	; 0xa4
 80086a2:	e7c9      	b.n	8008638 <_svfprintf_r+0xd44>
 80086a4:	3210      	adds	r2, #16
 80086a6:	2b07      	cmp	r3, #7
 80086a8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80086ac:	f8c4 8004 	str.w	r8, [r4, #4]
 80086b0:	dd08      	ble.n	80086c4 <_svfprintf_r+0xdd0>
 80086b2:	4659      	mov	r1, fp
 80086b4:	4648      	mov	r0, r9
 80086b6:	aa26      	add	r2, sp, #152	; 0x98
 80086b8:	f003 fe2e 	bl	800c318 <__ssprint_r>
 80086bc:	2800      	cmp	r0, #0
 80086be:	f040 8291 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 80086c2:	a929      	add	r1, sp, #164	; 0xa4
 80086c4:	460c      	mov	r4, r1
 80086c6:	3d10      	subs	r5, #16
 80086c8:	e7be      	b.n	8008648 <_svfprintf_r+0xd54>
 80086ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	dc75      	bgt.n	80087bc <_svfprintf_r+0xec8>
 80086d0:	4b38      	ldr	r3, [pc, #224]	; (80087b4 <_svfprintf_r+0xec0>)
 80086d2:	6023      	str	r3, [r4, #0]
 80086d4:	2301      	movs	r3, #1
 80086d6:	441e      	add	r6, r3
 80086d8:	6063      	str	r3, [r4, #4]
 80086da:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80086dc:	9628      	str	r6, [sp, #160]	; 0xa0
 80086de:	3301      	adds	r3, #1
 80086e0:	2b07      	cmp	r3, #7
 80086e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80086e4:	dc3e      	bgt.n	8008764 <_svfprintf_r+0xe70>
 80086e6:	3408      	adds	r4, #8
 80086e8:	9908      	ldr	r1, [sp, #32]
 80086ea:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80086ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80086ee:	430a      	orrs	r2, r1
 80086f0:	f00a 0101 	and.w	r1, sl, #1
 80086f4:	430a      	orrs	r2, r1
 80086f6:	f43f acc4 	beq.w	8008082 <_svfprintf_r+0x78e>
 80086fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80086fc:	6022      	str	r2, [r4, #0]
 80086fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008700:	4413      	add	r3, r2
 8008702:	9328      	str	r3, [sp, #160]	; 0xa0
 8008704:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008706:	6062      	str	r2, [r4, #4]
 8008708:	3301      	adds	r3, #1
 800870a:	2b07      	cmp	r3, #7
 800870c:	9327      	str	r3, [sp, #156]	; 0x9c
 800870e:	dc33      	bgt.n	8008778 <_svfprintf_r+0xe84>
 8008710:	3408      	adds	r4, #8
 8008712:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008714:	2d00      	cmp	r5, #0
 8008716:	da1c      	bge.n	8008752 <_svfprintf_r+0xe5e>
 8008718:	4623      	mov	r3, r4
 800871a:	f04f 0810 	mov.w	r8, #16
 800871e:	4e26      	ldr	r6, [pc, #152]	; (80087b8 <_svfprintf_r+0xec4>)
 8008720:	426d      	negs	r5, r5
 8008722:	2d10      	cmp	r5, #16
 8008724:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008728:	f104 0408 	add.w	r4, r4, #8
 800872c:	f102 0201 	add.w	r2, r2, #1
 8008730:	601e      	str	r6, [r3, #0]
 8008732:	dc2b      	bgt.n	800878c <_svfprintf_r+0xe98>
 8008734:	605d      	str	r5, [r3, #4]
 8008736:	2a07      	cmp	r2, #7
 8008738:	440d      	add	r5, r1
 800873a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800873e:	dd08      	ble.n	8008752 <_svfprintf_r+0xe5e>
 8008740:	4659      	mov	r1, fp
 8008742:	4648      	mov	r0, r9
 8008744:	aa26      	add	r2, sp, #152	; 0x98
 8008746:	f003 fde7 	bl	800c318 <__ssprint_r>
 800874a:	2800      	cmp	r0, #0
 800874c:	f040 824a 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008750:	ac29      	add	r4, sp, #164	; 0xa4
 8008752:	9b07      	ldr	r3, [sp, #28]
 8008754:	9a08      	ldr	r2, [sp, #32]
 8008756:	6023      	str	r3, [r4, #0]
 8008758:	9b08      	ldr	r3, [sp, #32]
 800875a:	6063      	str	r3, [r4, #4]
 800875c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800875e:	4413      	add	r3, r2
 8008760:	9328      	str	r3, [sp, #160]	; 0xa0
 8008762:	e487      	b.n	8008074 <_svfprintf_r+0x780>
 8008764:	4659      	mov	r1, fp
 8008766:	4648      	mov	r0, r9
 8008768:	aa26      	add	r2, sp, #152	; 0x98
 800876a:	f003 fdd5 	bl	800c318 <__ssprint_r>
 800876e:	2800      	cmp	r0, #0
 8008770:	f040 8238 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008774:	ac29      	add	r4, sp, #164	; 0xa4
 8008776:	e7b7      	b.n	80086e8 <_svfprintf_r+0xdf4>
 8008778:	4659      	mov	r1, fp
 800877a:	4648      	mov	r0, r9
 800877c:	aa26      	add	r2, sp, #152	; 0x98
 800877e:	f003 fdcb 	bl	800c318 <__ssprint_r>
 8008782:	2800      	cmp	r0, #0
 8008784:	f040 822e 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008788:	ac29      	add	r4, sp, #164	; 0xa4
 800878a:	e7c2      	b.n	8008712 <_svfprintf_r+0xe1e>
 800878c:	3110      	adds	r1, #16
 800878e:	2a07      	cmp	r2, #7
 8008790:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008794:	f8c3 8004 	str.w	r8, [r3, #4]
 8008798:	dd08      	ble.n	80087ac <_svfprintf_r+0xeb8>
 800879a:	4659      	mov	r1, fp
 800879c:	4648      	mov	r0, r9
 800879e:	aa26      	add	r2, sp, #152	; 0x98
 80087a0:	f003 fdba 	bl	800c318 <__ssprint_r>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	f040 821d 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 80087aa:	ac29      	add	r4, sp, #164	; 0xa4
 80087ac:	4623      	mov	r3, r4
 80087ae:	3d10      	subs	r5, #16
 80087b0:	e7b7      	b.n	8008722 <_svfprintf_r+0xe2e>
 80087b2:	bf00      	nop
 80087b4:	0800fbc2 	.word	0x0800fbc2
 80087b8:	0800fbd4 	.word	0x0800fbd4
 80087bc:	9b08      	ldr	r3, [sp, #32]
 80087be:	42ab      	cmp	r3, r5
 80087c0:	bfa8      	it	ge
 80087c2:	462b      	movge	r3, r5
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	4698      	mov	r8, r3
 80087c8:	dd0b      	ble.n	80087e2 <_svfprintf_r+0xeee>
 80087ca:	9b07      	ldr	r3, [sp, #28]
 80087cc:	4446      	add	r6, r8
 80087ce:	e9c4 3800 	strd	r3, r8, [r4]
 80087d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80087d4:	9628      	str	r6, [sp, #160]	; 0xa0
 80087d6:	3301      	adds	r3, #1
 80087d8:	2b07      	cmp	r3, #7
 80087da:	9327      	str	r3, [sp, #156]	; 0x9c
 80087dc:	f300 808f 	bgt.w	80088fe <_svfprintf_r+0x100a>
 80087e0:	3408      	adds	r4, #8
 80087e2:	f1b8 0f00 	cmp.w	r8, #0
 80087e6:	bfb4      	ite	lt
 80087e8:	462e      	movlt	r6, r5
 80087ea:	eba5 0608 	subge.w	r6, r5, r8
 80087ee:	2e00      	cmp	r6, #0
 80087f0:	dd1c      	ble.n	800882c <_svfprintf_r+0xf38>
 80087f2:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8008a74 <_svfprintf_r+0x1180>
 80087f6:	2e10      	cmp	r6, #16
 80087f8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80087fc:	f104 0108 	add.w	r1, r4, #8
 8008800:	f103 0301 	add.w	r3, r3, #1
 8008804:	f8c4 8000 	str.w	r8, [r4]
 8008808:	f300 8083 	bgt.w	8008912 <_svfprintf_r+0x101e>
 800880c:	6066      	str	r6, [r4, #4]
 800880e:	2b07      	cmp	r3, #7
 8008810:	4416      	add	r6, r2
 8008812:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008816:	f340 808f 	ble.w	8008938 <_svfprintf_r+0x1044>
 800881a:	4659      	mov	r1, fp
 800881c:	4648      	mov	r0, r9
 800881e:	aa26      	add	r2, sp, #152	; 0x98
 8008820:	f003 fd7a 	bl	800c318 <__ssprint_r>
 8008824:	2800      	cmp	r0, #0
 8008826:	f040 81dd 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 800882a:	ac29      	add	r4, sp, #164	; 0xa4
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8008832:	441d      	add	r5, r3
 8008834:	d00c      	beq.n	8008850 <_svfprintf_r+0xf5c>
 8008836:	4e8f      	ldr	r6, [pc, #572]	; (8008a74 <_svfprintf_r+0x1180>)
 8008838:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800883a:	2b00      	cmp	r3, #0
 800883c:	d17e      	bne.n	800893c <_svfprintf_r+0x1048>
 800883e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008840:	2b00      	cmp	r3, #0
 8008842:	d17e      	bne.n	8008942 <_svfprintf_r+0x104e>
 8008844:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008848:	4413      	add	r3, r2
 800884a:	429d      	cmp	r5, r3
 800884c:	bf28      	it	cs
 800884e:	461d      	movcs	r5, r3
 8008850:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008852:	9a08      	ldr	r2, [sp, #32]
 8008854:	4293      	cmp	r3, r2
 8008856:	db02      	blt.n	800885e <_svfprintf_r+0xf6a>
 8008858:	f01a 0f01 	tst.w	sl, #1
 800885c:	d00e      	beq.n	800887c <_svfprintf_r+0xf88>
 800885e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008860:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008862:	6023      	str	r3, [r4, #0]
 8008864:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008866:	6063      	str	r3, [r4, #4]
 8008868:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800886a:	4413      	add	r3, r2
 800886c:	9328      	str	r3, [sp, #160]	; 0xa0
 800886e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008870:	3301      	adds	r3, #1
 8008872:	2b07      	cmp	r3, #7
 8008874:	9327      	str	r3, [sp, #156]	; 0x9c
 8008876:	f300 80e8 	bgt.w	8008a4a <_svfprintf_r+0x1156>
 800887a:	3408      	adds	r4, #8
 800887c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800887e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8008882:	440b      	add	r3, r1
 8008884:	1b8e      	subs	r6, r1, r6
 8008886:	1b5a      	subs	r2, r3, r5
 8008888:	4296      	cmp	r6, r2
 800888a:	bfa8      	it	ge
 800888c:	4616      	movge	r6, r2
 800888e:	2e00      	cmp	r6, #0
 8008890:	dd0b      	ble.n	80088aa <_svfprintf_r+0xfb6>
 8008892:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008894:	e9c4 5600 	strd	r5, r6, [r4]
 8008898:	4433      	add	r3, r6
 800889a:	9328      	str	r3, [sp, #160]	; 0xa0
 800889c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800889e:	3301      	adds	r3, #1
 80088a0:	2b07      	cmp	r3, #7
 80088a2:	9327      	str	r3, [sp, #156]	; 0x9c
 80088a4:	f300 80db 	bgt.w	8008a5e <_svfprintf_r+0x116a>
 80088a8:	3408      	adds	r4, #8
 80088aa:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80088ac:	9b08      	ldr	r3, [sp, #32]
 80088ae:	2e00      	cmp	r6, #0
 80088b0:	eba3 0505 	sub.w	r5, r3, r5
 80088b4:	bfa8      	it	ge
 80088b6:	1bad      	subge	r5, r5, r6
 80088b8:	2d00      	cmp	r5, #0
 80088ba:	f77f abe2 	ble.w	8008082 <_svfprintf_r+0x78e>
 80088be:	f04f 0810 	mov.w	r8, #16
 80088c2:	4e6c      	ldr	r6, [pc, #432]	; (8008a74 <_svfprintf_r+0x1180>)
 80088c4:	2d10      	cmp	r5, #16
 80088c6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80088ca:	f104 0108 	add.w	r1, r4, #8
 80088ce:	f103 0301 	add.w	r3, r3, #1
 80088d2:	6026      	str	r6, [r4, #0]
 80088d4:	f77f aec1 	ble.w	800865a <_svfprintf_r+0xd66>
 80088d8:	3210      	adds	r2, #16
 80088da:	2b07      	cmp	r3, #7
 80088dc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80088e0:	f8c4 8004 	str.w	r8, [r4, #4]
 80088e4:	dd08      	ble.n	80088f8 <_svfprintf_r+0x1004>
 80088e6:	4659      	mov	r1, fp
 80088e8:	4648      	mov	r0, r9
 80088ea:	aa26      	add	r2, sp, #152	; 0x98
 80088ec:	f003 fd14 	bl	800c318 <__ssprint_r>
 80088f0:	2800      	cmp	r0, #0
 80088f2:	f040 8177 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 80088f6:	a929      	add	r1, sp, #164	; 0xa4
 80088f8:	460c      	mov	r4, r1
 80088fa:	3d10      	subs	r5, #16
 80088fc:	e7e2      	b.n	80088c4 <_svfprintf_r+0xfd0>
 80088fe:	4659      	mov	r1, fp
 8008900:	4648      	mov	r0, r9
 8008902:	aa26      	add	r2, sp, #152	; 0x98
 8008904:	f003 fd08 	bl	800c318 <__ssprint_r>
 8008908:	2800      	cmp	r0, #0
 800890a:	f040 816b 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 800890e:	ac29      	add	r4, sp, #164	; 0xa4
 8008910:	e767      	b.n	80087e2 <_svfprintf_r+0xeee>
 8008912:	2010      	movs	r0, #16
 8008914:	2b07      	cmp	r3, #7
 8008916:	4402      	add	r2, r0
 8008918:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800891c:	6060      	str	r0, [r4, #4]
 800891e:	dd08      	ble.n	8008932 <_svfprintf_r+0x103e>
 8008920:	4659      	mov	r1, fp
 8008922:	4648      	mov	r0, r9
 8008924:	aa26      	add	r2, sp, #152	; 0x98
 8008926:	f003 fcf7 	bl	800c318 <__ssprint_r>
 800892a:	2800      	cmp	r0, #0
 800892c:	f040 815a 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008930:	a929      	add	r1, sp, #164	; 0xa4
 8008932:	460c      	mov	r4, r1
 8008934:	3e10      	subs	r6, #16
 8008936:	e75e      	b.n	80087f6 <_svfprintf_r+0xf02>
 8008938:	460c      	mov	r4, r1
 800893a:	e777      	b.n	800882c <_svfprintf_r+0xf38>
 800893c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800893e:	2b00      	cmp	r3, #0
 8008940:	d052      	beq.n	80089e8 <_svfprintf_r+0x10f4>
 8008942:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008944:	3b01      	subs	r3, #1
 8008946:	930c      	str	r3, [sp, #48]	; 0x30
 8008948:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800894a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800894c:	6023      	str	r3, [r4, #0]
 800894e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008950:	6063      	str	r3, [r4, #4]
 8008952:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008954:	4413      	add	r3, r2
 8008956:	9328      	str	r3, [sp, #160]	; 0xa0
 8008958:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800895a:	3301      	adds	r3, #1
 800895c:	2b07      	cmp	r3, #7
 800895e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008960:	dc49      	bgt.n	80089f6 <_svfprintf_r+0x1102>
 8008962:	3408      	adds	r4, #8
 8008964:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008968:	eb03 0802 	add.w	r8, r3, r2
 800896c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800896e:	eba8 0805 	sub.w	r8, r8, r5
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	4598      	cmp	r8, r3
 8008976:	bfa8      	it	ge
 8008978:	4698      	movge	r8, r3
 800897a:	f1b8 0f00 	cmp.w	r8, #0
 800897e:	dd0a      	ble.n	8008996 <_svfprintf_r+0x10a2>
 8008980:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008982:	e9c4 5800 	strd	r5, r8, [r4]
 8008986:	4443      	add	r3, r8
 8008988:	9328      	str	r3, [sp, #160]	; 0xa0
 800898a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800898c:	3301      	adds	r3, #1
 800898e:	2b07      	cmp	r3, #7
 8008990:	9327      	str	r3, [sp, #156]	; 0x9c
 8008992:	dc3a      	bgt.n	8008a0a <_svfprintf_r+0x1116>
 8008994:	3408      	adds	r4, #8
 8008996:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008998:	f1b8 0f00 	cmp.w	r8, #0
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	bfb4      	ite	lt
 80089a0:	4698      	movlt	r8, r3
 80089a2:	eba3 0808 	subge.w	r8, r3, r8
 80089a6:	f1b8 0f00 	cmp.w	r8, #0
 80089aa:	dd19      	ble.n	80089e0 <_svfprintf_r+0x10ec>
 80089ac:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80089b0:	f1b8 0f10 	cmp.w	r8, #16
 80089b4:	f102 0201 	add.w	r2, r2, #1
 80089b8:	f104 0108 	add.w	r1, r4, #8
 80089bc:	6026      	str	r6, [r4, #0]
 80089be:	dc2e      	bgt.n	8008a1e <_svfprintf_r+0x112a>
 80089c0:	4443      	add	r3, r8
 80089c2:	2a07      	cmp	r2, #7
 80089c4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80089c8:	f8c4 8004 	str.w	r8, [r4, #4]
 80089cc:	dd3b      	ble.n	8008a46 <_svfprintf_r+0x1152>
 80089ce:	4659      	mov	r1, fp
 80089d0:	4648      	mov	r0, r9
 80089d2:	aa26      	add	r2, sp, #152	; 0x98
 80089d4:	f003 fca0 	bl	800c318 <__ssprint_r>
 80089d8:	2800      	cmp	r0, #0
 80089da:	f040 8103 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 80089de:	ac29      	add	r4, sp, #164	; 0xa4
 80089e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	441d      	add	r5, r3
 80089e6:	e727      	b.n	8008838 <_svfprintf_r+0xf44>
 80089e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089ea:	3b01      	subs	r3, #1
 80089ec:	930e      	str	r3, [sp, #56]	; 0x38
 80089ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089f0:	3b01      	subs	r3, #1
 80089f2:	930d      	str	r3, [sp, #52]	; 0x34
 80089f4:	e7a8      	b.n	8008948 <_svfprintf_r+0x1054>
 80089f6:	4659      	mov	r1, fp
 80089f8:	4648      	mov	r0, r9
 80089fa:	aa26      	add	r2, sp, #152	; 0x98
 80089fc:	f003 fc8c 	bl	800c318 <__ssprint_r>
 8008a00:	2800      	cmp	r0, #0
 8008a02:	f040 80ef 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008a06:	ac29      	add	r4, sp, #164	; 0xa4
 8008a08:	e7ac      	b.n	8008964 <_svfprintf_r+0x1070>
 8008a0a:	4659      	mov	r1, fp
 8008a0c:	4648      	mov	r0, r9
 8008a0e:	aa26      	add	r2, sp, #152	; 0x98
 8008a10:	f003 fc82 	bl	800c318 <__ssprint_r>
 8008a14:	2800      	cmp	r0, #0
 8008a16:	f040 80e5 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008a1a:	ac29      	add	r4, sp, #164	; 0xa4
 8008a1c:	e7bb      	b.n	8008996 <_svfprintf_r+0x10a2>
 8008a1e:	2010      	movs	r0, #16
 8008a20:	2a07      	cmp	r2, #7
 8008a22:	4403      	add	r3, r0
 8008a24:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008a28:	6060      	str	r0, [r4, #4]
 8008a2a:	dd08      	ble.n	8008a3e <_svfprintf_r+0x114a>
 8008a2c:	4659      	mov	r1, fp
 8008a2e:	4648      	mov	r0, r9
 8008a30:	aa26      	add	r2, sp, #152	; 0x98
 8008a32:	f003 fc71 	bl	800c318 <__ssprint_r>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	f040 80d4 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008a3c:	a929      	add	r1, sp, #164	; 0xa4
 8008a3e:	460c      	mov	r4, r1
 8008a40:	f1a8 0810 	sub.w	r8, r8, #16
 8008a44:	e7b2      	b.n	80089ac <_svfprintf_r+0x10b8>
 8008a46:	460c      	mov	r4, r1
 8008a48:	e7ca      	b.n	80089e0 <_svfprintf_r+0x10ec>
 8008a4a:	4659      	mov	r1, fp
 8008a4c:	4648      	mov	r0, r9
 8008a4e:	aa26      	add	r2, sp, #152	; 0x98
 8008a50:	f003 fc62 	bl	800c318 <__ssprint_r>
 8008a54:	2800      	cmp	r0, #0
 8008a56:	f040 80c5 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008a5a:	ac29      	add	r4, sp, #164	; 0xa4
 8008a5c:	e70e      	b.n	800887c <_svfprintf_r+0xf88>
 8008a5e:	4659      	mov	r1, fp
 8008a60:	4648      	mov	r0, r9
 8008a62:	aa26      	add	r2, sp, #152	; 0x98
 8008a64:	f003 fc58 	bl	800c318 <__ssprint_r>
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	f040 80bb 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008a6e:	ac29      	add	r4, sp, #164	; 0xa4
 8008a70:	e71b      	b.n	80088aa <_svfprintf_r+0xfb6>
 8008a72:	bf00      	nop
 8008a74:	0800fbd4 	.word	0x0800fbd4
 8008a78:	9a08      	ldr	r2, [sp, #32]
 8008a7a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a7c:	2a01      	cmp	r2, #1
 8008a7e:	9a07      	ldr	r2, [sp, #28]
 8008a80:	f106 0601 	add.w	r6, r6, #1
 8008a84:	6022      	str	r2, [r4, #0]
 8008a86:	f04f 0201 	mov.w	r2, #1
 8008a8a:	f103 0301 	add.w	r3, r3, #1
 8008a8e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008a92:	f104 0508 	add.w	r5, r4, #8
 8008a96:	6062      	str	r2, [r4, #4]
 8008a98:	dc02      	bgt.n	8008aa0 <_svfprintf_r+0x11ac>
 8008a9a:	f01a 0f01 	tst.w	sl, #1
 8008a9e:	d07a      	beq.n	8008b96 <_svfprintf_r+0x12a2>
 8008aa0:	2b07      	cmp	r3, #7
 8008aa2:	dd08      	ble.n	8008ab6 <_svfprintf_r+0x11c2>
 8008aa4:	4659      	mov	r1, fp
 8008aa6:	4648      	mov	r0, r9
 8008aa8:	aa26      	add	r2, sp, #152	; 0x98
 8008aaa:	f003 fc35 	bl	800c318 <__ssprint_r>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	f040 8098 	bne.w	8008be4 <_svfprintf_r+0x12f0>
 8008ab4:	ad29      	add	r5, sp, #164	; 0xa4
 8008ab6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008ab8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008aba:	602b      	str	r3, [r5, #0]
 8008abc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008abe:	606b      	str	r3, [r5, #4]
 8008ac0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ac2:	4413      	add	r3, r2
 8008ac4:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ac6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ac8:	3301      	adds	r3, #1
 8008aca:	2b07      	cmp	r3, #7
 8008acc:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ace:	dc32      	bgt.n	8008b36 <_svfprintf_r+0x1242>
 8008ad0:	3508      	adds	r5, #8
 8008ad2:	9b08      	ldr	r3, [sp, #32]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ada:	1e5c      	subs	r4, r3, #1
 8008adc:	2300      	movs	r3, #0
 8008ade:	f7f7 ff63 	bl	80009a8 <__aeabi_dcmpeq>
 8008ae2:	2800      	cmp	r0, #0
 8008ae4:	d130      	bne.n	8008b48 <_svfprintf_r+0x1254>
 8008ae6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008ae8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008aea:	9807      	ldr	r0, [sp, #28]
 8008aec:	9a08      	ldr	r2, [sp, #32]
 8008aee:	3101      	adds	r1, #1
 8008af0:	3b01      	subs	r3, #1
 8008af2:	3001      	adds	r0, #1
 8008af4:	4413      	add	r3, r2
 8008af6:	2907      	cmp	r1, #7
 8008af8:	e9c5 0400 	strd	r0, r4, [r5]
 8008afc:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008b00:	dd4c      	ble.n	8008b9c <_svfprintf_r+0x12a8>
 8008b02:	4659      	mov	r1, fp
 8008b04:	4648      	mov	r0, r9
 8008b06:	aa26      	add	r2, sp, #152	; 0x98
 8008b08:	f003 fc06 	bl	800c318 <__ssprint_r>
 8008b0c:	2800      	cmp	r0, #0
 8008b0e:	d169      	bne.n	8008be4 <_svfprintf_r+0x12f0>
 8008b10:	ad29      	add	r5, sp, #164	; 0xa4
 8008b12:	ab22      	add	r3, sp, #136	; 0x88
 8008b14:	602b      	str	r3, [r5, #0]
 8008b16:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008b18:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008b1a:	606b      	str	r3, [r5, #4]
 8008b1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b1e:	4413      	add	r3, r2
 8008b20:	9328      	str	r3, [sp, #160]	; 0xa0
 8008b22:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b24:	3301      	adds	r3, #1
 8008b26:	2b07      	cmp	r3, #7
 8008b28:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b2a:	f73f ad9d 	bgt.w	8008668 <_svfprintf_r+0xd74>
 8008b2e:	f105 0408 	add.w	r4, r5, #8
 8008b32:	f7ff baa6 	b.w	8008082 <_svfprintf_r+0x78e>
 8008b36:	4659      	mov	r1, fp
 8008b38:	4648      	mov	r0, r9
 8008b3a:	aa26      	add	r2, sp, #152	; 0x98
 8008b3c:	f003 fbec 	bl	800c318 <__ssprint_r>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d14f      	bne.n	8008be4 <_svfprintf_r+0x12f0>
 8008b44:	ad29      	add	r5, sp, #164	; 0xa4
 8008b46:	e7c4      	b.n	8008ad2 <_svfprintf_r+0x11de>
 8008b48:	2c00      	cmp	r4, #0
 8008b4a:	dde2      	ble.n	8008b12 <_svfprintf_r+0x121e>
 8008b4c:	f04f 0810 	mov.w	r8, #16
 8008b50:	4e51      	ldr	r6, [pc, #324]	; (8008c98 <_svfprintf_r+0x13a4>)
 8008b52:	2c10      	cmp	r4, #16
 8008b54:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008b58:	f105 0108 	add.w	r1, r5, #8
 8008b5c:	f103 0301 	add.w	r3, r3, #1
 8008b60:	602e      	str	r6, [r5, #0]
 8008b62:	dc07      	bgt.n	8008b74 <_svfprintf_r+0x1280>
 8008b64:	606c      	str	r4, [r5, #4]
 8008b66:	2b07      	cmp	r3, #7
 8008b68:	4414      	add	r4, r2
 8008b6a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008b6e:	dcc8      	bgt.n	8008b02 <_svfprintf_r+0x120e>
 8008b70:	460d      	mov	r5, r1
 8008b72:	e7ce      	b.n	8008b12 <_svfprintf_r+0x121e>
 8008b74:	3210      	adds	r2, #16
 8008b76:	2b07      	cmp	r3, #7
 8008b78:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b7c:	f8c5 8004 	str.w	r8, [r5, #4]
 8008b80:	dd06      	ble.n	8008b90 <_svfprintf_r+0x129c>
 8008b82:	4659      	mov	r1, fp
 8008b84:	4648      	mov	r0, r9
 8008b86:	aa26      	add	r2, sp, #152	; 0x98
 8008b88:	f003 fbc6 	bl	800c318 <__ssprint_r>
 8008b8c:	bb50      	cbnz	r0, 8008be4 <_svfprintf_r+0x12f0>
 8008b8e:	a929      	add	r1, sp, #164	; 0xa4
 8008b90:	460d      	mov	r5, r1
 8008b92:	3c10      	subs	r4, #16
 8008b94:	e7dd      	b.n	8008b52 <_svfprintf_r+0x125e>
 8008b96:	2b07      	cmp	r3, #7
 8008b98:	ddbb      	ble.n	8008b12 <_svfprintf_r+0x121e>
 8008b9a:	e7b2      	b.n	8008b02 <_svfprintf_r+0x120e>
 8008b9c:	3508      	adds	r5, #8
 8008b9e:	e7b8      	b.n	8008b12 <_svfprintf_r+0x121e>
 8008ba0:	460c      	mov	r4, r1
 8008ba2:	f7ff ba6e 	b.w	8008082 <_svfprintf_r+0x78e>
 8008ba6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008baa:	1a9d      	subs	r5, r3, r2
 8008bac:	2d00      	cmp	r5, #0
 8008bae:	f77f aa6c 	ble.w	800808a <_svfprintf_r+0x796>
 8008bb2:	f04f 0810 	mov.w	r8, #16
 8008bb6:	4e39      	ldr	r6, [pc, #228]	; (8008c9c <_svfprintf_r+0x13a8>)
 8008bb8:	2d10      	cmp	r5, #16
 8008bba:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008bbe:	6026      	str	r6, [r4, #0]
 8008bc0:	f103 0301 	add.w	r3, r3, #1
 8008bc4:	dc17      	bgt.n	8008bf6 <_svfprintf_r+0x1302>
 8008bc6:	6065      	str	r5, [r4, #4]
 8008bc8:	2b07      	cmp	r3, #7
 8008bca:	4415      	add	r5, r2
 8008bcc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008bd0:	f77f aa5b 	ble.w	800808a <_svfprintf_r+0x796>
 8008bd4:	4659      	mov	r1, fp
 8008bd6:	4648      	mov	r0, r9
 8008bd8:	aa26      	add	r2, sp, #152	; 0x98
 8008bda:	f003 fb9d 	bl	800c318 <__ssprint_r>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	f43f aa53 	beq.w	800808a <_svfprintf_r+0x796>
 8008be4:	2f00      	cmp	r7, #0
 8008be6:	f43f a87e 	beq.w	8007ce6 <_svfprintf_r+0x3f2>
 8008bea:	4639      	mov	r1, r7
 8008bec:	4648      	mov	r0, r9
 8008bee:	f002 fb3f 	bl	800b270 <_free_r>
 8008bf2:	f7ff b878 	b.w	8007ce6 <_svfprintf_r+0x3f2>
 8008bf6:	3210      	adds	r2, #16
 8008bf8:	2b07      	cmp	r3, #7
 8008bfa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008bfe:	f8c4 8004 	str.w	r8, [r4, #4]
 8008c02:	dc02      	bgt.n	8008c0a <_svfprintf_r+0x1316>
 8008c04:	3408      	adds	r4, #8
 8008c06:	3d10      	subs	r5, #16
 8008c08:	e7d6      	b.n	8008bb8 <_svfprintf_r+0x12c4>
 8008c0a:	4659      	mov	r1, fp
 8008c0c:	4648      	mov	r0, r9
 8008c0e:	aa26      	add	r2, sp, #152	; 0x98
 8008c10:	f003 fb82 	bl	800c318 <__ssprint_r>
 8008c14:	2800      	cmp	r0, #0
 8008c16:	d1e5      	bne.n	8008be4 <_svfprintf_r+0x12f0>
 8008c18:	ac29      	add	r4, sp, #164	; 0xa4
 8008c1a:	e7f4      	b.n	8008c06 <_svfprintf_r+0x1312>
 8008c1c:	4639      	mov	r1, r7
 8008c1e:	4648      	mov	r0, r9
 8008c20:	f002 fb26 	bl	800b270 <_free_r>
 8008c24:	f7ff ba48 	b.w	80080b8 <_svfprintf_r+0x7c4>
 8008c28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	f43f a85b 	beq.w	8007ce6 <_svfprintf_r+0x3f2>
 8008c30:	4659      	mov	r1, fp
 8008c32:	4648      	mov	r0, r9
 8008c34:	aa26      	add	r2, sp, #152	; 0x98
 8008c36:	f003 fb6f 	bl	800c318 <__ssprint_r>
 8008c3a:	f7ff b854 	b.w	8007ce6 <_svfprintf_r+0x3f2>
 8008c3e:	ea56 0207 	orrs.w	r2, r6, r7
 8008c42:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008c46:	f43f ab54 	beq.w	80082f2 <_svfprintf_r+0x9fe>
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	f43f abea 	beq.w	8008424 <_svfprintf_r+0xb30>
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	ab52      	add	r3, sp, #328	; 0x148
 8008c54:	9307      	str	r3, [sp, #28]
 8008c56:	f43f ac3d 	beq.w	80084d4 <_svfprintf_r+0xbe0>
 8008c5a:	9907      	ldr	r1, [sp, #28]
 8008c5c:	f006 0307 	and.w	r3, r6, #7
 8008c60:	460a      	mov	r2, r1
 8008c62:	3330      	adds	r3, #48	; 0x30
 8008c64:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008c68:	9207      	str	r2, [sp, #28]
 8008c6a:	08f2      	lsrs	r2, r6, #3
 8008c6c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008c70:	08f8      	lsrs	r0, r7, #3
 8008c72:	4616      	mov	r6, r2
 8008c74:	4607      	mov	r7, r0
 8008c76:	ea56 0207 	orrs.w	r2, r6, r7
 8008c7a:	d1ee      	bne.n	8008c5a <_svfprintf_r+0x1366>
 8008c7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c7e:	07d2      	lsls	r2, r2, #31
 8008c80:	f57f ac16 	bpl.w	80084b0 <_svfprintf_r+0xbbc>
 8008c84:	2b30      	cmp	r3, #48	; 0x30
 8008c86:	f43f ac13 	beq.w	80084b0 <_svfprintf_r+0xbbc>
 8008c8a:	2330      	movs	r3, #48	; 0x30
 8008c8c:	9a07      	ldr	r2, [sp, #28]
 8008c8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008c92:	1e8b      	subs	r3, r1, #2
 8008c94:	9307      	str	r3, [sp, #28]
 8008c96:	e40b      	b.n	80084b0 <_svfprintf_r+0xbbc>
 8008c98:	0800fbd4 	.word	0x0800fbd4
 8008c9c:	0800fbc4 	.word	0x0800fbc4

08008ca0 <sysconf>:
 8008ca0:	2808      	cmp	r0, #8
 8008ca2:	b508      	push	{r3, lr}
 8008ca4:	d006      	beq.n	8008cb4 <sysconf+0x14>
 8008ca6:	f7fe fb65 	bl	8007374 <__errno>
 8008caa:	2316      	movs	r3, #22
 8008cac:	6003      	str	r3, [r0, #0]
 8008cae:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb2:	bd08      	pop	{r3, pc}
 8008cb4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008cb8:	e7fb      	b.n	8008cb2 <sysconf+0x12>
	...

08008cbc <_vfprintf_r>:
 8008cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc0:	b0d3      	sub	sp, #332	; 0x14c
 8008cc2:	468a      	mov	sl, r1
 8008cc4:	4691      	mov	r9, r2
 8008cc6:	461c      	mov	r4, r3
 8008cc8:	461e      	mov	r6, r3
 8008cca:	4683      	mov	fp, r0
 8008ccc:	f002 fd00 	bl	800b6d0 <_localeconv_r>
 8008cd0:	6803      	ldr	r3, [r0, #0]
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	9318      	str	r3, [sp, #96]	; 0x60
 8008cd6:	f7f7 fa3b 	bl	8000150 <strlen>
 8008cda:	9012      	str	r0, [sp, #72]	; 0x48
 8008cdc:	f1bb 0f00 	cmp.w	fp, #0
 8008ce0:	d005      	beq.n	8008cee <_vfprintf_r+0x32>
 8008ce2:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8008ce6:	b913      	cbnz	r3, 8008cee <_vfprintf_r+0x32>
 8008ce8:	4658      	mov	r0, fp
 8008cea:	f002 fa31 	bl	800b150 <__sinit>
 8008cee:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008cf2:	07da      	lsls	r2, r3, #31
 8008cf4:	d407      	bmi.n	8008d06 <_vfprintf_r+0x4a>
 8008cf6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008cfa:	059b      	lsls	r3, r3, #22
 8008cfc:	d403      	bmi.n	8008d06 <_vfprintf_r+0x4a>
 8008cfe:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008d02:	f002 fceb 	bl	800b6dc <__retarget_lock_acquire_recursive>
 8008d06:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8008d0a:	049f      	lsls	r7, r3, #18
 8008d0c:	d409      	bmi.n	8008d22 <_vfprintf_r+0x66>
 8008d0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008d12:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008d16:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008d1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d1e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8008d22:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008d26:	071d      	lsls	r5, r3, #28
 8008d28:	d502      	bpl.n	8008d30 <_vfprintf_r+0x74>
 8008d2a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8008d2e:	b9c3      	cbnz	r3, 8008d62 <_vfprintf_r+0xa6>
 8008d30:	4651      	mov	r1, sl
 8008d32:	4658      	mov	r0, fp
 8008d34:	f001 fa5c 	bl	800a1f0 <__swsetup_r>
 8008d38:	b198      	cbz	r0, 8008d62 <_vfprintf_r+0xa6>
 8008d3a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008d3e:	07dc      	lsls	r4, r3, #31
 8008d40:	d506      	bpl.n	8008d50 <_vfprintf_r+0x94>
 8008d42:	f04f 33ff 	mov.w	r3, #4294967295
 8008d46:	9313      	str	r3, [sp, #76]	; 0x4c
 8008d48:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008d4a:	b053      	add	sp, #332	; 0x14c
 8008d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d50:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008d54:	0598      	lsls	r0, r3, #22
 8008d56:	d4f4      	bmi.n	8008d42 <_vfprintf_r+0x86>
 8008d58:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008d5c:	f002 fcbf 	bl	800b6de <__retarget_lock_release_recursive>
 8008d60:	e7ef      	b.n	8008d42 <_vfprintf_r+0x86>
 8008d62:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008d66:	f003 021a 	and.w	r2, r3, #26
 8008d6a:	2a0a      	cmp	r2, #10
 8008d6c:	d115      	bne.n	8008d9a <_vfprintf_r+0xde>
 8008d6e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8008d72:	2a00      	cmp	r2, #0
 8008d74:	db11      	blt.n	8008d9a <_vfprintf_r+0xde>
 8008d76:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8008d7a:	07d1      	lsls	r1, r2, #31
 8008d7c:	d405      	bmi.n	8008d8a <_vfprintf_r+0xce>
 8008d7e:	059a      	lsls	r2, r3, #22
 8008d80:	d403      	bmi.n	8008d8a <_vfprintf_r+0xce>
 8008d82:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008d86:	f002 fcaa 	bl	800b6de <__retarget_lock_release_recursive>
 8008d8a:	4623      	mov	r3, r4
 8008d8c:	464a      	mov	r2, r9
 8008d8e:	4651      	mov	r1, sl
 8008d90:	4658      	mov	r0, fp
 8008d92:	f001 f9b3 	bl	800a0fc <__sbprintf>
 8008d96:	9013      	str	r0, [sp, #76]	; 0x4c
 8008d98:	e7d6      	b.n	8008d48 <_vfprintf_r+0x8c>
 8008d9a:	2500      	movs	r5, #0
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	2300      	movs	r3, #0
 8008da0:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8008da4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008da8:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8008dac:	ac29      	add	r4, sp, #164	; 0xa4
 8008dae:	9426      	str	r4, [sp, #152]	; 0x98
 8008db0:	9508      	str	r5, [sp, #32]
 8008db2:	950e      	str	r5, [sp, #56]	; 0x38
 8008db4:	9516      	str	r5, [sp, #88]	; 0x58
 8008db6:	9519      	str	r5, [sp, #100]	; 0x64
 8008db8:	9513      	str	r5, [sp, #76]	; 0x4c
 8008dba:	464b      	mov	r3, r9
 8008dbc:	461d      	mov	r5, r3
 8008dbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dc2:	b10a      	cbz	r2, 8008dc8 <_vfprintf_r+0x10c>
 8008dc4:	2a25      	cmp	r2, #37	; 0x25
 8008dc6:	d1f9      	bne.n	8008dbc <_vfprintf_r+0x100>
 8008dc8:	ebb5 0709 	subs.w	r7, r5, r9
 8008dcc:	d00d      	beq.n	8008dea <_vfprintf_r+0x12e>
 8008dce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008dd0:	e9c4 9700 	strd	r9, r7, [r4]
 8008dd4:	443b      	add	r3, r7
 8008dd6:	9328      	str	r3, [sp, #160]	; 0xa0
 8008dd8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008dda:	3301      	adds	r3, #1
 8008ddc:	2b07      	cmp	r3, #7
 8008dde:	9327      	str	r3, [sp, #156]	; 0x9c
 8008de0:	dc7a      	bgt.n	8008ed8 <_vfprintf_r+0x21c>
 8008de2:	3408      	adds	r4, #8
 8008de4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008de6:	443b      	add	r3, r7
 8008de8:	9313      	str	r3, [sp, #76]	; 0x4c
 8008dea:	782b      	ldrb	r3, [r5, #0]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f001 813d 	beq.w	800a06c <_vfprintf_r+0x13b0>
 8008df2:	2300      	movs	r3, #0
 8008df4:	f04f 32ff 	mov.w	r2, #4294967295
 8008df8:	4698      	mov	r8, r3
 8008dfa:	270a      	movs	r7, #10
 8008dfc:	212b      	movs	r1, #43	; 0x2b
 8008dfe:	3501      	adds	r5, #1
 8008e00:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008e04:	9207      	str	r2, [sp, #28]
 8008e06:	9314      	str	r3, [sp, #80]	; 0x50
 8008e08:	462a      	mov	r2, r5
 8008e0a:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008e0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e10:	4613      	mov	r3, r2
 8008e12:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e16:	3b20      	subs	r3, #32
 8008e18:	2b5a      	cmp	r3, #90	; 0x5a
 8008e1a:	f200 85a6 	bhi.w	800996a <_vfprintf_r+0xcae>
 8008e1e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008e22:	007e      	.short	0x007e
 8008e24:	05a405a4 	.word	0x05a405a4
 8008e28:	05a40086 	.word	0x05a40086
 8008e2c:	05a405a4 	.word	0x05a405a4
 8008e30:	05a40065 	.word	0x05a40065
 8008e34:	008905a4 	.word	0x008905a4
 8008e38:	05a40093 	.word	0x05a40093
 8008e3c:	00960090 	.word	0x00960090
 8008e40:	00b205a4 	.word	0x00b205a4
 8008e44:	00b500b5 	.word	0x00b500b5
 8008e48:	00b500b5 	.word	0x00b500b5
 8008e4c:	00b500b5 	.word	0x00b500b5
 8008e50:	00b500b5 	.word	0x00b500b5
 8008e54:	05a400b5 	.word	0x05a400b5
 8008e58:	05a405a4 	.word	0x05a405a4
 8008e5c:	05a405a4 	.word	0x05a405a4
 8008e60:	05a405a4 	.word	0x05a405a4
 8008e64:	05a4011f 	.word	0x05a4011f
 8008e68:	00f500e2 	.word	0x00f500e2
 8008e6c:	011f011f 	.word	0x011f011f
 8008e70:	05a4011f 	.word	0x05a4011f
 8008e74:	05a405a4 	.word	0x05a405a4
 8008e78:	00c505a4 	.word	0x00c505a4
 8008e7c:	05a405a4 	.word	0x05a405a4
 8008e80:	05a40484 	.word	0x05a40484
 8008e84:	05a405a4 	.word	0x05a405a4
 8008e88:	05a404cb 	.word	0x05a404cb
 8008e8c:	05a404ec 	.word	0x05a404ec
 8008e90:	050b05a4 	.word	0x050b05a4
 8008e94:	05a405a4 	.word	0x05a405a4
 8008e98:	05a405a4 	.word	0x05a405a4
 8008e9c:	05a405a4 	.word	0x05a405a4
 8008ea0:	05a405a4 	.word	0x05a405a4
 8008ea4:	05a4011f 	.word	0x05a4011f
 8008ea8:	00f700e2 	.word	0x00f700e2
 8008eac:	011f011f 	.word	0x011f011f
 8008eb0:	00c8011f 	.word	0x00c8011f
 8008eb4:	00dc00f7 	.word	0x00dc00f7
 8008eb8:	00d505a4 	.word	0x00d505a4
 8008ebc:	046105a4 	.word	0x046105a4
 8008ec0:	04ba0486 	.word	0x04ba0486
 8008ec4:	05a400dc 	.word	0x05a400dc
 8008ec8:	007c04cb 	.word	0x007c04cb
 8008ecc:	05a404ee 	.word	0x05a404ee
 8008ed0:	052805a4 	.word	0x052805a4
 8008ed4:	007c05a4 	.word	0x007c05a4
 8008ed8:	4651      	mov	r1, sl
 8008eda:	4658      	mov	r0, fp
 8008edc:	aa26      	add	r2, sp, #152	; 0x98
 8008ede:	f003 fa96 	bl	800c40e <__sprint_r>
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	f040 8127 	bne.w	8009136 <_vfprintf_r+0x47a>
 8008ee8:	ac29      	add	r4, sp, #164	; 0xa4
 8008eea:	e77b      	b.n	8008de4 <_vfprintf_r+0x128>
 8008eec:	4658      	mov	r0, fp
 8008eee:	f002 fbef 	bl	800b6d0 <_localeconv_r>
 8008ef2:	6843      	ldr	r3, [r0, #4]
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	9319      	str	r3, [sp, #100]	; 0x64
 8008ef8:	f7f7 f92a 	bl	8000150 <strlen>
 8008efc:	9016      	str	r0, [sp, #88]	; 0x58
 8008efe:	4658      	mov	r0, fp
 8008f00:	f002 fbe6 	bl	800b6d0 <_localeconv_r>
 8008f04:	6883      	ldr	r3, [r0, #8]
 8008f06:	212b      	movs	r1, #43	; 0x2b
 8008f08:	930e      	str	r3, [sp, #56]	; 0x38
 8008f0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f0c:	b12b      	cbz	r3, 8008f1a <_vfprintf_r+0x25e>
 8008f0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f10:	b11b      	cbz	r3, 8008f1a <_vfprintf_r+0x25e>
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	b10b      	cbz	r3, 8008f1a <_vfprintf_r+0x25e>
 8008f16:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8008f1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008f1c:	e774      	b.n	8008e08 <_vfprintf_r+0x14c>
 8008f1e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1f9      	bne.n	8008f1a <_vfprintf_r+0x25e>
 8008f26:	2320      	movs	r3, #32
 8008f28:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008f2c:	e7f5      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008f2e:	f048 0801 	orr.w	r8, r8, #1
 8008f32:	e7f2      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008f34:	f856 3b04 	ldr.w	r3, [r6], #4
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	9314      	str	r3, [sp, #80]	; 0x50
 8008f3c:	daed      	bge.n	8008f1a <_vfprintf_r+0x25e>
 8008f3e:	425b      	negs	r3, r3
 8008f40:	9314      	str	r3, [sp, #80]	; 0x50
 8008f42:	f048 0804 	orr.w	r8, r8, #4
 8008f46:	e7e8      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008f48:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8008f4c:	e7e5      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008f4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f54:	2a2a      	cmp	r2, #42	; 0x2a
 8008f56:	920b      	str	r2, [sp, #44]	; 0x2c
 8008f58:	d112      	bne.n	8008f80 <_vfprintf_r+0x2c4>
 8008f5a:	f856 0b04 	ldr.w	r0, [r6], #4
 8008f5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f60:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8008f64:	9207      	str	r2, [sp, #28]
 8008f66:	e7d8      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008f68:	9807      	ldr	r0, [sp, #28]
 8008f6a:	fb07 2200 	mla	r2, r7, r0, r2
 8008f6e:	9207      	str	r2, [sp, #28]
 8008f70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f74:	920b      	str	r2, [sp, #44]	; 0x2c
 8008f76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f78:	3a30      	subs	r2, #48	; 0x30
 8008f7a:	2a09      	cmp	r2, #9
 8008f7c:	d9f4      	bls.n	8008f68 <_vfprintf_r+0x2ac>
 8008f7e:	e748      	b.n	8008e12 <_vfprintf_r+0x156>
 8008f80:	2200      	movs	r2, #0
 8008f82:	9207      	str	r2, [sp, #28]
 8008f84:	e7f7      	b.n	8008f76 <_vfprintf_r+0x2ba>
 8008f86:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008f8a:	e7c6      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f90:	9214      	str	r2, [sp, #80]	; 0x50
 8008f92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f94:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008f96:	3a30      	subs	r2, #48	; 0x30
 8008f98:	fb07 2200 	mla	r2, r7, r0, r2
 8008f9c:	9214      	str	r2, [sp, #80]	; 0x50
 8008f9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fa2:	920b      	str	r2, [sp, #44]	; 0x2c
 8008fa4:	3a30      	subs	r2, #48	; 0x30
 8008fa6:	2a09      	cmp	r2, #9
 8008fa8:	d9f3      	bls.n	8008f92 <_vfprintf_r+0x2d6>
 8008faa:	e732      	b.n	8008e12 <_vfprintf_r+0x156>
 8008fac:	f048 0808 	orr.w	r8, r8, #8
 8008fb0:	e7b3      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008fb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fb4:	781b      	ldrb	r3, [r3, #0]
 8008fb6:	2b68      	cmp	r3, #104	; 0x68
 8008fb8:	bf01      	itttt	eq
 8008fba:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008fbc:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008fc0:	3301      	addeq	r3, #1
 8008fc2:	930f      	streq	r3, [sp, #60]	; 0x3c
 8008fc4:	bf18      	it	ne
 8008fc6:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8008fca:	e7a6      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008fcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fce:	781b      	ldrb	r3, [r3, #0]
 8008fd0:	2b6c      	cmp	r3, #108	; 0x6c
 8008fd2:	d105      	bne.n	8008fe0 <_vfprintf_r+0x324>
 8008fd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fda:	f048 0820 	orr.w	r8, r8, #32
 8008fde:	e79c      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008fe0:	f048 0810 	orr.w	r8, r8, #16
 8008fe4:	e799      	b.n	8008f1a <_vfprintf_r+0x25e>
 8008fe6:	4632      	mov	r2, r6
 8008fe8:	2000      	movs	r0, #0
 8008fea:	f852 3b04 	ldr.w	r3, [r2], #4
 8008fee:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008ff2:	920a      	str	r2, [sp, #40]	; 0x28
 8008ff4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	4607      	mov	r7, r0
 8008ffc:	4606      	mov	r6, r0
 8008ffe:	4605      	mov	r5, r0
 8009000:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8009004:	9307      	str	r3, [sp, #28]
 8009006:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800900a:	e1b4      	b.n	8009376 <_vfprintf_r+0x6ba>
 800900c:	f048 0810 	orr.w	r8, r8, #16
 8009010:	f018 0f20 	tst.w	r8, #32
 8009014:	d011      	beq.n	800903a <_vfprintf_r+0x37e>
 8009016:	3607      	adds	r6, #7
 8009018:	f026 0307 	bic.w	r3, r6, #7
 800901c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009020:	930a      	str	r3, [sp, #40]	; 0x28
 8009022:	2e00      	cmp	r6, #0
 8009024:	f177 0300 	sbcs.w	r3, r7, #0
 8009028:	da05      	bge.n	8009036 <_vfprintf_r+0x37a>
 800902a:	232d      	movs	r3, #45	; 0x2d
 800902c:	4276      	negs	r6, r6
 800902e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009032:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009036:	2301      	movs	r3, #1
 8009038:	e388      	b.n	800974c <_vfprintf_r+0xa90>
 800903a:	1d33      	adds	r3, r6, #4
 800903c:	f018 0f10 	tst.w	r8, #16
 8009040:	930a      	str	r3, [sp, #40]	; 0x28
 8009042:	d002      	beq.n	800904a <_vfprintf_r+0x38e>
 8009044:	6836      	ldr	r6, [r6, #0]
 8009046:	17f7      	asrs	r7, r6, #31
 8009048:	e7eb      	b.n	8009022 <_vfprintf_r+0x366>
 800904a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800904e:	6836      	ldr	r6, [r6, #0]
 8009050:	d001      	beq.n	8009056 <_vfprintf_r+0x39a>
 8009052:	b236      	sxth	r6, r6
 8009054:	e7f7      	b.n	8009046 <_vfprintf_r+0x38a>
 8009056:	f418 7f00 	tst.w	r8, #512	; 0x200
 800905a:	bf18      	it	ne
 800905c:	b276      	sxtbne	r6, r6
 800905e:	e7f2      	b.n	8009046 <_vfprintf_r+0x38a>
 8009060:	3607      	adds	r6, #7
 8009062:	f026 0307 	bic.w	r3, r6, #7
 8009066:	4619      	mov	r1, r3
 8009068:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800906c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009070:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8009074:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8009078:	910a      	str	r1, [sp, #40]	; 0x28
 800907a:	f04f 32ff 	mov.w	r2, #4294967295
 800907e:	4630      	mov	r0, r6
 8009080:	4629      	mov	r1, r5
 8009082:	4b3c      	ldr	r3, [pc, #240]	; (8009174 <_vfprintf_r+0x4b8>)
 8009084:	f7f7 fcc2 	bl	8000a0c <__aeabi_dcmpun>
 8009088:	bb00      	cbnz	r0, 80090cc <_vfprintf_r+0x410>
 800908a:	f04f 32ff 	mov.w	r2, #4294967295
 800908e:	4630      	mov	r0, r6
 8009090:	4629      	mov	r1, r5
 8009092:	4b38      	ldr	r3, [pc, #224]	; (8009174 <_vfprintf_r+0x4b8>)
 8009094:	f7f7 fc9c 	bl	80009d0 <__aeabi_dcmple>
 8009098:	b9c0      	cbnz	r0, 80090cc <_vfprintf_r+0x410>
 800909a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800909e:	2200      	movs	r2, #0
 80090a0:	2300      	movs	r3, #0
 80090a2:	f7f7 fc8b 	bl	80009bc <__aeabi_dcmplt>
 80090a6:	b110      	cbz	r0, 80090ae <_vfprintf_r+0x3f2>
 80090a8:	232d      	movs	r3, #45	; 0x2d
 80090aa:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80090ae:	4a32      	ldr	r2, [pc, #200]	; (8009178 <_vfprintf_r+0x4bc>)
 80090b0:	4832      	ldr	r0, [pc, #200]	; (800917c <_vfprintf_r+0x4c0>)
 80090b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090b4:	2700      	movs	r7, #0
 80090b6:	2b47      	cmp	r3, #71	; 0x47
 80090b8:	bfd4      	ite	le
 80090ba:	4691      	movle	r9, r2
 80090bc:	4681      	movgt	r9, r0
 80090be:	2303      	movs	r3, #3
 80090c0:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80090c4:	9307      	str	r3, [sp, #28]
 80090c6:	463e      	mov	r6, r7
 80090c8:	f001 b80e 	b.w	800a0e8 <_vfprintf_r+0x142c>
 80090cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80090d0:	4610      	mov	r0, r2
 80090d2:	4619      	mov	r1, r3
 80090d4:	f7f7 fc9a 	bl	8000a0c <__aeabi_dcmpun>
 80090d8:	4607      	mov	r7, r0
 80090da:	b148      	cbz	r0, 80090f0 <_vfprintf_r+0x434>
 80090dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090de:	4a28      	ldr	r2, [pc, #160]	; (8009180 <_vfprintf_r+0x4c4>)
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	bfb8      	it	lt
 80090e4:	232d      	movlt	r3, #45	; 0x2d
 80090e6:	4827      	ldr	r0, [pc, #156]	; (8009184 <_vfprintf_r+0x4c8>)
 80090e8:	bfb8      	it	lt
 80090ea:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80090ee:	e7e0      	b.n	80090b2 <_vfprintf_r+0x3f6>
 80090f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090f2:	f023 0320 	bic.w	r3, r3, #32
 80090f6:	2b41      	cmp	r3, #65	; 0x41
 80090f8:	930c      	str	r3, [sp, #48]	; 0x30
 80090fa:	d12e      	bne.n	800915a <_vfprintf_r+0x49e>
 80090fc:	2330      	movs	r3, #48	; 0x30
 80090fe:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009104:	f048 0802 	orr.w	r8, r8, #2
 8009108:	2b61      	cmp	r3, #97	; 0x61
 800910a:	bf0c      	ite	eq
 800910c:	2378      	moveq	r3, #120	; 0x78
 800910e:	2358      	movne	r3, #88	; 0x58
 8009110:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009114:	9b07      	ldr	r3, [sp, #28]
 8009116:	2b63      	cmp	r3, #99	; 0x63
 8009118:	dd36      	ble.n	8009188 <_vfprintf_r+0x4cc>
 800911a:	4658      	mov	r0, fp
 800911c:	1c59      	adds	r1, r3, #1
 800911e:	f7fe f953 	bl	80073c8 <_malloc_r>
 8009122:	4681      	mov	r9, r0
 8009124:	2800      	cmp	r0, #0
 8009126:	f040 8201 	bne.w	800952c <_vfprintf_r+0x870>
 800912a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800912e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009132:	f8aa 300c 	strh.w	r3, [sl, #12]
 8009136:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800913a:	07d9      	lsls	r1, r3, #31
 800913c:	d407      	bmi.n	800914e <_vfprintf_r+0x492>
 800913e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009142:	059a      	lsls	r2, r3, #22
 8009144:	d403      	bmi.n	800914e <_vfprintf_r+0x492>
 8009146:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800914a:	f002 fac8 	bl	800b6de <__retarget_lock_release_recursive>
 800914e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009152:	065b      	lsls	r3, r3, #25
 8009154:	f57f adf8 	bpl.w	8008d48 <_vfprintf_r+0x8c>
 8009158:	e5f3      	b.n	8008d42 <_vfprintf_r+0x86>
 800915a:	9b07      	ldr	r3, [sp, #28]
 800915c:	3301      	adds	r3, #1
 800915e:	f000 81e7 	beq.w	8009530 <_vfprintf_r+0x874>
 8009162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009164:	2b47      	cmp	r3, #71	; 0x47
 8009166:	d111      	bne.n	800918c <_vfprintf_r+0x4d0>
 8009168:	9b07      	ldr	r3, [sp, #28]
 800916a:	b97b      	cbnz	r3, 800918c <_vfprintf_r+0x4d0>
 800916c:	461f      	mov	r7, r3
 800916e:	2301      	movs	r3, #1
 8009170:	9307      	str	r3, [sp, #28]
 8009172:	e00b      	b.n	800918c <_vfprintf_r+0x4d0>
 8009174:	7fefffff 	.word	0x7fefffff
 8009178:	0800fb90 	.word	0x0800fb90
 800917c:	0800fb94 	.word	0x0800fb94
 8009180:	0800fb98 	.word	0x0800fb98
 8009184:	0800fb9c 	.word	0x0800fb9c
 8009188:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800918c:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8009190:	9315      	str	r3, [sp, #84]	; 0x54
 8009192:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009194:	1e1d      	subs	r5, r3, #0
 8009196:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009198:	9308      	str	r3, [sp, #32]
 800919a:	bfb7      	itett	lt
 800919c:	462b      	movlt	r3, r5
 800919e:	2300      	movge	r3, #0
 80091a0:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80091a4:	232d      	movlt	r3, #45	; 0x2d
 80091a6:	931c      	str	r3, [sp, #112]	; 0x70
 80091a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091aa:	2b41      	cmp	r3, #65	; 0x41
 80091ac:	f040 81d8 	bne.w	8009560 <_vfprintf_r+0x8a4>
 80091b0:	aa20      	add	r2, sp, #128	; 0x80
 80091b2:	4629      	mov	r1, r5
 80091b4:	9808      	ldr	r0, [sp, #32]
 80091b6:	f003 f825 	bl	800c204 <frexp>
 80091ba:	2200      	movs	r2, #0
 80091bc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80091c0:	f7f7 f98a 	bl	80004d8 <__aeabi_dmul>
 80091c4:	4602      	mov	r2, r0
 80091c6:	460b      	mov	r3, r1
 80091c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80091cc:	2200      	movs	r2, #0
 80091ce:	2300      	movs	r3, #0
 80091d0:	f7f7 fbea 	bl	80009a8 <__aeabi_dcmpeq>
 80091d4:	b108      	cbz	r0, 80091da <_vfprintf_r+0x51e>
 80091d6:	2301      	movs	r3, #1
 80091d8:	9320      	str	r3, [sp, #128]	; 0x80
 80091da:	4bb2      	ldr	r3, [pc, #712]	; (80094a4 <_vfprintf_r+0x7e8>)
 80091dc:	4eb2      	ldr	r6, [pc, #712]	; (80094a8 <_vfprintf_r+0x7ec>)
 80091de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091e0:	464d      	mov	r5, r9
 80091e2:	2a61      	cmp	r2, #97	; 0x61
 80091e4:	bf18      	it	ne
 80091e6:	461e      	movne	r6, r3
 80091e8:	9b07      	ldr	r3, [sp, #28]
 80091ea:	9617      	str	r6, [sp, #92]	; 0x5c
 80091ec:	1e5e      	subs	r6, r3, #1
 80091ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80091f2:	2200      	movs	r2, #0
 80091f4:	4bad      	ldr	r3, [pc, #692]	; (80094ac <_vfprintf_r+0x7f0>)
 80091f6:	f7f7 f96f 	bl	80004d8 <__aeabi_dmul>
 80091fa:	4602      	mov	r2, r0
 80091fc:	460b      	mov	r3, r1
 80091fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009202:	f7f7 fc19 	bl	8000a38 <__aeabi_d2iz>
 8009206:	901d      	str	r0, [sp, #116]	; 0x74
 8009208:	f7f7 f8fc 	bl	8000404 <__aeabi_i2d>
 800920c:	4602      	mov	r2, r0
 800920e:	460b      	mov	r3, r1
 8009210:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009214:	f7f6 ffa8 	bl	8000168 <__aeabi_dsub>
 8009218:	4602      	mov	r2, r0
 800921a:	460b      	mov	r3, r1
 800921c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009220:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009222:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009224:	960d      	str	r6, [sp, #52]	; 0x34
 8009226:	5c9b      	ldrb	r3, [r3, r2]
 8009228:	f805 3b01 	strb.w	r3, [r5], #1
 800922c:	1c73      	adds	r3, r6, #1
 800922e:	d006      	beq.n	800923e <_vfprintf_r+0x582>
 8009230:	2200      	movs	r2, #0
 8009232:	2300      	movs	r3, #0
 8009234:	3e01      	subs	r6, #1
 8009236:	f7f7 fbb7 	bl	80009a8 <__aeabi_dcmpeq>
 800923a:	2800      	cmp	r0, #0
 800923c:	d0d7      	beq.n	80091ee <_vfprintf_r+0x532>
 800923e:	2200      	movs	r2, #0
 8009240:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009244:	4b9a      	ldr	r3, [pc, #616]	; (80094b0 <_vfprintf_r+0x7f4>)
 8009246:	f7f7 fbd7 	bl	80009f8 <__aeabi_dcmpgt>
 800924a:	b960      	cbnz	r0, 8009266 <_vfprintf_r+0x5aa>
 800924c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009250:	2200      	movs	r2, #0
 8009252:	4b97      	ldr	r3, [pc, #604]	; (80094b0 <_vfprintf_r+0x7f4>)
 8009254:	f7f7 fba8 	bl	80009a8 <__aeabi_dcmpeq>
 8009258:	2800      	cmp	r0, #0
 800925a:	f000 817c 	beq.w	8009556 <_vfprintf_r+0x89a>
 800925e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009260:	07da      	lsls	r2, r3, #31
 8009262:	f140 8178 	bpl.w	8009556 <_vfprintf_r+0x89a>
 8009266:	2030      	movs	r0, #48	; 0x30
 8009268:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800926a:	9524      	str	r5, [sp, #144]	; 0x90
 800926c:	7bd9      	ldrb	r1, [r3, #15]
 800926e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009270:	1e53      	subs	r3, r2, #1
 8009272:	9324      	str	r3, [sp, #144]	; 0x90
 8009274:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009278:	428b      	cmp	r3, r1
 800927a:	f000 815b 	beq.w	8009534 <_vfprintf_r+0x878>
 800927e:	2b39      	cmp	r3, #57	; 0x39
 8009280:	bf0b      	itete	eq
 8009282:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8009284:	3301      	addne	r3, #1
 8009286:	7a9b      	ldrbeq	r3, [r3, #10]
 8009288:	b2db      	uxtbne	r3, r3
 800928a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800928e:	eba5 0309 	sub.w	r3, r5, r9
 8009292:	9308      	str	r3, [sp, #32]
 8009294:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009296:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009298:	2b47      	cmp	r3, #71	; 0x47
 800929a:	f040 81ae 	bne.w	80095fa <_vfprintf_r+0x93e>
 800929e:	1ceb      	adds	r3, r5, #3
 80092a0:	db03      	blt.n	80092aa <_vfprintf_r+0x5ee>
 80092a2:	9b07      	ldr	r3, [sp, #28]
 80092a4:	429d      	cmp	r5, r3
 80092a6:	f340 81d3 	ble.w	8009650 <_vfprintf_r+0x994>
 80092aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092ac:	3b02      	subs	r3, #2
 80092ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80092b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80092b2:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80092b6:	f021 0120 	bic.w	r1, r1, #32
 80092ba:	2941      	cmp	r1, #65	; 0x41
 80092bc:	bf08      	it	eq
 80092be:	320f      	addeq	r2, #15
 80092c0:	f105 33ff 	add.w	r3, r5, #4294967295
 80092c4:	bf06      	itte	eq
 80092c6:	b2d2      	uxtbeq	r2, r2
 80092c8:	2101      	moveq	r1, #1
 80092ca:	2100      	movne	r1, #0
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80092d2:	bfb4      	ite	lt
 80092d4:	222d      	movlt	r2, #45	; 0x2d
 80092d6:	222b      	movge	r2, #43	; 0x2b
 80092d8:	9320      	str	r3, [sp, #128]	; 0x80
 80092da:	bfb8      	it	lt
 80092dc:	f1c5 0301 	rsblt	r3, r5, #1
 80092e0:	2b09      	cmp	r3, #9
 80092e2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80092e6:	f340 81a1 	ble.w	800962c <_vfprintf_r+0x970>
 80092ea:	260a      	movs	r6, #10
 80092ec:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80092f0:	fb93 f5f6 	sdiv	r5, r3, r6
 80092f4:	4611      	mov	r1, r2
 80092f6:	fb06 3015 	mls	r0, r6, r5, r3
 80092fa:	3030      	adds	r0, #48	; 0x30
 80092fc:	f801 0c01 	strb.w	r0, [r1, #-1]
 8009300:	4618      	mov	r0, r3
 8009302:	2863      	cmp	r0, #99	; 0x63
 8009304:	462b      	mov	r3, r5
 8009306:	f102 32ff 	add.w	r2, r2, #4294967295
 800930a:	dcf1      	bgt.n	80092f0 <_vfprintf_r+0x634>
 800930c:	3330      	adds	r3, #48	; 0x30
 800930e:	1e88      	subs	r0, r1, #2
 8009310:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009314:	4603      	mov	r3, r0
 8009316:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800931a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800931e:	42ab      	cmp	r3, r5
 8009320:	f0c0 817f 	bcc.w	8009622 <_vfprintf_r+0x966>
 8009324:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8009328:	1a52      	subs	r2, r2, r1
 800932a:	42a8      	cmp	r0, r5
 800932c:	bf88      	it	hi
 800932e:	2200      	movhi	r2, #0
 8009330:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009334:	441a      	add	r2, r3
 8009336:	ab22      	add	r3, sp, #136	; 0x88
 8009338:	1ad3      	subs	r3, r2, r3
 800933a:	9a08      	ldr	r2, [sp, #32]
 800933c:	931a      	str	r3, [sp, #104]	; 0x68
 800933e:	2a01      	cmp	r2, #1
 8009340:	4413      	add	r3, r2
 8009342:	9307      	str	r3, [sp, #28]
 8009344:	dc02      	bgt.n	800934c <_vfprintf_r+0x690>
 8009346:	f018 0f01 	tst.w	r8, #1
 800934a:	d003      	beq.n	8009354 <_vfprintf_r+0x698>
 800934c:	9b07      	ldr	r3, [sp, #28]
 800934e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009350:	4413      	add	r3, r2
 8009352:	9307      	str	r3, [sp, #28]
 8009354:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8009358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800935c:	9315      	str	r3, [sp, #84]	; 0x54
 800935e:	2300      	movs	r3, #0
 8009360:	461d      	mov	r5, r3
 8009362:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009366:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009368:	b113      	cbz	r3, 8009370 <_vfprintf_r+0x6b4>
 800936a:	232d      	movs	r3, #45	; 0x2d
 800936c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009370:	2600      	movs	r6, #0
 8009372:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8009376:	9b07      	ldr	r3, [sp, #28]
 8009378:	42b3      	cmp	r3, r6
 800937a:	bfb8      	it	lt
 800937c:	4633      	movlt	r3, r6
 800937e:	9315      	str	r3, [sp, #84]	; 0x54
 8009380:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009384:	b113      	cbz	r3, 800938c <_vfprintf_r+0x6d0>
 8009386:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009388:	3301      	adds	r3, #1
 800938a:	9315      	str	r3, [sp, #84]	; 0x54
 800938c:	f018 0302 	ands.w	r3, r8, #2
 8009390:	931c      	str	r3, [sp, #112]	; 0x70
 8009392:	bf1e      	ittt	ne
 8009394:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8009396:	3302      	addne	r3, #2
 8009398:	9315      	strne	r3, [sp, #84]	; 0x54
 800939a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800939e:	931d      	str	r3, [sp, #116]	; 0x74
 80093a0:	d121      	bne.n	80093e6 <_vfprintf_r+0x72a>
 80093a2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80093a6:	1a9b      	subs	r3, r3, r2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	9317      	str	r3, [sp, #92]	; 0x5c
 80093ac:	dd1b      	ble.n	80093e6 <_vfprintf_r+0x72a>
 80093ae:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80093b2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80093b4:	3301      	adds	r3, #1
 80093b6:	2810      	cmp	r0, #16
 80093b8:	483e      	ldr	r0, [pc, #248]	; (80094b4 <_vfprintf_r+0x7f8>)
 80093ba:	f104 0108 	add.w	r1, r4, #8
 80093be:	6020      	str	r0, [r4, #0]
 80093c0:	f300 82df 	bgt.w	8009982 <_vfprintf_r+0xcc6>
 80093c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80093c6:	2b07      	cmp	r3, #7
 80093c8:	4402      	add	r2, r0
 80093ca:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80093ce:	6060      	str	r0, [r4, #4]
 80093d0:	f340 82ec 	ble.w	80099ac <_vfprintf_r+0xcf0>
 80093d4:	4651      	mov	r1, sl
 80093d6:	4658      	mov	r0, fp
 80093d8:	aa26      	add	r2, sp, #152	; 0x98
 80093da:	f003 f818 	bl	800c40e <__sprint_r>
 80093de:	2800      	cmp	r0, #0
 80093e0:	f040 8622 	bne.w	800a028 <_vfprintf_r+0x136c>
 80093e4:	ac29      	add	r4, sp, #164	; 0xa4
 80093e6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80093ea:	b173      	cbz	r3, 800940a <_vfprintf_r+0x74e>
 80093ec:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80093f0:	6023      	str	r3, [r4, #0]
 80093f2:	2301      	movs	r3, #1
 80093f4:	6063      	str	r3, [r4, #4]
 80093f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80093f8:	3301      	adds	r3, #1
 80093fa:	9328      	str	r3, [sp, #160]	; 0xa0
 80093fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80093fe:	3301      	adds	r3, #1
 8009400:	2b07      	cmp	r3, #7
 8009402:	9327      	str	r3, [sp, #156]	; 0x9c
 8009404:	f300 82d4 	bgt.w	80099b0 <_vfprintf_r+0xcf4>
 8009408:	3408      	adds	r4, #8
 800940a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800940c:	b16b      	cbz	r3, 800942a <_vfprintf_r+0x76e>
 800940e:	ab1f      	add	r3, sp, #124	; 0x7c
 8009410:	6023      	str	r3, [r4, #0]
 8009412:	2302      	movs	r3, #2
 8009414:	6063      	str	r3, [r4, #4]
 8009416:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009418:	3302      	adds	r3, #2
 800941a:	9328      	str	r3, [sp, #160]	; 0xa0
 800941c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800941e:	3301      	adds	r3, #1
 8009420:	2b07      	cmp	r3, #7
 8009422:	9327      	str	r3, [sp, #156]	; 0x9c
 8009424:	f300 82ce 	bgt.w	80099c4 <_vfprintf_r+0xd08>
 8009428:	3408      	adds	r4, #8
 800942a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800942c:	2b80      	cmp	r3, #128	; 0x80
 800942e:	d121      	bne.n	8009474 <_vfprintf_r+0x7b8>
 8009430:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009434:	1a9b      	subs	r3, r3, r2
 8009436:	2b00      	cmp	r3, #0
 8009438:	9317      	str	r3, [sp, #92]	; 0x5c
 800943a:	dd1b      	ble.n	8009474 <_vfprintf_r+0x7b8>
 800943c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009440:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009442:	3301      	adds	r3, #1
 8009444:	2810      	cmp	r0, #16
 8009446:	481c      	ldr	r0, [pc, #112]	; (80094b8 <_vfprintf_r+0x7fc>)
 8009448:	f104 0108 	add.w	r1, r4, #8
 800944c:	6020      	str	r0, [r4, #0]
 800944e:	f300 82c3 	bgt.w	80099d8 <_vfprintf_r+0xd1c>
 8009452:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009454:	2b07      	cmp	r3, #7
 8009456:	4402      	add	r2, r0
 8009458:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800945c:	6060      	str	r0, [r4, #4]
 800945e:	f340 82d0 	ble.w	8009a02 <_vfprintf_r+0xd46>
 8009462:	4651      	mov	r1, sl
 8009464:	4658      	mov	r0, fp
 8009466:	aa26      	add	r2, sp, #152	; 0x98
 8009468:	f002 ffd1 	bl	800c40e <__sprint_r>
 800946c:	2800      	cmp	r0, #0
 800946e:	f040 85db 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009472:	ac29      	add	r4, sp, #164	; 0xa4
 8009474:	9b07      	ldr	r3, [sp, #28]
 8009476:	1af6      	subs	r6, r6, r3
 8009478:	2e00      	cmp	r6, #0
 800947a:	dd28      	ble.n	80094ce <_vfprintf_r+0x812>
 800947c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009480:	480d      	ldr	r0, [pc, #52]	; (80094b8 <_vfprintf_r+0x7fc>)
 8009482:	2e10      	cmp	r6, #16
 8009484:	f103 0301 	add.w	r3, r3, #1
 8009488:	f104 0108 	add.w	r1, r4, #8
 800948c:	6020      	str	r0, [r4, #0]
 800948e:	f300 82ba 	bgt.w	8009a06 <_vfprintf_r+0xd4a>
 8009492:	6066      	str	r6, [r4, #4]
 8009494:	2b07      	cmp	r3, #7
 8009496:	4416      	add	r6, r2
 8009498:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800949c:	f340 82c6 	ble.w	8009a2c <_vfprintf_r+0xd70>
 80094a0:	e00c      	b.n	80094bc <_vfprintf_r+0x800>
 80094a2:	bf00      	nop
 80094a4:	0800fbb1 	.word	0x0800fbb1
 80094a8:	0800fba0 	.word	0x0800fba0
 80094ac:	40300000 	.word	0x40300000
 80094b0:	3fe00000 	.word	0x3fe00000
 80094b4:	0800fbe4 	.word	0x0800fbe4
 80094b8:	0800fbf4 	.word	0x0800fbf4
 80094bc:	4651      	mov	r1, sl
 80094be:	4658      	mov	r0, fp
 80094c0:	aa26      	add	r2, sp, #152	; 0x98
 80094c2:	f002 ffa4 	bl	800c40e <__sprint_r>
 80094c6:	2800      	cmp	r0, #0
 80094c8:	f040 85ae 	bne.w	800a028 <_vfprintf_r+0x136c>
 80094cc:	ac29      	add	r4, sp, #164	; 0xa4
 80094ce:	f418 7f80 	tst.w	r8, #256	; 0x100
 80094d2:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80094d4:	f040 82b0 	bne.w	8009a38 <_vfprintf_r+0xd7c>
 80094d8:	9b07      	ldr	r3, [sp, #28]
 80094da:	f8c4 9000 	str.w	r9, [r4]
 80094de:	441e      	add	r6, r3
 80094e0:	6063      	str	r3, [r4, #4]
 80094e2:	9628      	str	r6, [sp, #160]	; 0xa0
 80094e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80094e6:	3301      	adds	r3, #1
 80094e8:	2b07      	cmp	r3, #7
 80094ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80094ec:	f300 82ea 	bgt.w	8009ac4 <_vfprintf_r+0xe08>
 80094f0:	3408      	adds	r4, #8
 80094f2:	f018 0f04 	tst.w	r8, #4
 80094f6:	f040 8578 	bne.w	8009fea <_vfprintf_r+0x132e>
 80094fa:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80094fe:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009500:	428a      	cmp	r2, r1
 8009502:	bfac      	ite	ge
 8009504:	189b      	addge	r3, r3, r2
 8009506:	185b      	addlt	r3, r3, r1
 8009508:	9313      	str	r3, [sp, #76]	; 0x4c
 800950a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800950c:	b13b      	cbz	r3, 800951e <_vfprintf_r+0x862>
 800950e:	4651      	mov	r1, sl
 8009510:	4658      	mov	r0, fp
 8009512:	aa26      	add	r2, sp, #152	; 0x98
 8009514:	f002 ff7b 	bl	800c40e <__sprint_r>
 8009518:	2800      	cmp	r0, #0
 800951a:	f040 8585 	bne.w	800a028 <_vfprintf_r+0x136c>
 800951e:	2300      	movs	r3, #0
 8009520:	9327      	str	r3, [sp, #156]	; 0x9c
 8009522:	2f00      	cmp	r7, #0
 8009524:	f040 859c 	bne.w	800a060 <_vfprintf_r+0x13a4>
 8009528:	ac29      	add	r4, sp, #164	; 0xa4
 800952a:	e0e7      	b.n	80096fc <_vfprintf_r+0xa40>
 800952c:	4607      	mov	r7, r0
 800952e:	e62d      	b.n	800918c <_vfprintf_r+0x4d0>
 8009530:	2306      	movs	r3, #6
 8009532:	e61d      	b.n	8009170 <_vfprintf_r+0x4b4>
 8009534:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009538:	e699      	b.n	800926e <_vfprintf_r+0x5b2>
 800953a:	f803 0b01 	strb.w	r0, [r3], #1
 800953e:	1aca      	subs	r2, r1, r3
 8009540:	2a00      	cmp	r2, #0
 8009542:	dafa      	bge.n	800953a <_vfprintf_r+0x87e>
 8009544:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009546:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009548:	3201      	adds	r2, #1
 800954a:	f103 0301 	add.w	r3, r3, #1
 800954e:	bfb8      	it	lt
 8009550:	2300      	movlt	r3, #0
 8009552:	441d      	add	r5, r3
 8009554:	e69b      	b.n	800928e <_vfprintf_r+0x5d2>
 8009556:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009558:	462b      	mov	r3, r5
 800955a:	2030      	movs	r0, #48	; 0x30
 800955c:	18a9      	adds	r1, r5, r2
 800955e:	e7ee      	b.n	800953e <_vfprintf_r+0x882>
 8009560:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009562:	2b46      	cmp	r3, #70	; 0x46
 8009564:	d005      	beq.n	8009572 <_vfprintf_r+0x8b6>
 8009566:	2b45      	cmp	r3, #69	; 0x45
 8009568:	d11b      	bne.n	80095a2 <_vfprintf_r+0x8e6>
 800956a:	9b07      	ldr	r3, [sp, #28]
 800956c:	1c5e      	adds	r6, r3, #1
 800956e:	2302      	movs	r3, #2
 8009570:	e001      	b.n	8009576 <_vfprintf_r+0x8ba>
 8009572:	2303      	movs	r3, #3
 8009574:	9e07      	ldr	r6, [sp, #28]
 8009576:	aa24      	add	r2, sp, #144	; 0x90
 8009578:	9204      	str	r2, [sp, #16]
 800957a:	aa21      	add	r2, sp, #132	; 0x84
 800957c:	9203      	str	r2, [sp, #12]
 800957e:	aa20      	add	r2, sp, #128	; 0x80
 8009580:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009584:	9300      	str	r3, [sp, #0]
 8009586:	4658      	mov	r0, fp
 8009588:	462b      	mov	r3, r5
 800958a:	9a08      	ldr	r2, [sp, #32]
 800958c:	f000 ff28 	bl	800a3e0 <_dtoa_r>
 8009590:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009592:	4681      	mov	r9, r0
 8009594:	2b47      	cmp	r3, #71	; 0x47
 8009596:	d106      	bne.n	80095a6 <_vfprintf_r+0x8ea>
 8009598:	f018 0f01 	tst.w	r8, #1
 800959c:	d103      	bne.n	80095a6 <_vfprintf_r+0x8ea>
 800959e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80095a0:	e675      	b.n	800928e <_vfprintf_r+0x5d2>
 80095a2:	9e07      	ldr	r6, [sp, #28]
 80095a4:	e7e3      	b.n	800956e <_vfprintf_r+0x8b2>
 80095a6:	eb09 0306 	add.w	r3, r9, r6
 80095aa:	930d      	str	r3, [sp, #52]	; 0x34
 80095ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095ae:	2b46      	cmp	r3, #70	; 0x46
 80095b0:	d111      	bne.n	80095d6 <_vfprintf_r+0x91a>
 80095b2:	f899 3000 	ldrb.w	r3, [r9]
 80095b6:	2b30      	cmp	r3, #48	; 0x30
 80095b8:	d109      	bne.n	80095ce <_vfprintf_r+0x912>
 80095ba:	2200      	movs	r2, #0
 80095bc:	2300      	movs	r3, #0
 80095be:	4629      	mov	r1, r5
 80095c0:	9808      	ldr	r0, [sp, #32]
 80095c2:	f7f7 f9f1 	bl	80009a8 <__aeabi_dcmpeq>
 80095c6:	b910      	cbnz	r0, 80095ce <_vfprintf_r+0x912>
 80095c8:	f1c6 0601 	rsb	r6, r6, #1
 80095cc:	9620      	str	r6, [sp, #128]	; 0x80
 80095ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80095d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80095d2:	441a      	add	r2, r3
 80095d4:	920d      	str	r2, [sp, #52]	; 0x34
 80095d6:	2200      	movs	r2, #0
 80095d8:	2300      	movs	r3, #0
 80095da:	4629      	mov	r1, r5
 80095dc:	9808      	ldr	r0, [sp, #32]
 80095de:	f7f7 f9e3 	bl	80009a8 <__aeabi_dcmpeq>
 80095e2:	b108      	cbz	r0, 80095e8 <_vfprintf_r+0x92c>
 80095e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095e6:	9324      	str	r3, [sp, #144]	; 0x90
 80095e8:	2230      	movs	r2, #48	; 0x30
 80095ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80095ec:	990d      	ldr	r1, [sp, #52]	; 0x34
 80095ee:	4299      	cmp	r1, r3
 80095f0:	d9d5      	bls.n	800959e <_vfprintf_r+0x8e2>
 80095f2:	1c59      	adds	r1, r3, #1
 80095f4:	9124      	str	r1, [sp, #144]	; 0x90
 80095f6:	701a      	strb	r2, [r3, #0]
 80095f8:	e7f7      	b.n	80095ea <_vfprintf_r+0x92e>
 80095fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095fc:	2b46      	cmp	r3, #70	; 0x46
 80095fe:	f47f ae57 	bne.w	80092b0 <_vfprintf_r+0x5f4>
 8009602:	9a07      	ldr	r2, [sp, #28]
 8009604:	f008 0301 	and.w	r3, r8, #1
 8009608:	2d00      	cmp	r5, #0
 800960a:	ea43 0302 	orr.w	r3, r3, r2
 800960e:	dd1a      	ble.n	8009646 <_vfprintf_r+0x98a>
 8009610:	2b00      	cmp	r3, #0
 8009612:	d034      	beq.n	800967e <_vfprintf_r+0x9c2>
 8009614:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009616:	18eb      	adds	r3, r5, r3
 8009618:	441a      	add	r2, r3
 800961a:	9207      	str	r2, [sp, #28]
 800961c:	2366      	movs	r3, #102	; 0x66
 800961e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009620:	e033      	b.n	800968a <_vfprintf_r+0x9ce>
 8009622:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009626:	f802 6b01 	strb.w	r6, [r2], #1
 800962a:	e678      	b.n	800931e <_vfprintf_r+0x662>
 800962c:	b941      	cbnz	r1, 8009640 <_vfprintf_r+0x984>
 800962e:	2230      	movs	r2, #48	; 0x30
 8009630:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009634:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009638:	3330      	adds	r3, #48	; 0x30
 800963a:	f802 3b01 	strb.w	r3, [r2], #1
 800963e:	e67a      	b.n	8009336 <_vfprintf_r+0x67a>
 8009640:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009644:	e7f8      	b.n	8009638 <_vfprintf_r+0x97c>
 8009646:	b1e3      	cbz	r3, 8009682 <_vfprintf_r+0x9c6>
 8009648:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800964a:	9a07      	ldr	r2, [sp, #28]
 800964c:	3301      	adds	r3, #1
 800964e:	e7e3      	b.n	8009618 <_vfprintf_r+0x95c>
 8009650:	9b08      	ldr	r3, [sp, #32]
 8009652:	429d      	cmp	r5, r3
 8009654:	db07      	blt.n	8009666 <_vfprintf_r+0x9aa>
 8009656:	f018 0f01 	tst.w	r8, #1
 800965a:	d02d      	beq.n	80096b8 <_vfprintf_r+0x9fc>
 800965c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800965e:	18eb      	adds	r3, r5, r3
 8009660:	9307      	str	r3, [sp, #28]
 8009662:	2367      	movs	r3, #103	; 0x67
 8009664:	e7db      	b.n	800961e <_vfprintf_r+0x962>
 8009666:	9b08      	ldr	r3, [sp, #32]
 8009668:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800966a:	2d00      	cmp	r5, #0
 800966c:	4413      	add	r3, r2
 800966e:	9307      	str	r3, [sp, #28]
 8009670:	dcf7      	bgt.n	8009662 <_vfprintf_r+0x9a6>
 8009672:	9a07      	ldr	r2, [sp, #28]
 8009674:	f1c5 0301 	rsb	r3, r5, #1
 8009678:	441a      	add	r2, r3
 800967a:	4613      	mov	r3, r2
 800967c:	e7f0      	b.n	8009660 <_vfprintf_r+0x9a4>
 800967e:	9507      	str	r5, [sp, #28]
 8009680:	e7cc      	b.n	800961c <_vfprintf_r+0x960>
 8009682:	2366      	movs	r3, #102	; 0x66
 8009684:	930b      	str	r3, [sp, #44]	; 0x2c
 8009686:	2301      	movs	r3, #1
 8009688:	9307      	str	r3, [sp, #28]
 800968a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800968e:	930d      	str	r3, [sp, #52]	; 0x34
 8009690:	d025      	beq.n	80096de <_vfprintf_r+0xa22>
 8009692:	2300      	movs	r3, #0
 8009694:	2d00      	cmp	r5, #0
 8009696:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800969a:	f77f ae64 	ble.w	8009366 <_vfprintf_r+0x6aa>
 800969e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	2bff      	cmp	r3, #255	; 0xff
 80096a4:	d10a      	bne.n	80096bc <_vfprintf_r+0xa00>
 80096a6:	9907      	ldr	r1, [sp, #28]
 80096a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80096ac:	4413      	add	r3, r2
 80096ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80096b0:	fb02 1303 	mla	r3, r2, r3, r1
 80096b4:	9307      	str	r3, [sp, #28]
 80096b6:	e656      	b.n	8009366 <_vfprintf_r+0x6aa>
 80096b8:	9507      	str	r5, [sp, #28]
 80096ba:	e7d2      	b.n	8009662 <_vfprintf_r+0x9a6>
 80096bc:	42ab      	cmp	r3, r5
 80096be:	daf2      	bge.n	80096a6 <_vfprintf_r+0x9ea>
 80096c0:	1aed      	subs	r5, r5, r3
 80096c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096c4:	785b      	ldrb	r3, [r3, #1]
 80096c6:	b133      	cbz	r3, 80096d6 <_vfprintf_r+0xa1a>
 80096c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096ca:	3301      	adds	r3, #1
 80096cc:	930d      	str	r3, [sp, #52]	; 0x34
 80096ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096d0:	3301      	adds	r3, #1
 80096d2:	930e      	str	r3, [sp, #56]	; 0x38
 80096d4:	e7e3      	b.n	800969e <_vfprintf_r+0x9e2>
 80096d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096d8:	3301      	adds	r3, #1
 80096da:	930c      	str	r3, [sp, #48]	; 0x30
 80096dc:	e7df      	b.n	800969e <_vfprintf_r+0x9e2>
 80096de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096e0:	930c      	str	r3, [sp, #48]	; 0x30
 80096e2:	e640      	b.n	8009366 <_vfprintf_r+0x6aa>
 80096e4:	4632      	mov	r2, r6
 80096e6:	f852 3b04 	ldr.w	r3, [r2], #4
 80096ea:	f018 0f20 	tst.w	r8, #32
 80096ee:	920a      	str	r2, [sp, #40]	; 0x28
 80096f0:	d009      	beq.n	8009706 <_vfprintf_r+0xa4a>
 80096f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80096f4:	4610      	mov	r0, r2
 80096f6:	17d1      	asrs	r1, r2, #31
 80096f8:	e9c3 0100 	strd	r0, r1, [r3]
 80096fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80096fe:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8009702:	f7ff bb5a 	b.w	8008dba <_vfprintf_r+0xfe>
 8009706:	f018 0f10 	tst.w	r8, #16
 800970a:	d002      	beq.n	8009712 <_vfprintf_r+0xa56>
 800970c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800970e:	601a      	str	r2, [r3, #0]
 8009710:	e7f4      	b.n	80096fc <_vfprintf_r+0xa40>
 8009712:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009716:	d002      	beq.n	800971e <_vfprintf_r+0xa62>
 8009718:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800971a:	801a      	strh	r2, [r3, #0]
 800971c:	e7ee      	b.n	80096fc <_vfprintf_r+0xa40>
 800971e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009722:	d0f3      	beq.n	800970c <_vfprintf_r+0xa50>
 8009724:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009726:	701a      	strb	r2, [r3, #0]
 8009728:	e7e8      	b.n	80096fc <_vfprintf_r+0xa40>
 800972a:	f048 0810 	orr.w	r8, r8, #16
 800972e:	f018 0f20 	tst.w	r8, #32
 8009732:	d01e      	beq.n	8009772 <_vfprintf_r+0xab6>
 8009734:	3607      	adds	r6, #7
 8009736:	f026 0307 	bic.w	r3, r6, #7
 800973a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800973e:	930a      	str	r3, [sp, #40]	; 0x28
 8009740:	2300      	movs	r3, #0
 8009742:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8009746:	2200      	movs	r2, #0
 8009748:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800974c:	9a07      	ldr	r2, [sp, #28]
 800974e:	3201      	adds	r2, #1
 8009750:	f000 849b 	beq.w	800a08a <_vfprintf_r+0x13ce>
 8009754:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8009758:	920c      	str	r2, [sp, #48]	; 0x30
 800975a:	ea56 0207 	orrs.w	r2, r6, r7
 800975e:	f040 849a 	bne.w	800a096 <_vfprintf_r+0x13da>
 8009762:	9a07      	ldr	r2, [sp, #28]
 8009764:	2a00      	cmp	r2, #0
 8009766:	f000 80f5 	beq.w	8009954 <_vfprintf_r+0xc98>
 800976a:	2b01      	cmp	r3, #1
 800976c:	f040 8496 	bne.w	800a09c <_vfprintf_r+0x13e0>
 8009770:	e097      	b.n	80098a2 <_vfprintf_r+0xbe6>
 8009772:	1d33      	adds	r3, r6, #4
 8009774:	f018 0f10 	tst.w	r8, #16
 8009778:	930a      	str	r3, [sp, #40]	; 0x28
 800977a:	d001      	beq.n	8009780 <_vfprintf_r+0xac4>
 800977c:	6836      	ldr	r6, [r6, #0]
 800977e:	e003      	b.n	8009788 <_vfprintf_r+0xacc>
 8009780:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009784:	d002      	beq.n	800978c <_vfprintf_r+0xad0>
 8009786:	8836      	ldrh	r6, [r6, #0]
 8009788:	2700      	movs	r7, #0
 800978a:	e7d9      	b.n	8009740 <_vfprintf_r+0xa84>
 800978c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009790:	d0f4      	beq.n	800977c <_vfprintf_r+0xac0>
 8009792:	7836      	ldrb	r6, [r6, #0]
 8009794:	e7f8      	b.n	8009788 <_vfprintf_r+0xacc>
 8009796:	4633      	mov	r3, r6
 8009798:	f853 6b04 	ldr.w	r6, [r3], #4
 800979c:	2278      	movs	r2, #120	; 0x78
 800979e:	930a      	str	r3, [sp, #40]	; 0x28
 80097a0:	f647 0330 	movw	r3, #30768	; 0x7830
 80097a4:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80097a8:	4ba1      	ldr	r3, [pc, #644]	; (8009a30 <_vfprintf_r+0xd74>)
 80097aa:	2700      	movs	r7, #0
 80097ac:	931b      	str	r3, [sp, #108]	; 0x6c
 80097ae:	f048 0802 	orr.w	r8, r8, #2
 80097b2:	2302      	movs	r3, #2
 80097b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80097b6:	e7c6      	b.n	8009746 <_vfprintf_r+0xa8a>
 80097b8:	4633      	mov	r3, r6
 80097ba:	2500      	movs	r5, #0
 80097bc:	f853 9b04 	ldr.w	r9, [r3], #4
 80097c0:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80097c4:	930a      	str	r3, [sp, #40]	; 0x28
 80097c6:	9b07      	ldr	r3, [sp, #28]
 80097c8:	1c5e      	adds	r6, r3, #1
 80097ca:	d010      	beq.n	80097ee <_vfprintf_r+0xb32>
 80097cc:	461a      	mov	r2, r3
 80097ce:	4629      	mov	r1, r5
 80097d0:	4648      	mov	r0, r9
 80097d2:	f002 f803 	bl	800b7dc <memchr>
 80097d6:	4607      	mov	r7, r0
 80097d8:	2800      	cmp	r0, #0
 80097da:	f43f ac74 	beq.w	80090c6 <_vfprintf_r+0x40a>
 80097de:	eba0 0309 	sub.w	r3, r0, r9
 80097e2:	462f      	mov	r7, r5
 80097e4:	462e      	mov	r6, r5
 80097e6:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80097ea:	9307      	str	r3, [sp, #28]
 80097ec:	e5c3      	b.n	8009376 <_vfprintf_r+0x6ba>
 80097ee:	4648      	mov	r0, r9
 80097f0:	f7f6 fcae 	bl	8000150 <strlen>
 80097f4:	462f      	mov	r7, r5
 80097f6:	9007      	str	r0, [sp, #28]
 80097f8:	e465      	b.n	80090c6 <_vfprintf_r+0x40a>
 80097fa:	f048 0810 	orr.w	r8, r8, #16
 80097fe:	f018 0f20 	tst.w	r8, #32
 8009802:	d007      	beq.n	8009814 <_vfprintf_r+0xb58>
 8009804:	3607      	adds	r6, #7
 8009806:	f026 0307 	bic.w	r3, r6, #7
 800980a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800980e:	930a      	str	r3, [sp, #40]	; 0x28
 8009810:	2301      	movs	r3, #1
 8009812:	e798      	b.n	8009746 <_vfprintf_r+0xa8a>
 8009814:	1d33      	adds	r3, r6, #4
 8009816:	f018 0f10 	tst.w	r8, #16
 800981a:	930a      	str	r3, [sp, #40]	; 0x28
 800981c:	d001      	beq.n	8009822 <_vfprintf_r+0xb66>
 800981e:	6836      	ldr	r6, [r6, #0]
 8009820:	e003      	b.n	800982a <_vfprintf_r+0xb6e>
 8009822:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009826:	d002      	beq.n	800982e <_vfprintf_r+0xb72>
 8009828:	8836      	ldrh	r6, [r6, #0]
 800982a:	2700      	movs	r7, #0
 800982c:	e7f0      	b.n	8009810 <_vfprintf_r+0xb54>
 800982e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009832:	d0f4      	beq.n	800981e <_vfprintf_r+0xb62>
 8009834:	7836      	ldrb	r6, [r6, #0]
 8009836:	e7f8      	b.n	800982a <_vfprintf_r+0xb6e>
 8009838:	4b7e      	ldr	r3, [pc, #504]	; (8009a34 <_vfprintf_r+0xd78>)
 800983a:	f018 0f20 	tst.w	r8, #32
 800983e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009840:	d019      	beq.n	8009876 <_vfprintf_r+0xbba>
 8009842:	3607      	adds	r6, #7
 8009844:	f026 0307 	bic.w	r3, r6, #7
 8009848:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800984c:	930a      	str	r3, [sp, #40]	; 0x28
 800984e:	f018 0f01 	tst.w	r8, #1
 8009852:	d00a      	beq.n	800986a <_vfprintf_r+0xbae>
 8009854:	ea56 0307 	orrs.w	r3, r6, r7
 8009858:	d007      	beq.n	800986a <_vfprintf_r+0xbae>
 800985a:	2330      	movs	r3, #48	; 0x30
 800985c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009860:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009862:	f048 0802 	orr.w	r8, r8, #2
 8009866:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800986a:	2302      	movs	r3, #2
 800986c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8009870:	e769      	b.n	8009746 <_vfprintf_r+0xa8a>
 8009872:	4b6f      	ldr	r3, [pc, #444]	; (8009a30 <_vfprintf_r+0xd74>)
 8009874:	e7e1      	b.n	800983a <_vfprintf_r+0xb7e>
 8009876:	1d33      	adds	r3, r6, #4
 8009878:	f018 0f10 	tst.w	r8, #16
 800987c:	930a      	str	r3, [sp, #40]	; 0x28
 800987e:	d001      	beq.n	8009884 <_vfprintf_r+0xbc8>
 8009880:	6836      	ldr	r6, [r6, #0]
 8009882:	e003      	b.n	800988c <_vfprintf_r+0xbd0>
 8009884:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009888:	d002      	beq.n	8009890 <_vfprintf_r+0xbd4>
 800988a:	8836      	ldrh	r6, [r6, #0]
 800988c:	2700      	movs	r7, #0
 800988e:	e7de      	b.n	800984e <_vfprintf_r+0xb92>
 8009890:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009894:	d0f4      	beq.n	8009880 <_vfprintf_r+0xbc4>
 8009896:	7836      	ldrb	r6, [r6, #0]
 8009898:	e7f8      	b.n	800988c <_vfprintf_r+0xbd0>
 800989a:	2f00      	cmp	r7, #0
 800989c:	bf08      	it	eq
 800989e:	2e0a      	cmpeq	r6, #10
 80098a0:	d206      	bcs.n	80098b0 <_vfprintf_r+0xbf4>
 80098a2:	3630      	adds	r6, #48	; 0x30
 80098a4:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80098a8:	f20d 1947 	addw	r9, sp, #327	; 0x147
 80098ac:	f000 bc14 	b.w	800a0d8 <_vfprintf_r+0x141c>
 80098b0:	2300      	movs	r3, #0
 80098b2:	9308      	str	r3, [sp, #32]
 80098b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098b6:	ad52      	add	r5, sp, #328	; 0x148
 80098b8:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 80098bc:	220a      	movs	r2, #10
 80098be:	2300      	movs	r3, #0
 80098c0:	4630      	mov	r0, r6
 80098c2:	4639      	mov	r1, r7
 80098c4:	f7f7 fab4 	bl	8000e30 <__aeabi_uldivmod>
 80098c8:	9b08      	ldr	r3, [sp, #32]
 80098ca:	3230      	adds	r2, #48	; 0x30
 80098cc:	3301      	adds	r3, #1
 80098ce:	f105 39ff 	add.w	r9, r5, #4294967295
 80098d2:	f805 2c01 	strb.w	r2, [r5, #-1]
 80098d6:	9308      	str	r3, [sp, #32]
 80098d8:	f1b8 0f00 	cmp.w	r8, #0
 80098dc:	d019      	beq.n	8009912 <_vfprintf_r+0xc56>
 80098de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80098e0:	9a08      	ldr	r2, [sp, #32]
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	429a      	cmp	r2, r3
 80098e6:	d114      	bne.n	8009912 <_vfprintf_r+0xc56>
 80098e8:	2aff      	cmp	r2, #255	; 0xff
 80098ea:	d012      	beq.n	8009912 <_vfprintf_r+0xc56>
 80098ec:	2f00      	cmp	r7, #0
 80098ee:	bf08      	it	eq
 80098f0:	2e0a      	cmpeq	r6, #10
 80098f2:	d30e      	bcc.n	8009912 <_vfprintf_r+0xc56>
 80098f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80098f6:	9919      	ldr	r1, [sp, #100]	; 0x64
 80098f8:	eba9 0903 	sub.w	r9, r9, r3
 80098fc:	461a      	mov	r2, r3
 80098fe:	4648      	mov	r0, r9
 8009900:	f002 fcf7 	bl	800c2f2 <strncpy>
 8009904:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009906:	785d      	ldrb	r5, [r3, #1]
 8009908:	b195      	cbz	r5, 8009930 <_vfprintf_r+0xc74>
 800990a:	3301      	adds	r3, #1
 800990c:	930e      	str	r3, [sp, #56]	; 0x38
 800990e:	2300      	movs	r3, #0
 8009910:	9308      	str	r3, [sp, #32]
 8009912:	220a      	movs	r2, #10
 8009914:	2300      	movs	r3, #0
 8009916:	4630      	mov	r0, r6
 8009918:	4639      	mov	r1, r7
 800991a:	f7f7 fa89 	bl	8000e30 <__aeabi_uldivmod>
 800991e:	2f00      	cmp	r7, #0
 8009920:	bf08      	it	eq
 8009922:	2e0a      	cmpeq	r6, #10
 8009924:	f0c0 83d8 	bcc.w	800a0d8 <_vfprintf_r+0x141c>
 8009928:	4606      	mov	r6, r0
 800992a:	460f      	mov	r7, r1
 800992c:	464d      	mov	r5, r9
 800992e:	e7c5      	b.n	80098bc <_vfprintf_r+0xc00>
 8009930:	9508      	str	r5, [sp, #32]
 8009932:	e7ee      	b.n	8009912 <_vfprintf_r+0xc56>
 8009934:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009936:	f006 030f 	and.w	r3, r6, #15
 800993a:	5cd3      	ldrb	r3, [r2, r3]
 800993c:	093a      	lsrs	r2, r7, #4
 800993e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009942:	0933      	lsrs	r3, r6, #4
 8009944:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009948:	461e      	mov	r6, r3
 800994a:	4617      	mov	r7, r2
 800994c:	ea56 0307 	orrs.w	r3, r6, r7
 8009950:	d1f0      	bne.n	8009934 <_vfprintf_r+0xc78>
 8009952:	e3c1      	b.n	800a0d8 <_vfprintf_r+0x141c>
 8009954:	b933      	cbnz	r3, 8009964 <_vfprintf_r+0xca8>
 8009956:	f018 0f01 	tst.w	r8, #1
 800995a:	d003      	beq.n	8009964 <_vfprintf_r+0xca8>
 800995c:	2330      	movs	r3, #48	; 0x30
 800995e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009962:	e7a1      	b.n	80098a8 <_vfprintf_r+0xbec>
 8009964:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8009968:	e3b6      	b.n	800a0d8 <_vfprintf_r+0x141c>
 800996a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800996c:	2b00      	cmp	r3, #0
 800996e:	f000 837d 	beq.w	800a06c <_vfprintf_r+0x13b0>
 8009972:	2000      	movs	r0, #0
 8009974:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009978:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800997c:	960a      	str	r6, [sp, #40]	; 0x28
 800997e:	f7ff bb3b 	b.w	8008ff8 <_vfprintf_r+0x33c>
 8009982:	2010      	movs	r0, #16
 8009984:	2b07      	cmp	r3, #7
 8009986:	4402      	add	r2, r0
 8009988:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800998c:	6060      	str	r0, [r4, #4]
 800998e:	dd08      	ble.n	80099a2 <_vfprintf_r+0xce6>
 8009990:	4651      	mov	r1, sl
 8009992:	4658      	mov	r0, fp
 8009994:	aa26      	add	r2, sp, #152	; 0x98
 8009996:	f002 fd3a 	bl	800c40e <__sprint_r>
 800999a:	2800      	cmp	r0, #0
 800999c:	f040 8344 	bne.w	800a028 <_vfprintf_r+0x136c>
 80099a0:	a929      	add	r1, sp, #164	; 0xa4
 80099a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099a4:	460c      	mov	r4, r1
 80099a6:	3b10      	subs	r3, #16
 80099a8:	9317      	str	r3, [sp, #92]	; 0x5c
 80099aa:	e500      	b.n	80093ae <_vfprintf_r+0x6f2>
 80099ac:	460c      	mov	r4, r1
 80099ae:	e51a      	b.n	80093e6 <_vfprintf_r+0x72a>
 80099b0:	4651      	mov	r1, sl
 80099b2:	4658      	mov	r0, fp
 80099b4:	aa26      	add	r2, sp, #152	; 0x98
 80099b6:	f002 fd2a 	bl	800c40e <__sprint_r>
 80099ba:	2800      	cmp	r0, #0
 80099bc:	f040 8334 	bne.w	800a028 <_vfprintf_r+0x136c>
 80099c0:	ac29      	add	r4, sp, #164	; 0xa4
 80099c2:	e522      	b.n	800940a <_vfprintf_r+0x74e>
 80099c4:	4651      	mov	r1, sl
 80099c6:	4658      	mov	r0, fp
 80099c8:	aa26      	add	r2, sp, #152	; 0x98
 80099ca:	f002 fd20 	bl	800c40e <__sprint_r>
 80099ce:	2800      	cmp	r0, #0
 80099d0:	f040 832a 	bne.w	800a028 <_vfprintf_r+0x136c>
 80099d4:	ac29      	add	r4, sp, #164	; 0xa4
 80099d6:	e528      	b.n	800942a <_vfprintf_r+0x76e>
 80099d8:	2010      	movs	r0, #16
 80099da:	2b07      	cmp	r3, #7
 80099dc:	4402      	add	r2, r0
 80099de:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80099e2:	6060      	str	r0, [r4, #4]
 80099e4:	dd08      	ble.n	80099f8 <_vfprintf_r+0xd3c>
 80099e6:	4651      	mov	r1, sl
 80099e8:	4658      	mov	r0, fp
 80099ea:	aa26      	add	r2, sp, #152	; 0x98
 80099ec:	f002 fd0f 	bl	800c40e <__sprint_r>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	f040 8319 	bne.w	800a028 <_vfprintf_r+0x136c>
 80099f6:	a929      	add	r1, sp, #164	; 0xa4
 80099f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099fa:	460c      	mov	r4, r1
 80099fc:	3b10      	subs	r3, #16
 80099fe:	9317      	str	r3, [sp, #92]	; 0x5c
 8009a00:	e51c      	b.n	800943c <_vfprintf_r+0x780>
 8009a02:	460c      	mov	r4, r1
 8009a04:	e536      	b.n	8009474 <_vfprintf_r+0x7b8>
 8009a06:	2010      	movs	r0, #16
 8009a08:	2b07      	cmp	r3, #7
 8009a0a:	4402      	add	r2, r0
 8009a0c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009a10:	6060      	str	r0, [r4, #4]
 8009a12:	dd08      	ble.n	8009a26 <_vfprintf_r+0xd6a>
 8009a14:	4651      	mov	r1, sl
 8009a16:	4658      	mov	r0, fp
 8009a18:	aa26      	add	r2, sp, #152	; 0x98
 8009a1a:	f002 fcf8 	bl	800c40e <__sprint_r>
 8009a1e:	2800      	cmp	r0, #0
 8009a20:	f040 8302 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009a24:	a929      	add	r1, sp, #164	; 0xa4
 8009a26:	460c      	mov	r4, r1
 8009a28:	3e10      	subs	r6, #16
 8009a2a:	e527      	b.n	800947c <_vfprintf_r+0x7c0>
 8009a2c:	460c      	mov	r4, r1
 8009a2e:	e54e      	b.n	80094ce <_vfprintf_r+0x812>
 8009a30:	0800fba0 	.word	0x0800fba0
 8009a34:	0800fbb1 	.word	0x0800fbb1
 8009a38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a3a:	2b65      	cmp	r3, #101	; 0x65
 8009a3c:	f340 8238 	ble.w	8009eb0 <_vfprintf_r+0x11f4>
 8009a40:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009a44:	2200      	movs	r2, #0
 8009a46:	2300      	movs	r3, #0
 8009a48:	f7f6 ffae 	bl	80009a8 <__aeabi_dcmpeq>
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	d06a      	beq.n	8009b26 <_vfprintf_r+0xe6a>
 8009a50:	4b6e      	ldr	r3, [pc, #440]	; (8009c0c <_vfprintf_r+0xf50>)
 8009a52:	6023      	str	r3, [r4, #0]
 8009a54:	2301      	movs	r3, #1
 8009a56:	441e      	add	r6, r3
 8009a58:	6063      	str	r3, [r4, #4]
 8009a5a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a5c:	9628      	str	r6, [sp, #160]	; 0xa0
 8009a5e:	3301      	adds	r3, #1
 8009a60:	2b07      	cmp	r3, #7
 8009a62:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a64:	dc38      	bgt.n	8009ad8 <_vfprintf_r+0xe1c>
 8009a66:	3408      	adds	r4, #8
 8009a68:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a6a:	9a08      	ldr	r2, [sp, #32]
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	db03      	blt.n	8009a78 <_vfprintf_r+0xdbc>
 8009a70:	f018 0f01 	tst.w	r8, #1
 8009a74:	f43f ad3d 	beq.w	80094f2 <_vfprintf_r+0x836>
 8009a78:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009a7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009a7c:	6023      	str	r3, [r4, #0]
 8009a7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a80:	6063      	str	r3, [r4, #4]
 8009a82:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a84:	4413      	add	r3, r2
 8009a86:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a88:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	2b07      	cmp	r3, #7
 8009a8e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a90:	dc2c      	bgt.n	8009aec <_vfprintf_r+0xe30>
 8009a92:	3408      	adds	r4, #8
 8009a94:	9b08      	ldr	r3, [sp, #32]
 8009a96:	1e5d      	subs	r5, r3, #1
 8009a98:	2d00      	cmp	r5, #0
 8009a9a:	f77f ad2a 	ble.w	80094f2 <_vfprintf_r+0x836>
 8009a9e:	f04f 0910 	mov.w	r9, #16
 8009aa2:	4e5b      	ldr	r6, [pc, #364]	; (8009c10 <_vfprintf_r+0xf54>)
 8009aa4:	2d10      	cmp	r5, #16
 8009aa6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009aaa:	f104 0108 	add.w	r1, r4, #8
 8009aae:	f103 0301 	add.w	r3, r3, #1
 8009ab2:	6026      	str	r6, [r4, #0]
 8009ab4:	dc24      	bgt.n	8009b00 <_vfprintf_r+0xe44>
 8009ab6:	6065      	str	r5, [r4, #4]
 8009ab8:	2b07      	cmp	r3, #7
 8009aba:	4415      	add	r5, r2
 8009abc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009ac0:	f340 8290 	ble.w	8009fe4 <_vfprintf_r+0x1328>
 8009ac4:	4651      	mov	r1, sl
 8009ac6:	4658      	mov	r0, fp
 8009ac8:	aa26      	add	r2, sp, #152	; 0x98
 8009aca:	f002 fca0 	bl	800c40e <__sprint_r>
 8009ace:	2800      	cmp	r0, #0
 8009ad0:	f040 82aa 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009ad4:	ac29      	add	r4, sp, #164	; 0xa4
 8009ad6:	e50c      	b.n	80094f2 <_vfprintf_r+0x836>
 8009ad8:	4651      	mov	r1, sl
 8009ada:	4658      	mov	r0, fp
 8009adc:	aa26      	add	r2, sp, #152	; 0x98
 8009ade:	f002 fc96 	bl	800c40e <__sprint_r>
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f040 82a0 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009ae8:	ac29      	add	r4, sp, #164	; 0xa4
 8009aea:	e7bd      	b.n	8009a68 <_vfprintf_r+0xdac>
 8009aec:	4651      	mov	r1, sl
 8009aee:	4658      	mov	r0, fp
 8009af0:	aa26      	add	r2, sp, #152	; 0x98
 8009af2:	f002 fc8c 	bl	800c40e <__sprint_r>
 8009af6:	2800      	cmp	r0, #0
 8009af8:	f040 8296 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009afc:	ac29      	add	r4, sp, #164	; 0xa4
 8009afe:	e7c9      	b.n	8009a94 <_vfprintf_r+0xdd8>
 8009b00:	3210      	adds	r2, #16
 8009b02:	2b07      	cmp	r3, #7
 8009b04:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b08:	f8c4 9004 	str.w	r9, [r4, #4]
 8009b0c:	dd08      	ble.n	8009b20 <_vfprintf_r+0xe64>
 8009b0e:	4651      	mov	r1, sl
 8009b10:	4658      	mov	r0, fp
 8009b12:	aa26      	add	r2, sp, #152	; 0x98
 8009b14:	f002 fc7b 	bl	800c40e <__sprint_r>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	f040 8285 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009b1e:	a929      	add	r1, sp, #164	; 0xa4
 8009b20:	460c      	mov	r4, r1
 8009b22:	3d10      	subs	r5, #16
 8009b24:	e7be      	b.n	8009aa4 <_vfprintf_r+0xde8>
 8009b26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	dc73      	bgt.n	8009c14 <_vfprintf_r+0xf58>
 8009b2c:	4b37      	ldr	r3, [pc, #220]	; (8009c0c <_vfprintf_r+0xf50>)
 8009b2e:	6023      	str	r3, [r4, #0]
 8009b30:	2301      	movs	r3, #1
 8009b32:	441e      	add	r6, r3
 8009b34:	6063      	str	r3, [r4, #4]
 8009b36:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b38:	9628      	str	r6, [sp, #160]	; 0xa0
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	2b07      	cmp	r3, #7
 8009b3e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009b40:	dc3c      	bgt.n	8009bbc <_vfprintf_r+0xf00>
 8009b42:	3408      	adds	r4, #8
 8009b44:	9908      	ldr	r1, [sp, #32]
 8009b46:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009b48:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b4a:	430a      	orrs	r2, r1
 8009b4c:	f008 0101 	and.w	r1, r8, #1
 8009b50:	430a      	orrs	r2, r1
 8009b52:	f43f acce 	beq.w	80094f2 <_vfprintf_r+0x836>
 8009b56:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009b58:	6022      	str	r2, [r4, #0]
 8009b5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b5c:	4413      	add	r3, r2
 8009b5e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009b60:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b62:	6062      	str	r2, [r4, #4]
 8009b64:	3301      	adds	r3, #1
 8009b66:	2b07      	cmp	r3, #7
 8009b68:	9327      	str	r3, [sp, #156]	; 0x9c
 8009b6a:	dc31      	bgt.n	8009bd0 <_vfprintf_r+0xf14>
 8009b6c:	3408      	adds	r4, #8
 8009b6e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009b70:	2d00      	cmp	r5, #0
 8009b72:	da1a      	bge.n	8009baa <_vfprintf_r+0xeee>
 8009b74:	4623      	mov	r3, r4
 8009b76:	4e26      	ldr	r6, [pc, #152]	; (8009c10 <_vfprintf_r+0xf54>)
 8009b78:	426d      	negs	r5, r5
 8009b7a:	2d10      	cmp	r5, #16
 8009b7c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8009b80:	f104 0408 	add.w	r4, r4, #8
 8009b84:	f102 0201 	add.w	r2, r2, #1
 8009b88:	601e      	str	r6, [r3, #0]
 8009b8a:	dc2b      	bgt.n	8009be4 <_vfprintf_r+0xf28>
 8009b8c:	605d      	str	r5, [r3, #4]
 8009b8e:	2a07      	cmp	r2, #7
 8009b90:	440d      	add	r5, r1
 8009b92:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8009b96:	dd08      	ble.n	8009baa <_vfprintf_r+0xeee>
 8009b98:	4651      	mov	r1, sl
 8009b9a:	4658      	mov	r0, fp
 8009b9c:	aa26      	add	r2, sp, #152	; 0x98
 8009b9e:	f002 fc36 	bl	800c40e <__sprint_r>
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	f040 8240 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009ba8:	ac29      	add	r4, sp, #164	; 0xa4
 8009baa:	9b08      	ldr	r3, [sp, #32]
 8009bac:	9a08      	ldr	r2, [sp, #32]
 8009bae:	6063      	str	r3, [r4, #4]
 8009bb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bb2:	f8c4 9000 	str.w	r9, [r4]
 8009bb6:	4413      	add	r3, r2
 8009bb8:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bba:	e493      	b.n	80094e4 <_vfprintf_r+0x828>
 8009bbc:	4651      	mov	r1, sl
 8009bbe:	4658      	mov	r0, fp
 8009bc0:	aa26      	add	r2, sp, #152	; 0x98
 8009bc2:	f002 fc24 	bl	800c40e <__sprint_r>
 8009bc6:	2800      	cmp	r0, #0
 8009bc8:	f040 822e 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009bcc:	ac29      	add	r4, sp, #164	; 0xa4
 8009bce:	e7b9      	b.n	8009b44 <_vfprintf_r+0xe88>
 8009bd0:	4651      	mov	r1, sl
 8009bd2:	4658      	mov	r0, fp
 8009bd4:	aa26      	add	r2, sp, #152	; 0x98
 8009bd6:	f002 fc1a 	bl	800c40e <__sprint_r>
 8009bda:	2800      	cmp	r0, #0
 8009bdc:	f040 8224 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009be0:	ac29      	add	r4, sp, #164	; 0xa4
 8009be2:	e7c4      	b.n	8009b6e <_vfprintf_r+0xeb2>
 8009be4:	2010      	movs	r0, #16
 8009be6:	2a07      	cmp	r2, #7
 8009be8:	4401      	add	r1, r0
 8009bea:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8009bee:	6058      	str	r0, [r3, #4]
 8009bf0:	dd08      	ble.n	8009c04 <_vfprintf_r+0xf48>
 8009bf2:	4651      	mov	r1, sl
 8009bf4:	4658      	mov	r0, fp
 8009bf6:	aa26      	add	r2, sp, #152	; 0x98
 8009bf8:	f002 fc09 	bl	800c40e <__sprint_r>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	f040 8213 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009c02:	ac29      	add	r4, sp, #164	; 0xa4
 8009c04:	4623      	mov	r3, r4
 8009c06:	3d10      	subs	r5, #16
 8009c08:	e7b7      	b.n	8009b7a <_vfprintf_r+0xebe>
 8009c0a:	bf00      	nop
 8009c0c:	0800fbc2 	.word	0x0800fbc2
 8009c10:	0800fbf4 	.word	0x0800fbf4
 8009c14:	9b08      	ldr	r3, [sp, #32]
 8009c16:	42ab      	cmp	r3, r5
 8009c18:	bfa8      	it	ge
 8009c1a:	462b      	movge	r3, r5
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	9307      	str	r3, [sp, #28]
 8009c20:	dd0a      	ble.n	8009c38 <_vfprintf_r+0xf7c>
 8009c22:	441e      	add	r6, r3
 8009c24:	e9c4 9300 	strd	r9, r3, [r4]
 8009c28:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009c2a:	9628      	str	r6, [sp, #160]	; 0xa0
 8009c2c:	3301      	adds	r3, #1
 8009c2e:	2b07      	cmp	r3, #7
 8009c30:	9327      	str	r3, [sp, #156]	; 0x9c
 8009c32:	f300 8088 	bgt.w	8009d46 <_vfprintf_r+0x108a>
 8009c36:	3408      	adds	r4, #8
 8009c38:	9b07      	ldr	r3, [sp, #28]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	bfb4      	ite	lt
 8009c3e:	462e      	movlt	r6, r5
 8009c40:	1aee      	subge	r6, r5, r3
 8009c42:	2e00      	cmp	r6, #0
 8009c44:	dd19      	ble.n	8009c7a <_vfprintf_r+0xfbe>
 8009c46:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c4a:	4898      	ldr	r0, [pc, #608]	; (8009eac <_vfprintf_r+0x11f0>)
 8009c4c:	2e10      	cmp	r6, #16
 8009c4e:	f103 0301 	add.w	r3, r3, #1
 8009c52:	f104 0108 	add.w	r1, r4, #8
 8009c56:	6020      	str	r0, [r4, #0]
 8009c58:	dc7f      	bgt.n	8009d5a <_vfprintf_r+0x109e>
 8009c5a:	6066      	str	r6, [r4, #4]
 8009c5c:	2b07      	cmp	r3, #7
 8009c5e:	4416      	add	r6, r2
 8009c60:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009c64:	f340 808c 	ble.w	8009d80 <_vfprintf_r+0x10c4>
 8009c68:	4651      	mov	r1, sl
 8009c6a:	4658      	mov	r0, fp
 8009c6c:	aa26      	add	r2, sp, #152	; 0x98
 8009c6e:	f002 fbce 	bl	800c40e <__sprint_r>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	f040 81d8 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009c78:	ac29      	add	r4, sp, #164	; 0xa4
 8009c7a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8009c7e:	444d      	add	r5, r9
 8009c80:	d00a      	beq.n	8009c98 <_vfprintf_r+0xfdc>
 8009c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d17d      	bne.n	8009d84 <_vfprintf_r+0x10c8>
 8009c88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d17d      	bne.n	8009d8a <_vfprintf_r+0x10ce>
 8009c8e:	9b08      	ldr	r3, [sp, #32]
 8009c90:	444b      	add	r3, r9
 8009c92:	429d      	cmp	r5, r3
 8009c94:	bf28      	it	cs
 8009c96:	461d      	movcs	r5, r3
 8009c98:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c9a:	9a08      	ldr	r2, [sp, #32]
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	db02      	blt.n	8009ca6 <_vfprintf_r+0xfea>
 8009ca0:	f018 0f01 	tst.w	r8, #1
 8009ca4:	d00e      	beq.n	8009cc4 <_vfprintf_r+0x1008>
 8009ca6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009ca8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009caa:	6023      	str	r3, [r4, #0]
 8009cac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009cae:	6063      	str	r3, [r4, #4]
 8009cb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009cb2:	4413      	add	r3, r2
 8009cb4:	9328      	str	r3, [sp, #160]	; 0xa0
 8009cb6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009cb8:	3301      	adds	r3, #1
 8009cba:	2b07      	cmp	r3, #7
 8009cbc:	9327      	str	r3, [sp, #156]	; 0x9c
 8009cbe:	f300 80e0 	bgt.w	8009e82 <_vfprintf_r+0x11c6>
 8009cc2:	3408      	adds	r4, #8
 8009cc4:	9b08      	ldr	r3, [sp, #32]
 8009cc6:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8009cc8:	eb09 0203 	add.w	r2, r9, r3
 8009ccc:	1b9e      	subs	r6, r3, r6
 8009cce:	1b52      	subs	r2, r2, r5
 8009cd0:	4296      	cmp	r6, r2
 8009cd2:	bfa8      	it	ge
 8009cd4:	4616      	movge	r6, r2
 8009cd6:	2e00      	cmp	r6, #0
 8009cd8:	dd0b      	ble.n	8009cf2 <_vfprintf_r+0x1036>
 8009cda:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009cdc:	e9c4 5600 	strd	r5, r6, [r4]
 8009ce0:	4433      	add	r3, r6
 8009ce2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ce4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ce6:	3301      	adds	r3, #1
 8009ce8:	2b07      	cmp	r3, #7
 8009cea:	9327      	str	r3, [sp, #156]	; 0x9c
 8009cec:	f300 80d3 	bgt.w	8009e96 <_vfprintf_r+0x11da>
 8009cf0:	3408      	adds	r4, #8
 8009cf2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009cf4:	9b08      	ldr	r3, [sp, #32]
 8009cf6:	2e00      	cmp	r6, #0
 8009cf8:	eba3 0505 	sub.w	r5, r3, r5
 8009cfc:	bfa8      	it	ge
 8009cfe:	1bad      	subge	r5, r5, r6
 8009d00:	2d00      	cmp	r5, #0
 8009d02:	f77f abf6 	ble.w	80094f2 <_vfprintf_r+0x836>
 8009d06:	f04f 0910 	mov.w	r9, #16
 8009d0a:	4e68      	ldr	r6, [pc, #416]	; (8009eac <_vfprintf_r+0x11f0>)
 8009d0c:	2d10      	cmp	r5, #16
 8009d0e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009d12:	f104 0108 	add.w	r1, r4, #8
 8009d16:	f103 0301 	add.w	r3, r3, #1
 8009d1a:	6026      	str	r6, [r4, #0]
 8009d1c:	f77f aecb 	ble.w	8009ab6 <_vfprintf_r+0xdfa>
 8009d20:	3210      	adds	r2, #16
 8009d22:	2b07      	cmp	r3, #7
 8009d24:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009d28:	f8c4 9004 	str.w	r9, [r4, #4]
 8009d2c:	dd08      	ble.n	8009d40 <_vfprintf_r+0x1084>
 8009d2e:	4651      	mov	r1, sl
 8009d30:	4658      	mov	r0, fp
 8009d32:	aa26      	add	r2, sp, #152	; 0x98
 8009d34:	f002 fb6b 	bl	800c40e <__sprint_r>
 8009d38:	2800      	cmp	r0, #0
 8009d3a:	f040 8175 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009d3e:	a929      	add	r1, sp, #164	; 0xa4
 8009d40:	460c      	mov	r4, r1
 8009d42:	3d10      	subs	r5, #16
 8009d44:	e7e2      	b.n	8009d0c <_vfprintf_r+0x1050>
 8009d46:	4651      	mov	r1, sl
 8009d48:	4658      	mov	r0, fp
 8009d4a:	aa26      	add	r2, sp, #152	; 0x98
 8009d4c:	f002 fb5f 	bl	800c40e <__sprint_r>
 8009d50:	2800      	cmp	r0, #0
 8009d52:	f040 8169 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009d56:	ac29      	add	r4, sp, #164	; 0xa4
 8009d58:	e76e      	b.n	8009c38 <_vfprintf_r+0xf7c>
 8009d5a:	2010      	movs	r0, #16
 8009d5c:	2b07      	cmp	r3, #7
 8009d5e:	4402      	add	r2, r0
 8009d60:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009d64:	6060      	str	r0, [r4, #4]
 8009d66:	dd08      	ble.n	8009d7a <_vfprintf_r+0x10be>
 8009d68:	4651      	mov	r1, sl
 8009d6a:	4658      	mov	r0, fp
 8009d6c:	aa26      	add	r2, sp, #152	; 0x98
 8009d6e:	f002 fb4e 	bl	800c40e <__sprint_r>
 8009d72:	2800      	cmp	r0, #0
 8009d74:	f040 8158 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009d78:	a929      	add	r1, sp, #164	; 0xa4
 8009d7a:	460c      	mov	r4, r1
 8009d7c:	3e10      	subs	r6, #16
 8009d7e:	e762      	b.n	8009c46 <_vfprintf_r+0xf8a>
 8009d80:	460c      	mov	r4, r1
 8009d82:	e77a      	b.n	8009c7a <_vfprintf_r+0xfbe>
 8009d84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d04b      	beq.n	8009e22 <_vfprintf_r+0x1166>
 8009d8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d8c:	3b01      	subs	r3, #1
 8009d8e:	930c      	str	r3, [sp, #48]	; 0x30
 8009d90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009d92:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009d94:	6023      	str	r3, [r4, #0]
 8009d96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009d98:	6063      	str	r3, [r4, #4]
 8009d9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009d9c:	4413      	add	r3, r2
 8009d9e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009da0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009da2:	3301      	adds	r3, #1
 8009da4:	2b07      	cmp	r3, #7
 8009da6:	9327      	str	r3, [sp, #156]	; 0x9c
 8009da8:	dc42      	bgt.n	8009e30 <_vfprintf_r+0x1174>
 8009daa:	3408      	adds	r4, #8
 8009dac:	9b08      	ldr	r3, [sp, #32]
 8009dae:	444b      	add	r3, r9
 8009db0:	1b5a      	subs	r2, r3, r5
 8009db2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	4293      	cmp	r3, r2
 8009db8:	bfa8      	it	ge
 8009dba:	4613      	movge	r3, r2
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	461e      	mov	r6, r3
 8009dc0:	dd0a      	ble.n	8009dd8 <_vfprintf_r+0x111c>
 8009dc2:	e9c4 5300 	strd	r5, r3, [r4]
 8009dc6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009dc8:	4433      	add	r3, r6
 8009dca:	9328      	str	r3, [sp, #160]	; 0xa0
 8009dcc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009dce:	3301      	adds	r3, #1
 8009dd0:	2b07      	cmp	r3, #7
 8009dd2:	9327      	str	r3, [sp, #156]	; 0x9c
 8009dd4:	dc36      	bgt.n	8009e44 <_vfprintf_r+0x1188>
 8009dd6:	3408      	adds	r4, #8
 8009dd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009dda:	2e00      	cmp	r6, #0
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	bfb4      	ite	lt
 8009de0:	461e      	movlt	r6, r3
 8009de2:	1b9e      	subge	r6, r3, r6
 8009de4:	2e00      	cmp	r6, #0
 8009de6:	dd18      	ble.n	8009e1a <_vfprintf_r+0x115e>
 8009de8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8009dec:	482f      	ldr	r0, [pc, #188]	; (8009eac <_vfprintf_r+0x11f0>)
 8009dee:	2e10      	cmp	r6, #16
 8009df0:	f102 0201 	add.w	r2, r2, #1
 8009df4:	f104 0108 	add.w	r1, r4, #8
 8009df8:	6020      	str	r0, [r4, #0]
 8009dfa:	dc2d      	bgt.n	8009e58 <_vfprintf_r+0x119c>
 8009dfc:	4433      	add	r3, r6
 8009dfe:	2a07      	cmp	r2, #7
 8009e00:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009e04:	6066      	str	r6, [r4, #4]
 8009e06:	dd3a      	ble.n	8009e7e <_vfprintf_r+0x11c2>
 8009e08:	4651      	mov	r1, sl
 8009e0a:	4658      	mov	r0, fp
 8009e0c:	aa26      	add	r2, sp, #152	; 0x98
 8009e0e:	f002 fafe 	bl	800c40e <__sprint_r>
 8009e12:	2800      	cmp	r0, #0
 8009e14:	f040 8108 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009e18:	ac29      	add	r4, sp, #164	; 0xa4
 8009e1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	441d      	add	r5, r3
 8009e20:	e72f      	b.n	8009c82 <_vfprintf_r+0xfc6>
 8009e22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e24:	3b01      	subs	r3, #1
 8009e26:	930e      	str	r3, [sp, #56]	; 0x38
 8009e28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e2a:	3b01      	subs	r3, #1
 8009e2c:	930d      	str	r3, [sp, #52]	; 0x34
 8009e2e:	e7af      	b.n	8009d90 <_vfprintf_r+0x10d4>
 8009e30:	4651      	mov	r1, sl
 8009e32:	4658      	mov	r0, fp
 8009e34:	aa26      	add	r2, sp, #152	; 0x98
 8009e36:	f002 faea 	bl	800c40e <__sprint_r>
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	f040 80f4 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009e40:	ac29      	add	r4, sp, #164	; 0xa4
 8009e42:	e7b3      	b.n	8009dac <_vfprintf_r+0x10f0>
 8009e44:	4651      	mov	r1, sl
 8009e46:	4658      	mov	r0, fp
 8009e48:	aa26      	add	r2, sp, #152	; 0x98
 8009e4a:	f002 fae0 	bl	800c40e <__sprint_r>
 8009e4e:	2800      	cmp	r0, #0
 8009e50:	f040 80ea 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009e54:	ac29      	add	r4, sp, #164	; 0xa4
 8009e56:	e7bf      	b.n	8009dd8 <_vfprintf_r+0x111c>
 8009e58:	2010      	movs	r0, #16
 8009e5a:	2a07      	cmp	r2, #7
 8009e5c:	4403      	add	r3, r0
 8009e5e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009e62:	6060      	str	r0, [r4, #4]
 8009e64:	dd08      	ble.n	8009e78 <_vfprintf_r+0x11bc>
 8009e66:	4651      	mov	r1, sl
 8009e68:	4658      	mov	r0, fp
 8009e6a:	aa26      	add	r2, sp, #152	; 0x98
 8009e6c:	f002 facf 	bl	800c40e <__sprint_r>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	f040 80d9 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009e76:	a929      	add	r1, sp, #164	; 0xa4
 8009e78:	460c      	mov	r4, r1
 8009e7a:	3e10      	subs	r6, #16
 8009e7c:	e7b4      	b.n	8009de8 <_vfprintf_r+0x112c>
 8009e7e:	460c      	mov	r4, r1
 8009e80:	e7cb      	b.n	8009e1a <_vfprintf_r+0x115e>
 8009e82:	4651      	mov	r1, sl
 8009e84:	4658      	mov	r0, fp
 8009e86:	aa26      	add	r2, sp, #152	; 0x98
 8009e88:	f002 fac1 	bl	800c40e <__sprint_r>
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	f040 80cb 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009e92:	ac29      	add	r4, sp, #164	; 0xa4
 8009e94:	e716      	b.n	8009cc4 <_vfprintf_r+0x1008>
 8009e96:	4651      	mov	r1, sl
 8009e98:	4658      	mov	r0, fp
 8009e9a:	aa26      	add	r2, sp, #152	; 0x98
 8009e9c:	f002 fab7 	bl	800c40e <__sprint_r>
 8009ea0:	2800      	cmp	r0, #0
 8009ea2:	f040 80c1 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009ea6:	ac29      	add	r4, sp, #164	; 0xa4
 8009ea8:	e723      	b.n	8009cf2 <_vfprintf_r+0x1036>
 8009eaa:	bf00      	nop
 8009eac:	0800fbf4 	.word	0x0800fbf4
 8009eb0:	9a08      	ldr	r2, [sp, #32]
 8009eb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009eb4:	2a01      	cmp	r2, #1
 8009eb6:	f106 0601 	add.w	r6, r6, #1
 8009eba:	f103 0301 	add.w	r3, r3, #1
 8009ebe:	f104 0508 	add.w	r5, r4, #8
 8009ec2:	dc03      	bgt.n	8009ecc <_vfprintf_r+0x1210>
 8009ec4:	f018 0f01 	tst.w	r8, #1
 8009ec8:	f000 8081 	beq.w	8009fce <_vfprintf_r+0x1312>
 8009ecc:	2201      	movs	r2, #1
 8009ece:	2b07      	cmp	r3, #7
 8009ed0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009ed4:	f8c4 9000 	str.w	r9, [r4]
 8009ed8:	6062      	str	r2, [r4, #4]
 8009eda:	dd08      	ble.n	8009eee <_vfprintf_r+0x1232>
 8009edc:	4651      	mov	r1, sl
 8009ede:	4658      	mov	r0, fp
 8009ee0:	aa26      	add	r2, sp, #152	; 0x98
 8009ee2:	f002 fa94 	bl	800c40e <__sprint_r>
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	f040 809e 	bne.w	800a028 <_vfprintf_r+0x136c>
 8009eec:	ad29      	add	r5, sp, #164	; 0xa4
 8009eee:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009ef0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ef2:	602b      	str	r3, [r5, #0]
 8009ef4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ef6:	606b      	str	r3, [r5, #4]
 8009ef8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009efa:	4413      	add	r3, r2
 8009efc:	9328      	str	r3, [sp, #160]	; 0xa0
 8009efe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009f00:	3301      	adds	r3, #1
 8009f02:	2b07      	cmp	r3, #7
 8009f04:	9327      	str	r3, [sp, #156]	; 0x9c
 8009f06:	dc32      	bgt.n	8009f6e <_vfprintf_r+0x12b2>
 8009f08:	3508      	adds	r5, #8
 8009f0a:	9b08      	ldr	r3, [sp, #32]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009f12:	1e5c      	subs	r4, r3, #1
 8009f14:	2300      	movs	r3, #0
 8009f16:	f7f6 fd47 	bl	80009a8 <__aeabi_dcmpeq>
 8009f1a:	2800      	cmp	r0, #0
 8009f1c:	d130      	bne.n	8009f80 <_vfprintf_r+0x12c4>
 8009f1e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009f20:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009f22:	9a08      	ldr	r2, [sp, #32]
 8009f24:	3101      	adds	r1, #1
 8009f26:	3b01      	subs	r3, #1
 8009f28:	f109 0001 	add.w	r0, r9, #1
 8009f2c:	4413      	add	r3, r2
 8009f2e:	2907      	cmp	r1, #7
 8009f30:	e9c5 0400 	strd	r0, r4, [r5]
 8009f34:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8009f38:	dd52      	ble.n	8009fe0 <_vfprintf_r+0x1324>
 8009f3a:	4651      	mov	r1, sl
 8009f3c:	4658      	mov	r0, fp
 8009f3e:	aa26      	add	r2, sp, #152	; 0x98
 8009f40:	f002 fa65 	bl	800c40e <__sprint_r>
 8009f44:	2800      	cmp	r0, #0
 8009f46:	d16f      	bne.n	800a028 <_vfprintf_r+0x136c>
 8009f48:	ad29      	add	r5, sp, #164	; 0xa4
 8009f4a:	ab22      	add	r3, sp, #136	; 0x88
 8009f4c:	602b      	str	r3, [r5, #0]
 8009f4e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009f50:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009f52:	606b      	str	r3, [r5, #4]
 8009f54:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009f56:	4413      	add	r3, r2
 8009f58:	9328      	str	r3, [sp, #160]	; 0xa0
 8009f5a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	2b07      	cmp	r3, #7
 8009f60:	9327      	str	r3, [sp, #156]	; 0x9c
 8009f62:	f73f adaf 	bgt.w	8009ac4 <_vfprintf_r+0xe08>
 8009f66:	f105 0408 	add.w	r4, r5, #8
 8009f6a:	f7ff bac2 	b.w	80094f2 <_vfprintf_r+0x836>
 8009f6e:	4651      	mov	r1, sl
 8009f70:	4658      	mov	r0, fp
 8009f72:	aa26      	add	r2, sp, #152	; 0x98
 8009f74:	f002 fa4b 	bl	800c40e <__sprint_r>
 8009f78:	2800      	cmp	r0, #0
 8009f7a:	d155      	bne.n	800a028 <_vfprintf_r+0x136c>
 8009f7c:	ad29      	add	r5, sp, #164	; 0xa4
 8009f7e:	e7c4      	b.n	8009f0a <_vfprintf_r+0x124e>
 8009f80:	2c00      	cmp	r4, #0
 8009f82:	dde2      	ble.n	8009f4a <_vfprintf_r+0x128e>
 8009f84:	f04f 0910 	mov.w	r9, #16
 8009f88:	4e5a      	ldr	r6, [pc, #360]	; (800a0f4 <_vfprintf_r+0x1438>)
 8009f8a:	2c10      	cmp	r4, #16
 8009f8c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009f90:	f105 0108 	add.w	r1, r5, #8
 8009f94:	f103 0301 	add.w	r3, r3, #1
 8009f98:	602e      	str	r6, [r5, #0]
 8009f9a:	dc07      	bgt.n	8009fac <_vfprintf_r+0x12f0>
 8009f9c:	606c      	str	r4, [r5, #4]
 8009f9e:	2b07      	cmp	r3, #7
 8009fa0:	4414      	add	r4, r2
 8009fa2:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009fa6:	dcc8      	bgt.n	8009f3a <_vfprintf_r+0x127e>
 8009fa8:	460d      	mov	r5, r1
 8009faa:	e7ce      	b.n	8009f4a <_vfprintf_r+0x128e>
 8009fac:	3210      	adds	r2, #16
 8009fae:	2b07      	cmp	r3, #7
 8009fb0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009fb4:	f8c5 9004 	str.w	r9, [r5, #4]
 8009fb8:	dd06      	ble.n	8009fc8 <_vfprintf_r+0x130c>
 8009fba:	4651      	mov	r1, sl
 8009fbc:	4658      	mov	r0, fp
 8009fbe:	aa26      	add	r2, sp, #152	; 0x98
 8009fc0:	f002 fa25 	bl	800c40e <__sprint_r>
 8009fc4:	bb80      	cbnz	r0, 800a028 <_vfprintf_r+0x136c>
 8009fc6:	a929      	add	r1, sp, #164	; 0xa4
 8009fc8:	460d      	mov	r5, r1
 8009fca:	3c10      	subs	r4, #16
 8009fcc:	e7dd      	b.n	8009f8a <_vfprintf_r+0x12ce>
 8009fce:	2201      	movs	r2, #1
 8009fd0:	2b07      	cmp	r3, #7
 8009fd2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009fd6:	f8c4 9000 	str.w	r9, [r4]
 8009fda:	6062      	str	r2, [r4, #4]
 8009fdc:	ddb5      	ble.n	8009f4a <_vfprintf_r+0x128e>
 8009fde:	e7ac      	b.n	8009f3a <_vfprintf_r+0x127e>
 8009fe0:	3508      	adds	r5, #8
 8009fe2:	e7b2      	b.n	8009f4a <_vfprintf_r+0x128e>
 8009fe4:	460c      	mov	r4, r1
 8009fe6:	f7ff ba84 	b.w	80094f2 <_vfprintf_r+0x836>
 8009fea:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009fee:	1a9d      	subs	r5, r3, r2
 8009ff0:	2d00      	cmp	r5, #0
 8009ff2:	f77f aa82 	ble.w	80094fa <_vfprintf_r+0x83e>
 8009ff6:	f04f 0810 	mov.w	r8, #16
 8009ffa:	4e3f      	ldr	r6, [pc, #252]	; (800a0f8 <_vfprintf_r+0x143c>)
 8009ffc:	2d10      	cmp	r5, #16
 8009ffe:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a002:	6026      	str	r6, [r4, #0]
 800a004:	f103 0301 	add.w	r3, r3, #1
 800a008:	dc17      	bgt.n	800a03a <_vfprintf_r+0x137e>
 800a00a:	6065      	str	r5, [r4, #4]
 800a00c:	2b07      	cmp	r3, #7
 800a00e:	4415      	add	r5, r2
 800a010:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a014:	f77f aa71 	ble.w	80094fa <_vfprintf_r+0x83e>
 800a018:	4651      	mov	r1, sl
 800a01a:	4658      	mov	r0, fp
 800a01c:	aa26      	add	r2, sp, #152	; 0x98
 800a01e:	f002 f9f6 	bl	800c40e <__sprint_r>
 800a022:	2800      	cmp	r0, #0
 800a024:	f43f aa69 	beq.w	80094fa <_vfprintf_r+0x83e>
 800a028:	2f00      	cmp	r7, #0
 800a02a:	f43f a884 	beq.w	8009136 <_vfprintf_r+0x47a>
 800a02e:	4639      	mov	r1, r7
 800a030:	4658      	mov	r0, fp
 800a032:	f001 f91d 	bl	800b270 <_free_r>
 800a036:	f7ff b87e 	b.w	8009136 <_vfprintf_r+0x47a>
 800a03a:	3210      	adds	r2, #16
 800a03c:	2b07      	cmp	r3, #7
 800a03e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a042:	f8c4 8004 	str.w	r8, [r4, #4]
 800a046:	dc02      	bgt.n	800a04e <_vfprintf_r+0x1392>
 800a048:	3408      	adds	r4, #8
 800a04a:	3d10      	subs	r5, #16
 800a04c:	e7d6      	b.n	8009ffc <_vfprintf_r+0x1340>
 800a04e:	4651      	mov	r1, sl
 800a050:	4658      	mov	r0, fp
 800a052:	aa26      	add	r2, sp, #152	; 0x98
 800a054:	f002 f9db 	bl	800c40e <__sprint_r>
 800a058:	2800      	cmp	r0, #0
 800a05a:	d1e5      	bne.n	800a028 <_vfprintf_r+0x136c>
 800a05c:	ac29      	add	r4, sp, #164	; 0xa4
 800a05e:	e7f4      	b.n	800a04a <_vfprintf_r+0x138e>
 800a060:	4639      	mov	r1, r7
 800a062:	4658      	mov	r0, fp
 800a064:	f001 f904 	bl	800b270 <_free_r>
 800a068:	f7ff ba5e 	b.w	8009528 <_vfprintf_r+0x86c>
 800a06c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a06e:	b91b      	cbnz	r3, 800a078 <_vfprintf_r+0x13bc>
 800a070:	2300      	movs	r3, #0
 800a072:	9327      	str	r3, [sp, #156]	; 0x9c
 800a074:	f7ff b85f 	b.w	8009136 <_vfprintf_r+0x47a>
 800a078:	4651      	mov	r1, sl
 800a07a:	4658      	mov	r0, fp
 800a07c:	aa26      	add	r2, sp, #152	; 0x98
 800a07e:	f002 f9c6 	bl	800c40e <__sprint_r>
 800a082:	2800      	cmp	r0, #0
 800a084:	d0f4      	beq.n	800a070 <_vfprintf_r+0x13b4>
 800a086:	f7ff b856 	b.w	8009136 <_vfprintf_r+0x47a>
 800a08a:	ea56 0207 	orrs.w	r2, r6, r7
 800a08e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800a092:	f43f ab6a 	beq.w	800976a <_vfprintf_r+0xaae>
 800a096:	2b01      	cmp	r3, #1
 800a098:	f43f abff 	beq.w	800989a <_vfprintf_r+0xbde>
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800a0a2:	f43f ac47 	beq.w	8009934 <_vfprintf_r+0xc78>
 800a0a6:	08f2      	lsrs	r2, r6, #3
 800a0a8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800a0ac:	08f8      	lsrs	r0, r7, #3
 800a0ae:	f006 0307 	and.w	r3, r6, #7
 800a0b2:	4607      	mov	r7, r0
 800a0b4:	4616      	mov	r6, r2
 800a0b6:	3330      	adds	r3, #48	; 0x30
 800a0b8:	ea56 0207 	orrs.w	r2, r6, r7
 800a0bc:	4649      	mov	r1, r9
 800a0be:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a0c2:	d1f0      	bne.n	800a0a6 <_vfprintf_r+0x13ea>
 800a0c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a0c6:	07d0      	lsls	r0, r2, #31
 800a0c8:	d506      	bpl.n	800a0d8 <_vfprintf_r+0x141c>
 800a0ca:	2b30      	cmp	r3, #48	; 0x30
 800a0cc:	d004      	beq.n	800a0d8 <_vfprintf_r+0x141c>
 800a0ce:	2330      	movs	r3, #48	; 0x30
 800a0d0:	f809 3c01 	strb.w	r3, [r9, #-1]
 800a0d4:	f1a1 0902 	sub.w	r9, r1, #2
 800a0d8:	2700      	movs	r7, #0
 800a0da:	ab52      	add	r3, sp, #328	; 0x148
 800a0dc:	eba3 0309 	sub.w	r3, r3, r9
 800a0e0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800a0e4:	9e07      	ldr	r6, [sp, #28]
 800a0e6:	9307      	str	r3, [sp, #28]
 800a0e8:	463d      	mov	r5, r7
 800a0ea:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800a0ee:	f7ff b942 	b.w	8009376 <_vfprintf_r+0x6ba>
 800a0f2:	bf00      	nop
 800a0f4:	0800fbf4 	.word	0x0800fbf4
 800a0f8:	0800fbe4 	.word	0x0800fbe4

0800a0fc <__sbprintf>:
 800a0fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0fe:	461f      	mov	r7, r3
 800a100:	898b      	ldrh	r3, [r1, #12]
 800a102:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800a106:	f023 0302 	bic.w	r3, r3, #2
 800a10a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a10e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a110:	4615      	mov	r5, r2
 800a112:	9319      	str	r3, [sp, #100]	; 0x64
 800a114:	89cb      	ldrh	r3, [r1, #14]
 800a116:	4606      	mov	r6, r0
 800a118:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a11c:	69cb      	ldr	r3, [r1, #28]
 800a11e:	a816      	add	r0, sp, #88	; 0x58
 800a120:	9307      	str	r3, [sp, #28]
 800a122:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800a124:	460c      	mov	r4, r1
 800a126:	9309      	str	r3, [sp, #36]	; 0x24
 800a128:	ab1a      	add	r3, sp, #104	; 0x68
 800a12a:	9300      	str	r3, [sp, #0]
 800a12c:	9304      	str	r3, [sp, #16]
 800a12e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a132:	9302      	str	r3, [sp, #8]
 800a134:	9305      	str	r3, [sp, #20]
 800a136:	2300      	movs	r3, #0
 800a138:	9306      	str	r3, [sp, #24]
 800a13a:	f001 facd 	bl	800b6d8 <__retarget_lock_init_recursive>
 800a13e:	462a      	mov	r2, r5
 800a140:	463b      	mov	r3, r7
 800a142:	4669      	mov	r1, sp
 800a144:	4630      	mov	r0, r6
 800a146:	f7fe fdb9 	bl	8008cbc <_vfprintf_r>
 800a14a:	1e05      	subs	r5, r0, #0
 800a14c:	db07      	blt.n	800a15e <__sbprintf+0x62>
 800a14e:	4669      	mov	r1, sp
 800a150:	4630      	mov	r0, r6
 800a152:	f000 ff91 	bl	800b078 <_fflush_r>
 800a156:	2800      	cmp	r0, #0
 800a158:	bf18      	it	ne
 800a15a:	f04f 35ff 	movne.w	r5, #4294967295
 800a15e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a162:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a164:	065b      	lsls	r3, r3, #25
 800a166:	bf42      	ittt	mi
 800a168:	89a3      	ldrhmi	r3, [r4, #12]
 800a16a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800a16e:	81a3      	strhmi	r3, [r4, #12]
 800a170:	f001 fab3 	bl	800b6da <__retarget_lock_close_recursive>
 800a174:	4628      	mov	r0, r5
 800a176:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800a17a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a17c <_vsnprintf_r>:
 800a17c:	b530      	push	{r4, r5, lr}
 800a17e:	1e14      	subs	r4, r2, #0
 800a180:	4605      	mov	r5, r0
 800a182:	b09b      	sub	sp, #108	; 0x6c
 800a184:	4618      	mov	r0, r3
 800a186:	da05      	bge.n	800a194 <_vsnprintf_r+0x18>
 800a188:	238b      	movs	r3, #139	; 0x8b
 800a18a:	f04f 30ff 	mov.w	r0, #4294967295
 800a18e:	602b      	str	r3, [r5, #0]
 800a190:	b01b      	add	sp, #108	; 0x6c
 800a192:	bd30      	pop	{r4, r5, pc}
 800a194:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a198:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a19c:	bf0c      	ite	eq
 800a19e:	4623      	moveq	r3, r4
 800a1a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a1a4:	9302      	str	r3, [sp, #8]
 800a1a6:	9305      	str	r3, [sp, #20]
 800a1a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	9100      	str	r1, [sp, #0]
 800a1b0:	9104      	str	r1, [sp, #16]
 800a1b2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a1b6:	4669      	mov	r1, sp
 800a1b8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a1ba:	4628      	mov	r0, r5
 800a1bc:	f7fd fb9a 	bl	80078f4 <_svfprintf_r>
 800a1c0:	1c43      	adds	r3, r0, #1
 800a1c2:	bfbc      	itt	lt
 800a1c4:	238b      	movlt	r3, #139	; 0x8b
 800a1c6:	602b      	strlt	r3, [r5, #0]
 800a1c8:	2c00      	cmp	r4, #0
 800a1ca:	d0e1      	beq.n	800a190 <_vsnprintf_r+0x14>
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	9b00      	ldr	r3, [sp, #0]
 800a1d0:	701a      	strb	r2, [r3, #0]
 800a1d2:	e7dd      	b.n	800a190 <_vsnprintf_r+0x14>

0800a1d4 <vsnprintf>:
 800a1d4:	b507      	push	{r0, r1, r2, lr}
 800a1d6:	9300      	str	r3, [sp, #0]
 800a1d8:	4613      	mov	r3, r2
 800a1da:	460a      	mov	r2, r1
 800a1dc:	4601      	mov	r1, r0
 800a1de:	4803      	ldr	r0, [pc, #12]	; (800a1ec <vsnprintf+0x18>)
 800a1e0:	6800      	ldr	r0, [r0, #0]
 800a1e2:	f7ff ffcb 	bl	800a17c <_vsnprintf_r>
 800a1e6:	b003      	add	sp, #12
 800a1e8:	f85d fb04 	ldr.w	pc, [sp], #4
 800a1ec:	20000038 	.word	0x20000038

0800a1f0 <__swsetup_r>:
 800a1f0:	b538      	push	{r3, r4, r5, lr}
 800a1f2:	4b2a      	ldr	r3, [pc, #168]	; (800a29c <__swsetup_r+0xac>)
 800a1f4:	4605      	mov	r5, r0
 800a1f6:	6818      	ldr	r0, [r3, #0]
 800a1f8:	460c      	mov	r4, r1
 800a1fa:	b118      	cbz	r0, 800a204 <__swsetup_r+0x14>
 800a1fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a1fe:	b90b      	cbnz	r3, 800a204 <__swsetup_r+0x14>
 800a200:	f000 ffa6 	bl	800b150 <__sinit>
 800a204:	89a3      	ldrh	r3, [r4, #12]
 800a206:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a20a:	0718      	lsls	r0, r3, #28
 800a20c:	d422      	bmi.n	800a254 <__swsetup_r+0x64>
 800a20e:	06d9      	lsls	r1, r3, #27
 800a210:	d407      	bmi.n	800a222 <__swsetup_r+0x32>
 800a212:	2309      	movs	r3, #9
 800a214:	602b      	str	r3, [r5, #0]
 800a216:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a21a:	f04f 30ff 	mov.w	r0, #4294967295
 800a21e:	81a3      	strh	r3, [r4, #12]
 800a220:	e034      	b.n	800a28c <__swsetup_r+0x9c>
 800a222:	0758      	lsls	r0, r3, #29
 800a224:	d512      	bpl.n	800a24c <__swsetup_r+0x5c>
 800a226:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a228:	b141      	cbz	r1, 800a23c <__swsetup_r+0x4c>
 800a22a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a22e:	4299      	cmp	r1, r3
 800a230:	d002      	beq.n	800a238 <__swsetup_r+0x48>
 800a232:	4628      	mov	r0, r5
 800a234:	f001 f81c 	bl	800b270 <_free_r>
 800a238:	2300      	movs	r3, #0
 800a23a:	6323      	str	r3, [r4, #48]	; 0x30
 800a23c:	89a3      	ldrh	r3, [r4, #12]
 800a23e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a242:	81a3      	strh	r3, [r4, #12]
 800a244:	2300      	movs	r3, #0
 800a246:	6063      	str	r3, [r4, #4]
 800a248:	6923      	ldr	r3, [r4, #16]
 800a24a:	6023      	str	r3, [r4, #0]
 800a24c:	89a3      	ldrh	r3, [r4, #12]
 800a24e:	f043 0308 	orr.w	r3, r3, #8
 800a252:	81a3      	strh	r3, [r4, #12]
 800a254:	6923      	ldr	r3, [r4, #16]
 800a256:	b94b      	cbnz	r3, 800a26c <__swsetup_r+0x7c>
 800a258:	89a3      	ldrh	r3, [r4, #12]
 800a25a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a25e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a262:	d003      	beq.n	800a26c <__swsetup_r+0x7c>
 800a264:	4621      	mov	r1, r4
 800a266:	4628      	mov	r0, r5
 800a268:	f001 fa66 	bl	800b738 <__smakebuf_r>
 800a26c:	89a0      	ldrh	r0, [r4, #12]
 800a26e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a272:	f010 0301 	ands.w	r3, r0, #1
 800a276:	d00a      	beq.n	800a28e <__swsetup_r+0x9e>
 800a278:	2300      	movs	r3, #0
 800a27a:	60a3      	str	r3, [r4, #8]
 800a27c:	6963      	ldr	r3, [r4, #20]
 800a27e:	425b      	negs	r3, r3
 800a280:	61a3      	str	r3, [r4, #24]
 800a282:	6923      	ldr	r3, [r4, #16]
 800a284:	b943      	cbnz	r3, 800a298 <__swsetup_r+0xa8>
 800a286:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a28a:	d1c4      	bne.n	800a216 <__swsetup_r+0x26>
 800a28c:	bd38      	pop	{r3, r4, r5, pc}
 800a28e:	0781      	lsls	r1, r0, #30
 800a290:	bf58      	it	pl
 800a292:	6963      	ldrpl	r3, [r4, #20]
 800a294:	60a3      	str	r3, [r4, #8]
 800a296:	e7f4      	b.n	800a282 <__swsetup_r+0x92>
 800a298:	2000      	movs	r0, #0
 800a29a:	e7f7      	b.n	800a28c <__swsetup_r+0x9c>
 800a29c:	20000038 	.word	0x20000038

0800a2a0 <register_fini>:
 800a2a0:	4b02      	ldr	r3, [pc, #8]	; (800a2ac <register_fini+0xc>)
 800a2a2:	b113      	cbz	r3, 800a2aa <register_fini+0xa>
 800a2a4:	4802      	ldr	r0, [pc, #8]	; (800a2b0 <register_fini+0x10>)
 800a2a6:	f000 b805 	b.w	800a2b4 <atexit>
 800a2aa:	4770      	bx	lr
 800a2ac:	00000000 	.word	0x00000000
 800a2b0:	0800b1a1 	.word	0x0800b1a1

0800a2b4 <atexit>:
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	4601      	mov	r1, r0
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f002 be02 	b.w	800cec4 <__register_exitproc>

0800a2c0 <quorem>:
 800a2c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c4:	6903      	ldr	r3, [r0, #16]
 800a2c6:	690c      	ldr	r4, [r1, #16]
 800a2c8:	4607      	mov	r7, r0
 800a2ca:	42a3      	cmp	r3, r4
 800a2cc:	f2c0 8083 	blt.w	800a3d6 <quorem+0x116>
 800a2d0:	3c01      	subs	r4, #1
 800a2d2:	f100 0514 	add.w	r5, r0, #20
 800a2d6:	f101 0814 	add.w	r8, r1, #20
 800a2da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2de:	9301      	str	r3, [sp, #4]
 800a2e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a2e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2e8:	3301      	adds	r3, #1
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	fbb2 f6f3 	udiv	r6, r2, r3
 800a2f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a2f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a2f8:	d332      	bcc.n	800a360 <quorem+0xa0>
 800a2fa:	f04f 0e00 	mov.w	lr, #0
 800a2fe:	4640      	mov	r0, r8
 800a300:	46ac      	mov	ip, r5
 800a302:	46f2      	mov	sl, lr
 800a304:	f850 2b04 	ldr.w	r2, [r0], #4
 800a308:	b293      	uxth	r3, r2
 800a30a:	fb06 e303 	mla	r3, r6, r3, lr
 800a30e:	0c12      	lsrs	r2, r2, #16
 800a310:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a314:	fb06 e202 	mla	r2, r6, r2, lr
 800a318:	b29b      	uxth	r3, r3
 800a31a:	ebaa 0303 	sub.w	r3, sl, r3
 800a31e:	f8dc a000 	ldr.w	sl, [ip]
 800a322:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a326:	fa1f fa8a 	uxth.w	sl, sl
 800a32a:	4453      	add	r3, sl
 800a32c:	fa1f fa82 	uxth.w	sl, r2
 800a330:	f8dc 2000 	ldr.w	r2, [ip]
 800a334:	4581      	cmp	r9, r0
 800a336:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a33a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a33e:	b29b      	uxth	r3, r3
 800a340:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a344:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a348:	f84c 3b04 	str.w	r3, [ip], #4
 800a34c:	d2da      	bcs.n	800a304 <quorem+0x44>
 800a34e:	f855 300b 	ldr.w	r3, [r5, fp]
 800a352:	b92b      	cbnz	r3, 800a360 <quorem+0xa0>
 800a354:	9b01      	ldr	r3, [sp, #4]
 800a356:	3b04      	subs	r3, #4
 800a358:	429d      	cmp	r5, r3
 800a35a:	461a      	mov	r2, r3
 800a35c:	d32f      	bcc.n	800a3be <quorem+0xfe>
 800a35e:	613c      	str	r4, [r7, #16]
 800a360:	4638      	mov	r0, r7
 800a362:	f001 fc9d 	bl	800bca0 <__mcmp>
 800a366:	2800      	cmp	r0, #0
 800a368:	db25      	blt.n	800a3b6 <quorem+0xf6>
 800a36a:	4628      	mov	r0, r5
 800a36c:	f04f 0c00 	mov.w	ip, #0
 800a370:	3601      	adds	r6, #1
 800a372:	f858 1b04 	ldr.w	r1, [r8], #4
 800a376:	f8d0 e000 	ldr.w	lr, [r0]
 800a37a:	b28b      	uxth	r3, r1
 800a37c:	ebac 0303 	sub.w	r3, ip, r3
 800a380:	fa1f f28e 	uxth.w	r2, lr
 800a384:	4413      	add	r3, r2
 800a386:	0c0a      	lsrs	r2, r1, #16
 800a388:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a38c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a390:	b29b      	uxth	r3, r3
 800a392:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a396:	45c1      	cmp	r9, r8
 800a398:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a39c:	f840 3b04 	str.w	r3, [r0], #4
 800a3a0:	d2e7      	bcs.n	800a372 <quorem+0xb2>
 800a3a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3aa:	b922      	cbnz	r2, 800a3b6 <quorem+0xf6>
 800a3ac:	3b04      	subs	r3, #4
 800a3ae:	429d      	cmp	r5, r3
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	d30a      	bcc.n	800a3ca <quorem+0x10a>
 800a3b4:	613c      	str	r4, [r7, #16]
 800a3b6:	4630      	mov	r0, r6
 800a3b8:	b003      	add	sp, #12
 800a3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3be:	6812      	ldr	r2, [r2, #0]
 800a3c0:	3b04      	subs	r3, #4
 800a3c2:	2a00      	cmp	r2, #0
 800a3c4:	d1cb      	bne.n	800a35e <quorem+0x9e>
 800a3c6:	3c01      	subs	r4, #1
 800a3c8:	e7c6      	b.n	800a358 <quorem+0x98>
 800a3ca:	6812      	ldr	r2, [r2, #0]
 800a3cc:	3b04      	subs	r3, #4
 800a3ce:	2a00      	cmp	r2, #0
 800a3d0:	d1f0      	bne.n	800a3b4 <quorem+0xf4>
 800a3d2:	3c01      	subs	r4, #1
 800a3d4:	e7eb      	b.n	800a3ae <quorem+0xee>
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	e7ee      	b.n	800a3b8 <quorem+0xf8>
 800a3da:	0000      	movs	r0, r0
 800a3dc:	0000      	movs	r0, r0
	...

0800a3e0 <_dtoa_r>:
 800a3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800a3e6:	b097      	sub	sp, #92	; 0x5c
 800a3e8:	4681      	mov	r9, r0
 800a3ea:	4614      	mov	r4, r2
 800a3ec:	461d      	mov	r5, r3
 800a3ee:	4692      	mov	sl, r2
 800a3f0:	469b      	mov	fp, r3
 800a3f2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800a3f4:	b149      	cbz	r1, 800a40a <_dtoa_r+0x2a>
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a3fa:	4093      	lsls	r3, r2
 800a3fc:	608b      	str	r3, [r1, #8]
 800a3fe:	604a      	str	r2, [r1, #4]
 800a400:	f001 fa47 	bl	800b892 <_Bfree>
 800a404:	2300      	movs	r3, #0
 800a406:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a40a:	1e2b      	subs	r3, r5, #0
 800a40c:	bfad      	iteet	ge
 800a40e:	2300      	movge	r3, #0
 800a410:	2201      	movlt	r2, #1
 800a412:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a416:	6033      	strge	r3, [r6, #0]
 800a418:	4ba3      	ldr	r3, [pc, #652]	; (800a6a8 <_dtoa_r+0x2c8>)
 800a41a:	bfb8      	it	lt
 800a41c:	6032      	strlt	r2, [r6, #0]
 800a41e:	ea33 030b 	bics.w	r3, r3, fp
 800a422:	f8cd b00c 	str.w	fp, [sp, #12]
 800a426:	d119      	bne.n	800a45c <_dtoa_r+0x7c>
 800a428:	f242 730f 	movw	r3, #9999	; 0x270f
 800a42c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a42e:	6013      	str	r3, [r2, #0]
 800a430:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a434:	4323      	orrs	r3, r4
 800a436:	f000 857b 	beq.w	800af30 <_dtoa_r+0xb50>
 800a43a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a43c:	b90b      	cbnz	r3, 800a442 <_dtoa_r+0x62>
 800a43e:	4b9b      	ldr	r3, [pc, #620]	; (800a6ac <_dtoa_r+0x2cc>)
 800a440:	e020      	b.n	800a484 <_dtoa_r+0xa4>
 800a442:	4b9a      	ldr	r3, [pc, #616]	; (800a6ac <_dtoa_r+0x2cc>)
 800a444:	9306      	str	r3, [sp, #24]
 800a446:	3303      	adds	r3, #3
 800a448:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a44a:	6013      	str	r3, [r2, #0]
 800a44c:	9806      	ldr	r0, [sp, #24]
 800a44e:	b017      	add	sp, #92	; 0x5c
 800a450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a454:	4b96      	ldr	r3, [pc, #600]	; (800a6b0 <_dtoa_r+0x2d0>)
 800a456:	9306      	str	r3, [sp, #24]
 800a458:	3308      	adds	r3, #8
 800a45a:	e7f5      	b.n	800a448 <_dtoa_r+0x68>
 800a45c:	2200      	movs	r2, #0
 800a45e:	2300      	movs	r3, #0
 800a460:	4650      	mov	r0, sl
 800a462:	4659      	mov	r1, fp
 800a464:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800a468:	f7f6 fa9e 	bl	80009a8 <__aeabi_dcmpeq>
 800a46c:	4607      	mov	r7, r0
 800a46e:	b158      	cbz	r0, 800a488 <_dtoa_r+0xa8>
 800a470:	2301      	movs	r3, #1
 800a472:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a474:	6013      	str	r3, [r2, #0]
 800a476:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a478:	2b00      	cmp	r3, #0
 800a47a:	f000 8556 	beq.w	800af2a <_dtoa_r+0xb4a>
 800a47e:	488d      	ldr	r0, [pc, #564]	; (800a6b4 <_dtoa_r+0x2d4>)
 800a480:	6018      	str	r0, [r3, #0]
 800a482:	1e43      	subs	r3, r0, #1
 800a484:	9306      	str	r3, [sp, #24]
 800a486:	e7e1      	b.n	800a44c <_dtoa_r+0x6c>
 800a488:	ab14      	add	r3, sp, #80	; 0x50
 800a48a:	9301      	str	r3, [sp, #4]
 800a48c:	ab15      	add	r3, sp, #84	; 0x54
 800a48e:	9300      	str	r3, [sp, #0]
 800a490:	4648      	mov	r0, r9
 800a492:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a496:	f001 fcaf 	bl	800bdf8 <__d2b>
 800a49a:	9b03      	ldr	r3, [sp, #12]
 800a49c:	4680      	mov	r8, r0
 800a49e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800a4a2:	2e00      	cmp	r6, #0
 800a4a4:	d07f      	beq.n	800a5a6 <_dtoa_r+0x1c6>
 800a4a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a4aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4ac:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800a4b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4b4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a4b8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a4bc:	9713      	str	r7, [sp, #76]	; 0x4c
 800a4be:	2200      	movs	r2, #0
 800a4c0:	4b7d      	ldr	r3, [pc, #500]	; (800a6b8 <_dtoa_r+0x2d8>)
 800a4c2:	f7f5 fe51 	bl	8000168 <__aeabi_dsub>
 800a4c6:	a372      	add	r3, pc, #456	; (adr r3, 800a690 <_dtoa_r+0x2b0>)
 800a4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4cc:	f7f6 f804 	bl	80004d8 <__aeabi_dmul>
 800a4d0:	a371      	add	r3, pc, #452	; (adr r3, 800a698 <_dtoa_r+0x2b8>)
 800a4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d6:	f7f5 fe49 	bl	800016c <__adddf3>
 800a4da:	4604      	mov	r4, r0
 800a4dc:	4630      	mov	r0, r6
 800a4de:	460d      	mov	r5, r1
 800a4e0:	f7f5 ff90 	bl	8000404 <__aeabi_i2d>
 800a4e4:	a36e      	add	r3, pc, #440	; (adr r3, 800a6a0 <_dtoa_r+0x2c0>)
 800a4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ea:	f7f5 fff5 	bl	80004d8 <__aeabi_dmul>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	4620      	mov	r0, r4
 800a4f4:	4629      	mov	r1, r5
 800a4f6:	f7f5 fe39 	bl	800016c <__adddf3>
 800a4fa:	4604      	mov	r4, r0
 800a4fc:	460d      	mov	r5, r1
 800a4fe:	f7f6 fa9b 	bl	8000a38 <__aeabi_d2iz>
 800a502:	2200      	movs	r2, #0
 800a504:	9003      	str	r0, [sp, #12]
 800a506:	2300      	movs	r3, #0
 800a508:	4620      	mov	r0, r4
 800a50a:	4629      	mov	r1, r5
 800a50c:	f7f6 fa56 	bl	80009bc <__aeabi_dcmplt>
 800a510:	b150      	cbz	r0, 800a528 <_dtoa_r+0x148>
 800a512:	9803      	ldr	r0, [sp, #12]
 800a514:	f7f5 ff76 	bl	8000404 <__aeabi_i2d>
 800a518:	4622      	mov	r2, r4
 800a51a:	462b      	mov	r3, r5
 800a51c:	f7f6 fa44 	bl	80009a8 <__aeabi_dcmpeq>
 800a520:	b910      	cbnz	r0, 800a528 <_dtoa_r+0x148>
 800a522:	9b03      	ldr	r3, [sp, #12]
 800a524:	3b01      	subs	r3, #1
 800a526:	9303      	str	r3, [sp, #12]
 800a528:	9b03      	ldr	r3, [sp, #12]
 800a52a:	2b16      	cmp	r3, #22
 800a52c:	d858      	bhi.n	800a5e0 <_dtoa_r+0x200>
 800a52e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a532:	9a03      	ldr	r2, [sp, #12]
 800a534:	4b61      	ldr	r3, [pc, #388]	; (800a6bc <_dtoa_r+0x2dc>)
 800a536:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53e:	f7f6 fa3d 	bl	80009bc <__aeabi_dcmplt>
 800a542:	2800      	cmp	r0, #0
 800a544:	d04e      	beq.n	800a5e4 <_dtoa_r+0x204>
 800a546:	9b03      	ldr	r3, [sp, #12]
 800a548:	3b01      	subs	r3, #1
 800a54a:	9303      	str	r3, [sp, #12]
 800a54c:	2300      	movs	r3, #0
 800a54e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a550:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a552:	1b9e      	subs	r6, r3, r6
 800a554:	1e73      	subs	r3, r6, #1
 800a556:	9309      	str	r3, [sp, #36]	; 0x24
 800a558:	bf49      	itett	mi
 800a55a:	f1c6 0301 	rsbmi	r3, r6, #1
 800a55e:	2300      	movpl	r3, #0
 800a560:	9308      	strmi	r3, [sp, #32]
 800a562:	2300      	movmi	r3, #0
 800a564:	bf54      	ite	pl
 800a566:	9308      	strpl	r3, [sp, #32]
 800a568:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a56a:	9b03      	ldr	r3, [sp, #12]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	db3b      	blt.n	800a5e8 <_dtoa_r+0x208>
 800a570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a572:	9a03      	ldr	r2, [sp, #12]
 800a574:	4413      	add	r3, r2
 800a576:	9309      	str	r3, [sp, #36]	; 0x24
 800a578:	2300      	movs	r3, #0
 800a57a:	920e      	str	r2, [sp, #56]	; 0x38
 800a57c:	930a      	str	r3, [sp, #40]	; 0x28
 800a57e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a580:	2b09      	cmp	r3, #9
 800a582:	d86b      	bhi.n	800a65c <_dtoa_r+0x27c>
 800a584:	2b05      	cmp	r3, #5
 800a586:	bfc4      	itt	gt
 800a588:	3b04      	subgt	r3, #4
 800a58a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800a58c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a58e:	bfc8      	it	gt
 800a590:	2400      	movgt	r4, #0
 800a592:	f1a3 0302 	sub.w	r3, r3, #2
 800a596:	bfd8      	it	le
 800a598:	2401      	movle	r4, #1
 800a59a:	2b03      	cmp	r3, #3
 800a59c:	d869      	bhi.n	800a672 <_dtoa_r+0x292>
 800a59e:	e8df f003 	tbb	[pc, r3]
 800a5a2:	392c      	.short	0x392c
 800a5a4:	5b37      	.short	0x5b37
 800a5a6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800a5aa:	441e      	add	r6, r3
 800a5ac:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800a5b0:	2b20      	cmp	r3, #32
 800a5b2:	dd10      	ble.n	800a5d6 <_dtoa_r+0x1f6>
 800a5b4:	9a03      	ldr	r2, [sp, #12]
 800a5b6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a5ba:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800a5be:	409a      	lsls	r2, r3
 800a5c0:	fa24 f000 	lsr.w	r0, r4, r0
 800a5c4:	4310      	orrs	r0, r2
 800a5c6:	f7f5 ff0d 	bl	80003e4 <__aeabi_ui2d>
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a5d0:	3e01      	subs	r6, #1
 800a5d2:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5d4:	e773      	b.n	800a4be <_dtoa_r+0xde>
 800a5d6:	f1c3 0320 	rsb	r3, r3, #32
 800a5da:	fa04 f003 	lsl.w	r0, r4, r3
 800a5de:	e7f2      	b.n	800a5c6 <_dtoa_r+0x1e6>
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e7b4      	b.n	800a54e <_dtoa_r+0x16e>
 800a5e4:	900f      	str	r0, [sp, #60]	; 0x3c
 800a5e6:	e7b3      	b.n	800a550 <_dtoa_r+0x170>
 800a5e8:	9b08      	ldr	r3, [sp, #32]
 800a5ea:	9a03      	ldr	r2, [sp, #12]
 800a5ec:	1a9b      	subs	r3, r3, r2
 800a5ee:	9308      	str	r3, [sp, #32]
 800a5f0:	4253      	negs	r3, r2
 800a5f2:	930a      	str	r3, [sp, #40]	; 0x28
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	930e      	str	r3, [sp, #56]	; 0x38
 800a5f8:	e7c1      	b.n	800a57e <_dtoa_r+0x19e>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a600:	2b00      	cmp	r3, #0
 800a602:	dc39      	bgt.n	800a678 <_dtoa_r+0x298>
 800a604:	2301      	movs	r3, #1
 800a606:	461a      	mov	r2, r3
 800a608:	9304      	str	r3, [sp, #16]
 800a60a:	9307      	str	r3, [sp, #28]
 800a60c:	9221      	str	r2, [sp, #132]	; 0x84
 800a60e:	e00c      	b.n	800a62a <_dtoa_r+0x24a>
 800a610:	2301      	movs	r3, #1
 800a612:	e7f3      	b.n	800a5fc <_dtoa_r+0x21c>
 800a614:	2300      	movs	r3, #0
 800a616:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a618:	930b      	str	r3, [sp, #44]	; 0x2c
 800a61a:	9b03      	ldr	r3, [sp, #12]
 800a61c:	4413      	add	r3, r2
 800a61e:	9304      	str	r3, [sp, #16]
 800a620:	3301      	adds	r3, #1
 800a622:	2b01      	cmp	r3, #1
 800a624:	9307      	str	r3, [sp, #28]
 800a626:	bfb8      	it	lt
 800a628:	2301      	movlt	r3, #1
 800a62a:	2200      	movs	r2, #0
 800a62c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800a630:	2204      	movs	r2, #4
 800a632:	f102 0014 	add.w	r0, r2, #20
 800a636:	4298      	cmp	r0, r3
 800a638:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800a63c:	d920      	bls.n	800a680 <_dtoa_r+0x2a0>
 800a63e:	4648      	mov	r0, r9
 800a640:	f001 f902 	bl	800b848 <_Balloc>
 800a644:	9006      	str	r0, [sp, #24]
 800a646:	2800      	cmp	r0, #0
 800a648:	d13e      	bne.n	800a6c8 <_dtoa_r+0x2e8>
 800a64a:	4602      	mov	r2, r0
 800a64c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a650:	4b1b      	ldr	r3, [pc, #108]	; (800a6c0 <_dtoa_r+0x2e0>)
 800a652:	481c      	ldr	r0, [pc, #112]	; (800a6c4 <_dtoa_r+0x2e4>)
 800a654:	f002 fc76 	bl	800cf44 <__assert_func>
 800a658:	2301      	movs	r3, #1
 800a65a:	e7dc      	b.n	800a616 <_dtoa_r+0x236>
 800a65c:	2401      	movs	r4, #1
 800a65e:	2300      	movs	r3, #0
 800a660:	940b      	str	r4, [sp, #44]	; 0x2c
 800a662:	9320      	str	r3, [sp, #128]	; 0x80
 800a664:	f04f 33ff 	mov.w	r3, #4294967295
 800a668:	2200      	movs	r2, #0
 800a66a:	9304      	str	r3, [sp, #16]
 800a66c:	9307      	str	r3, [sp, #28]
 800a66e:	2312      	movs	r3, #18
 800a670:	e7cc      	b.n	800a60c <_dtoa_r+0x22c>
 800a672:	2301      	movs	r3, #1
 800a674:	930b      	str	r3, [sp, #44]	; 0x2c
 800a676:	e7f5      	b.n	800a664 <_dtoa_r+0x284>
 800a678:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a67a:	9304      	str	r3, [sp, #16]
 800a67c:	9307      	str	r3, [sp, #28]
 800a67e:	e7d4      	b.n	800a62a <_dtoa_r+0x24a>
 800a680:	3101      	adds	r1, #1
 800a682:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800a686:	0052      	lsls	r2, r2, #1
 800a688:	e7d3      	b.n	800a632 <_dtoa_r+0x252>
 800a68a:	bf00      	nop
 800a68c:	f3af 8000 	nop.w
 800a690:	636f4361 	.word	0x636f4361
 800a694:	3fd287a7 	.word	0x3fd287a7
 800a698:	8b60c8b3 	.word	0x8b60c8b3
 800a69c:	3fc68a28 	.word	0x3fc68a28
 800a6a0:	509f79fb 	.word	0x509f79fb
 800a6a4:	3fd34413 	.word	0x3fd34413
 800a6a8:	7ff00000 	.word	0x7ff00000
 800a6ac:	0800fd05 	.word	0x0800fd05
 800a6b0:	0800fd09 	.word	0x0800fd09
 800a6b4:	0800fbc3 	.word	0x0800fbc3
 800a6b8:	3ff80000 	.word	0x3ff80000
 800a6bc:	0800fe18 	.word	0x0800fe18
 800a6c0:	0800fd12 	.word	0x0800fd12
 800a6c4:	0800fd23 	.word	0x0800fd23
 800a6c8:	9b06      	ldr	r3, [sp, #24]
 800a6ca:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a6ce:	9b07      	ldr	r3, [sp, #28]
 800a6d0:	2b0e      	cmp	r3, #14
 800a6d2:	f200 80a1 	bhi.w	800a818 <_dtoa_r+0x438>
 800a6d6:	2c00      	cmp	r4, #0
 800a6d8:	f000 809e 	beq.w	800a818 <_dtoa_r+0x438>
 800a6dc:	9b03      	ldr	r3, [sp, #12]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	dd34      	ble.n	800a74c <_dtoa_r+0x36c>
 800a6e2:	4a96      	ldr	r2, [pc, #600]	; (800a93c <_dtoa_r+0x55c>)
 800a6e4:	f003 030f 	and.w	r3, r3, #15
 800a6e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a6ec:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a6f0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a6f4:	9b03      	ldr	r3, [sp, #12]
 800a6f6:	05d8      	lsls	r0, r3, #23
 800a6f8:	ea4f 1523 	mov.w	r5, r3, asr #4
 800a6fc:	d516      	bpl.n	800a72c <_dtoa_r+0x34c>
 800a6fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a702:	4b8f      	ldr	r3, [pc, #572]	; (800a940 <_dtoa_r+0x560>)
 800a704:	2603      	movs	r6, #3
 800a706:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a70a:	f7f6 f80f 	bl	800072c <__aeabi_ddiv>
 800a70e:	4682      	mov	sl, r0
 800a710:	468b      	mov	fp, r1
 800a712:	f005 050f 	and.w	r5, r5, #15
 800a716:	4c8a      	ldr	r4, [pc, #552]	; (800a940 <_dtoa_r+0x560>)
 800a718:	b955      	cbnz	r5, 800a730 <_dtoa_r+0x350>
 800a71a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a71e:	4650      	mov	r0, sl
 800a720:	4659      	mov	r1, fp
 800a722:	f7f6 f803 	bl	800072c <__aeabi_ddiv>
 800a726:	4682      	mov	sl, r0
 800a728:	468b      	mov	fp, r1
 800a72a:	e028      	b.n	800a77e <_dtoa_r+0x39e>
 800a72c:	2602      	movs	r6, #2
 800a72e:	e7f2      	b.n	800a716 <_dtoa_r+0x336>
 800a730:	07e9      	lsls	r1, r5, #31
 800a732:	d508      	bpl.n	800a746 <_dtoa_r+0x366>
 800a734:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a738:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a73c:	f7f5 fecc 	bl	80004d8 <__aeabi_dmul>
 800a740:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a744:	3601      	adds	r6, #1
 800a746:	106d      	asrs	r5, r5, #1
 800a748:	3408      	adds	r4, #8
 800a74a:	e7e5      	b.n	800a718 <_dtoa_r+0x338>
 800a74c:	f000 809f 	beq.w	800a88e <_dtoa_r+0x4ae>
 800a750:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a754:	9b03      	ldr	r3, [sp, #12]
 800a756:	2602      	movs	r6, #2
 800a758:	425c      	negs	r4, r3
 800a75a:	4b78      	ldr	r3, [pc, #480]	; (800a93c <_dtoa_r+0x55c>)
 800a75c:	f004 020f 	and.w	r2, r4, #15
 800a760:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a768:	f7f5 feb6 	bl	80004d8 <__aeabi_dmul>
 800a76c:	2300      	movs	r3, #0
 800a76e:	4682      	mov	sl, r0
 800a770:	468b      	mov	fp, r1
 800a772:	4d73      	ldr	r5, [pc, #460]	; (800a940 <_dtoa_r+0x560>)
 800a774:	1124      	asrs	r4, r4, #4
 800a776:	2c00      	cmp	r4, #0
 800a778:	d17e      	bne.n	800a878 <_dtoa_r+0x498>
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d1d3      	bne.n	800a726 <_dtoa_r+0x346>
 800a77e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a780:	2b00      	cmp	r3, #0
 800a782:	f000 8086 	beq.w	800a892 <_dtoa_r+0x4b2>
 800a786:	2200      	movs	r2, #0
 800a788:	4650      	mov	r0, sl
 800a78a:	4659      	mov	r1, fp
 800a78c:	4b6d      	ldr	r3, [pc, #436]	; (800a944 <_dtoa_r+0x564>)
 800a78e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800a792:	f7f6 f913 	bl	80009bc <__aeabi_dcmplt>
 800a796:	2800      	cmp	r0, #0
 800a798:	d07b      	beq.n	800a892 <_dtoa_r+0x4b2>
 800a79a:	9b07      	ldr	r3, [sp, #28]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d078      	beq.n	800a892 <_dtoa_r+0x4b2>
 800a7a0:	9b04      	ldr	r3, [sp, #16]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	dd36      	ble.n	800a814 <_dtoa_r+0x434>
 800a7a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a7aa:	9b03      	ldr	r3, [sp, #12]
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	1e5d      	subs	r5, r3, #1
 800a7b0:	4b65      	ldr	r3, [pc, #404]	; (800a948 <_dtoa_r+0x568>)
 800a7b2:	f7f5 fe91 	bl	80004d8 <__aeabi_dmul>
 800a7b6:	4682      	mov	sl, r0
 800a7b8:	468b      	mov	fp, r1
 800a7ba:	9c04      	ldr	r4, [sp, #16]
 800a7bc:	3601      	adds	r6, #1
 800a7be:	4630      	mov	r0, r6
 800a7c0:	f7f5 fe20 	bl	8000404 <__aeabi_i2d>
 800a7c4:	4652      	mov	r2, sl
 800a7c6:	465b      	mov	r3, fp
 800a7c8:	f7f5 fe86 	bl	80004d8 <__aeabi_dmul>
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	4b5f      	ldr	r3, [pc, #380]	; (800a94c <_dtoa_r+0x56c>)
 800a7d0:	f7f5 fccc 	bl	800016c <__adddf3>
 800a7d4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a7d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a7dc:	9611      	str	r6, [sp, #68]	; 0x44
 800a7de:	2c00      	cmp	r4, #0
 800a7e0:	d15a      	bne.n	800a898 <_dtoa_r+0x4b8>
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	4650      	mov	r0, sl
 800a7e6:	4659      	mov	r1, fp
 800a7e8:	4b59      	ldr	r3, [pc, #356]	; (800a950 <_dtoa_r+0x570>)
 800a7ea:	f7f5 fcbd 	bl	8000168 <__aeabi_dsub>
 800a7ee:	4633      	mov	r3, r6
 800a7f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a7f2:	4682      	mov	sl, r0
 800a7f4:	468b      	mov	fp, r1
 800a7f6:	f7f6 f8ff 	bl	80009f8 <__aeabi_dcmpgt>
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	f040 828b 	bne.w	800ad16 <_dtoa_r+0x936>
 800a800:	4650      	mov	r0, sl
 800a802:	4659      	mov	r1, fp
 800a804:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a806:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a80a:	f7f6 f8d7 	bl	80009bc <__aeabi_dcmplt>
 800a80e:	2800      	cmp	r0, #0
 800a810:	f040 827f 	bne.w	800ad12 <_dtoa_r+0x932>
 800a814:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800a818:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	f2c0 814d 	blt.w	800aaba <_dtoa_r+0x6da>
 800a820:	9a03      	ldr	r2, [sp, #12]
 800a822:	2a0e      	cmp	r2, #14
 800a824:	f300 8149 	bgt.w	800aaba <_dtoa_r+0x6da>
 800a828:	4b44      	ldr	r3, [pc, #272]	; (800a93c <_dtoa_r+0x55c>)
 800a82a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a82e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a832:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a836:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f280 80d6 	bge.w	800a9ea <_dtoa_r+0x60a>
 800a83e:	9b07      	ldr	r3, [sp, #28]
 800a840:	2b00      	cmp	r3, #0
 800a842:	f300 80d2 	bgt.w	800a9ea <_dtoa_r+0x60a>
 800a846:	f040 8263 	bne.w	800ad10 <_dtoa_r+0x930>
 800a84a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a84e:	2200      	movs	r2, #0
 800a850:	4b3f      	ldr	r3, [pc, #252]	; (800a950 <_dtoa_r+0x570>)
 800a852:	f7f5 fe41 	bl	80004d8 <__aeabi_dmul>
 800a856:	4652      	mov	r2, sl
 800a858:	465b      	mov	r3, fp
 800a85a:	f7f6 f8c3 	bl	80009e4 <__aeabi_dcmpge>
 800a85e:	9c07      	ldr	r4, [sp, #28]
 800a860:	4625      	mov	r5, r4
 800a862:	2800      	cmp	r0, #0
 800a864:	f040 823c 	bne.w	800ace0 <_dtoa_r+0x900>
 800a868:	2331      	movs	r3, #49	; 0x31
 800a86a:	9e06      	ldr	r6, [sp, #24]
 800a86c:	f806 3b01 	strb.w	r3, [r6], #1
 800a870:	9b03      	ldr	r3, [sp, #12]
 800a872:	3301      	adds	r3, #1
 800a874:	9303      	str	r3, [sp, #12]
 800a876:	e237      	b.n	800ace8 <_dtoa_r+0x908>
 800a878:	07e2      	lsls	r2, r4, #31
 800a87a:	d505      	bpl.n	800a888 <_dtoa_r+0x4a8>
 800a87c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a880:	f7f5 fe2a 	bl	80004d8 <__aeabi_dmul>
 800a884:	2301      	movs	r3, #1
 800a886:	3601      	adds	r6, #1
 800a888:	1064      	asrs	r4, r4, #1
 800a88a:	3508      	adds	r5, #8
 800a88c:	e773      	b.n	800a776 <_dtoa_r+0x396>
 800a88e:	2602      	movs	r6, #2
 800a890:	e775      	b.n	800a77e <_dtoa_r+0x39e>
 800a892:	9d03      	ldr	r5, [sp, #12]
 800a894:	9c07      	ldr	r4, [sp, #28]
 800a896:	e792      	b.n	800a7be <_dtoa_r+0x3de>
 800a898:	9906      	ldr	r1, [sp, #24]
 800a89a:	4b28      	ldr	r3, [pc, #160]	; (800a93c <_dtoa_r+0x55c>)
 800a89c:	4421      	add	r1, r4
 800a89e:	9112      	str	r1, [sp, #72]	; 0x48
 800a8a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a8a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a8a6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a8aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a8ae:	2900      	cmp	r1, #0
 800a8b0:	d052      	beq.n	800a958 <_dtoa_r+0x578>
 800a8b2:	2000      	movs	r0, #0
 800a8b4:	4927      	ldr	r1, [pc, #156]	; (800a954 <_dtoa_r+0x574>)
 800a8b6:	f7f5 ff39 	bl	800072c <__aeabi_ddiv>
 800a8ba:	4632      	mov	r2, r6
 800a8bc:	463b      	mov	r3, r7
 800a8be:	f7f5 fc53 	bl	8000168 <__aeabi_dsub>
 800a8c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a8c6:	9e06      	ldr	r6, [sp, #24]
 800a8c8:	4659      	mov	r1, fp
 800a8ca:	4650      	mov	r0, sl
 800a8cc:	f7f6 f8b4 	bl	8000a38 <__aeabi_d2iz>
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	f7f5 fd97 	bl	8000404 <__aeabi_i2d>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	4650      	mov	r0, sl
 800a8dc:	4659      	mov	r1, fp
 800a8de:	f7f5 fc43 	bl	8000168 <__aeabi_dsub>
 800a8e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a8e6:	3430      	adds	r4, #48	; 0x30
 800a8e8:	f806 4b01 	strb.w	r4, [r6], #1
 800a8ec:	4682      	mov	sl, r0
 800a8ee:	468b      	mov	fp, r1
 800a8f0:	f7f6 f864 	bl	80009bc <__aeabi_dcmplt>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	d170      	bne.n	800a9da <_dtoa_r+0x5fa>
 800a8f8:	4652      	mov	r2, sl
 800a8fa:	465b      	mov	r3, fp
 800a8fc:	2000      	movs	r0, #0
 800a8fe:	4911      	ldr	r1, [pc, #68]	; (800a944 <_dtoa_r+0x564>)
 800a900:	f7f5 fc32 	bl	8000168 <__aeabi_dsub>
 800a904:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a908:	f7f6 f858 	bl	80009bc <__aeabi_dcmplt>
 800a90c:	2800      	cmp	r0, #0
 800a90e:	f040 80b6 	bne.w	800aa7e <_dtoa_r+0x69e>
 800a912:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a914:	429e      	cmp	r6, r3
 800a916:	f43f af7d 	beq.w	800a814 <_dtoa_r+0x434>
 800a91a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a91e:	2200      	movs	r2, #0
 800a920:	4b09      	ldr	r3, [pc, #36]	; (800a948 <_dtoa_r+0x568>)
 800a922:	f7f5 fdd9 	bl	80004d8 <__aeabi_dmul>
 800a926:	2200      	movs	r2, #0
 800a928:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a92c:	4b06      	ldr	r3, [pc, #24]	; (800a948 <_dtoa_r+0x568>)
 800a92e:	4650      	mov	r0, sl
 800a930:	4659      	mov	r1, fp
 800a932:	f7f5 fdd1 	bl	80004d8 <__aeabi_dmul>
 800a936:	4682      	mov	sl, r0
 800a938:	468b      	mov	fp, r1
 800a93a:	e7c5      	b.n	800a8c8 <_dtoa_r+0x4e8>
 800a93c:	0800fe18 	.word	0x0800fe18
 800a940:	0800fdf0 	.word	0x0800fdf0
 800a944:	3ff00000 	.word	0x3ff00000
 800a948:	40240000 	.word	0x40240000
 800a94c:	401c0000 	.word	0x401c0000
 800a950:	40140000 	.word	0x40140000
 800a954:	3fe00000 	.word	0x3fe00000
 800a958:	4630      	mov	r0, r6
 800a95a:	4639      	mov	r1, r7
 800a95c:	f7f5 fdbc 	bl	80004d8 <__aeabi_dmul>
 800a960:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a964:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a966:	9e06      	ldr	r6, [sp, #24]
 800a968:	4659      	mov	r1, fp
 800a96a:	4650      	mov	r0, sl
 800a96c:	f7f6 f864 	bl	8000a38 <__aeabi_d2iz>
 800a970:	4604      	mov	r4, r0
 800a972:	f7f5 fd47 	bl	8000404 <__aeabi_i2d>
 800a976:	4602      	mov	r2, r0
 800a978:	460b      	mov	r3, r1
 800a97a:	4650      	mov	r0, sl
 800a97c:	4659      	mov	r1, fp
 800a97e:	f7f5 fbf3 	bl	8000168 <__aeabi_dsub>
 800a982:	3430      	adds	r4, #48	; 0x30
 800a984:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a986:	f806 4b01 	strb.w	r4, [r6], #1
 800a98a:	429e      	cmp	r6, r3
 800a98c:	4682      	mov	sl, r0
 800a98e:	468b      	mov	fp, r1
 800a990:	f04f 0200 	mov.w	r2, #0
 800a994:	d123      	bne.n	800a9de <_dtoa_r+0x5fe>
 800a996:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a99a:	4bb2      	ldr	r3, [pc, #712]	; (800ac64 <_dtoa_r+0x884>)
 800a99c:	f7f5 fbe6 	bl	800016c <__adddf3>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	4650      	mov	r0, sl
 800a9a6:	4659      	mov	r1, fp
 800a9a8:	f7f6 f826 	bl	80009f8 <__aeabi_dcmpgt>
 800a9ac:	2800      	cmp	r0, #0
 800a9ae:	d166      	bne.n	800aa7e <_dtoa_r+0x69e>
 800a9b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a9b4:	2000      	movs	r0, #0
 800a9b6:	49ab      	ldr	r1, [pc, #684]	; (800ac64 <_dtoa_r+0x884>)
 800a9b8:	f7f5 fbd6 	bl	8000168 <__aeabi_dsub>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	460b      	mov	r3, r1
 800a9c0:	4650      	mov	r0, sl
 800a9c2:	4659      	mov	r1, fp
 800a9c4:	f7f5 fffa 	bl	80009bc <__aeabi_dcmplt>
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	f43f af23 	beq.w	800a814 <_dtoa_r+0x434>
 800a9ce:	463e      	mov	r6, r7
 800a9d0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a9d4:	3f01      	subs	r7, #1
 800a9d6:	2b30      	cmp	r3, #48	; 0x30
 800a9d8:	d0f9      	beq.n	800a9ce <_dtoa_r+0x5ee>
 800a9da:	9503      	str	r5, [sp, #12]
 800a9dc:	e03e      	b.n	800aa5c <_dtoa_r+0x67c>
 800a9de:	4ba2      	ldr	r3, [pc, #648]	; (800ac68 <_dtoa_r+0x888>)
 800a9e0:	f7f5 fd7a 	bl	80004d8 <__aeabi_dmul>
 800a9e4:	4682      	mov	sl, r0
 800a9e6:	468b      	mov	fp, r1
 800a9e8:	e7be      	b.n	800a968 <_dtoa_r+0x588>
 800a9ea:	4654      	mov	r4, sl
 800a9ec:	f04f 0a00 	mov.w	sl, #0
 800a9f0:	465d      	mov	r5, fp
 800a9f2:	9e06      	ldr	r6, [sp, #24]
 800a9f4:	f8df b270 	ldr.w	fp, [pc, #624]	; 800ac68 <_dtoa_r+0x888>
 800a9f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	4629      	mov	r1, r5
 800aa00:	f7f5 fe94 	bl	800072c <__aeabi_ddiv>
 800aa04:	f7f6 f818 	bl	8000a38 <__aeabi_d2iz>
 800aa08:	4607      	mov	r7, r0
 800aa0a:	f7f5 fcfb 	bl	8000404 <__aeabi_i2d>
 800aa0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa12:	f7f5 fd61 	bl	80004d8 <__aeabi_dmul>
 800aa16:	4602      	mov	r2, r0
 800aa18:	460b      	mov	r3, r1
 800aa1a:	4620      	mov	r0, r4
 800aa1c:	4629      	mov	r1, r5
 800aa1e:	f7f5 fba3 	bl	8000168 <__aeabi_dsub>
 800aa22:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800aa26:	f806 4b01 	strb.w	r4, [r6], #1
 800aa2a:	9c06      	ldr	r4, [sp, #24]
 800aa2c:	9d07      	ldr	r5, [sp, #28]
 800aa2e:	1b34      	subs	r4, r6, r4
 800aa30:	42a5      	cmp	r5, r4
 800aa32:	4602      	mov	r2, r0
 800aa34:	460b      	mov	r3, r1
 800aa36:	d133      	bne.n	800aaa0 <_dtoa_r+0x6c0>
 800aa38:	f7f5 fb98 	bl	800016c <__adddf3>
 800aa3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa40:	4604      	mov	r4, r0
 800aa42:	460d      	mov	r5, r1
 800aa44:	f7f5 ffd8 	bl	80009f8 <__aeabi_dcmpgt>
 800aa48:	b9c0      	cbnz	r0, 800aa7c <_dtoa_r+0x69c>
 800aa4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa4e:	4620      	mov	r0, r4
 800aa50:	4629      	mov	r1, r5
 800aa52:	f7f5 ffa9 	bl	80009a8 <__aeabi_dcmpeq>
 800aa56:	b108      	cbz	r0, 800aa5c <_dtoa_r+0x67c>
 800aa58:	07fb      	lsls	r3, r7, #31
 800aa5a:	d40f      	bmi.n	800aa7c <_dtoa_r+0x69c>
 800aa5c:	4648      	mov	r0, r9
 800aa5e:	4641      	mov	r1, r8
 800aa60:	f000 ff17 	bl	800b892 <_Bfree>
 800aa64:	2300      	movs	r3, #0
 800aa66:	9803      	ldr	r0, [sp, #12]
 800aa68:	7033      	strb	r3, [r6, #0]
 800aa6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	6018      	str	r0, [r3, #0]
 800aa70:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	f43f acea 	beq.w	800a44c <_dtoa_r+0x6c>
 800aa78:	601e      	str	r6, [r3, #0]
 800aa7a:	e4e7      	b.n	800a44c <_dtoa_r+0x6c>
 800aa7c:	9d03      	ldr	r5, [sp, #12]
 800aa7e:	4633      	mov	r3, r6
 800aa80:	461e      	mov	r6, r3
 800aa82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa86:	2a39      	cmp	r2, #57	; 0x39
 800aa88:	d106      	bne.n	800aa98 <_dtoa_r+0x6b8>
 800aa8a:	9a06      	ldr	r2, [sp, #24]
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	d1f7      	bne.n	800aa80 <_dtoa_r+0x6a0>
 800aa90:	2230      	movs	r2, #48	; 0x30
 800aa92:	9906      	ldr	r1, [sp, #24]
 800aa94:	3501      	adds	r5, #1
 800aa96:	700a      	strb	r2, [r1, #0]
 800aa98:	781a      	ldrb	r2, [r3, #0]
 800aa9a:	3201      	adds	r2, #1
 800aa9c:	701a      	strb	r2, [r3, #0]
 800aa9e:	e79c      	b.n	800a9da <_dtoa_r+0x5fa>
 800aaa0:	4652      	mov	r2, sl
 800aaa2:	465b      	mov	r3, fp
 800aaa4:	f7f5 fd18 	bl	80004d8 <__aeabi_dmul>
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	2300      	movs	r3, #0
 800aaac:	4604      	mov	r4, r0
 800aaae:	460d      	mov	r5, r1
 800aab0:	f7f5 ff7a 	bl	80009a8 <__aeabi_dcmpeq>
 800aab4:	2800      	cmp	r0, #0
 800aab6:	d09f      	beq.n	800a9f8 <_dtoa_r+0x618>
 800aab8:	e7d0      	b.n	800aa5c <_dtoa_r+0x67c>
 800aaba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aabc:	2a00      	cmp	r2, #0
 800aabe:	f000 80cb 	beq.w	800ac58 <_dtoa_r+0x878>
 800aac2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aac4:	2a01      	cmp	r2, #1
 800aac6:	f300 80ae 	bgt.w	800ac26 <_dtoa_r+0x846>
 800aaca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aacc:	2a00      	cmp	r2, #0
 800aace:	f000 80a6 	beq.w	800ac1e <_dtoa_r+0x83e>
 800aad2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aad6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800aad8:	9e08      	ldr	r6, [sp, #32]
 800aada:	9a08      	ldr	r2, [sp, #32]
 800aadc:	2101      	movs	r1, #1
 800aade:	441a      	add	r2, r3
 800aae0:	9208      	str	r2, [sp, #32]
 800aae2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aae4:	4648      	mov	r0, r9
 800aae6:	441a      	add	r2, r3
 800aae8:	9209      	str	r2, [sp, #36]	; 0x24
 800aaea:	f000 ff73 	bl	800b9d4 <__i2b>
 800aaee:	4605      	mov	r5, r0
 800aaf0:	2e00      	cmp	r6, #0
 800aaf2:	dd0c      	ble.n	800ab0e <_dtoa_r+0x72e>
 800aaf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	dd09      	ble.n	800ab0e <_dtoa_r+0x72e>
 800aafa:	42b3      	cmp	r3, r6
 800aafc:	bfa8      	it	ge
 800aafe:	4633      	movge	r3, r6
 800ab00:	9a08      	ldr	r2, [sp, #32]
 800ab02:	1af6      	subs	r6, r6, r3
 800ab04:	1ad2      	subs	r2, r2, r3
 800ab06:	9208      	str	r2, [sp, #32]
 800ab08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab0a:	1ad3      	subs	r3, r2, r3
 800ab0c:	9309      	str	r3, [sp, #36]	; 0x24
 800ab0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab10:	b1f3      	cbz	r3, 800ab50 <_dtoa_r+0x770>
 800ab12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	f000 80a3 	beq.w	800ac60 <_dtoa_r+0x880>
 800ab1a:	2c00      	cmp	r4, #0
 800ab1c:	dd10      	ble.n	800ab40 <_dtoa_r+0x760>
 800ab1e:	4629      	mov	r1, r5
 800ab20:	4622      	mov	r2, r4
 800ab22:	4648      	mov	r0, r9
 800ab24:	f001 f810 	bl	800bb48 <__pow5mult>
 800ab28:	4642      	mov	r2, r8
 800ab2a:	4601      	mov	r1, r0
 800ab2c:	4605      	mov	r5, r0
 800ab2e:	4648      	mov	r0, r9
 800ab30:	f000 ff66 	bl	800ba00 <__multiply>
 800ab34:	4607      	mov	r7, r0
 800ab36:	4641      	mov	r1, r8
 800ab38:	4648      	mov	r0, r9
 800ab3a:	f000 feaa 	bl	800b892 <_Bfree>
 800ab3e:	46b8      	mov	r8, r7
 800ab40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab42:	1b1a      	subs	r2, r3, r4
 800ab44:	d004      	beq.n	800ab50 <_dtoa_r+0x770>
 800ab46:	4641      	mov	r1, r8
 800ab48:	4648      	mov	r0, r9
 800ab4a:	f000 fffd 	bl	800bb48 <__pow5mult>
 800ab4e:	4680      	mov	r8, r0
 800ab50:	2101      	movs	r1, #1
 800ab52:	4648      	mov	r0, r9
 800ab54:	f000 ff3e 	bl	800b9d4 <__i2b>
 800ab58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab5a:	4604      	mov	r4, r0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	f340 8085 	ble.w	800ac6c <_dtoa_r+0x88c>
 800ab62:	461a      	mov	r2, r3
 800ab64:	4601      	mov	r1, r0
 800ab66:	4648      	mov	r0, r9
 800ab68:	f000 ffee 	bl	800bb48 <__pow5mult>
 800ab6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ab6e:	4604      	mov	r4, r0
 800ab70:	2b01      	cmp	r3, #1
 800ab72:	dd7e      	ble.n	800ac72 <_dtoa_r+0x892>
 800ab74:	2700      	movs	r7, #0
 800ab76:	6923      	ldr	r3, [r4, #16]
 800ab78:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab7c:	6918      	ldr	r0, [r3, #16]
 800ab7e:	f000 fedb 	bl	800b938 <__hi0bits>
 800ab82:	f1c0 0020 	rsb	r0, r0, #32
 800ab86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab88:	4418      	add	r0, r3
 800ab8a:	f010 001f 	ands.w	r0, r0, #31
 800ab8e:	f000 808e 	beq.w	800acae <_dtoa_r+0x8ce>
 800ab92:	f1c0 0320 	rsb	r3, r0, #32
 800ab96:	2b04      	cmp	r3, #4
 800ab98:	f340 8087 	ble.w	800acaa <_dtoa_r+0x8ca>
 800ab9c:	f1c0 001c 	rsb	r0, r0, #28
 800aba0:	9b08      	ldr	r3, [sp, #32]
 800aba2:	4406      	add	r6, r0
 800aba4:	4403      	add	r3, r0
 800aba6:	9308      	str	r3, [sp, #32]
 800aba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abaa:	4403      	add	r3, r0
 800abac:	9309      	str	r3, [sp, #36]	; 0x24
 800abae:	9b08      	ldr	r3, [sp, #32]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	dd05      	ble.n	800abc0 <_dtoa_r+0x7e0>
 800abb4:	4641      	mov	r1, r8
 800abb6:	461a      	mov	r2, r3
 800abb8:	4648      	mov	r0, r9
 800abba:	f001 f805 	bl	800bbc8 <__lshift>
 800abbe:	4680      	mov	r8, r0
 800abc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	dd05      	ble.n	800abd2 <_dtoa_r+0x7f2>
 800abc6:	4621      	mov	r1, r4
 800abc8:	461a      	mov	r2, r3
 800abca:	4648      	mov	r0, r9
 800abcc:	f000 fffc 	bl	800bbc8 <__lshift>
 800abd0:	4604      	mov	r4, r0
 800abd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d06c      	beq.n	800acb2 <_dtoa_r+0x8d2>
 800abd8:	4621      	mov	r1, r4
 800abda:	4640      	mov	r0, r8
 800abdc:	f001 f860 	bl	800bca0 <__mcmp>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	da66      	bge.n	800acb2 <_dtoa_r+0x8d2>
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	4641      	mov	r1, r8
 800abe8:	3b01      	subs	r3, #1
 800abea:	9303      	str	r3, [sp, #12]
 800abec:	220a      	movs	r2, #10
 800abee:	2300      	movs	r3, #0
 800abf0:	4648      	mov	r0, r9
 800abf2:	f000 fe57 	bl	800b8a4 <__multadd>
 800abf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abf8:	4680      	mov	r8, r0
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	f000 819f 	beq.w	800af3e <_dtoa_r+0xb5e>
 800ac00:	2300      	movs	r3, #0
 800ac02:	4629      	mov	r1, r5
 800ac04:	220a      	movs	r2, #10
 800ac06:	4648      	mov	r0, r9
 800ac08:	f000 fe4c 	bl	800b8a4 <__multadd>
 800ac0c:	9b04      	ldr	r3, [sp, #16]
 800ac0e:	4605      	mov	r5, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	f300 8089 	bgt.w	800ad28 <_dtoa_r+0x948>
 800ac16:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ac18:	2b02      	cmp	r3, #2
 800ac1a:	dc52      	bgt.n	800acc2 <_dtoa_r+0x8e2>
 800ac1c:	e084      	b.n	800ad28 <_dtoa_r+0x948>
 800ac1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac20:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ac24:	e757      	b.n	800aad6 <_dtoa_r+0x6f6>
 800ac26:	9b07      	ldr	r3, [sp, #28]
 800ac28:	1e5c      	subs	r4, r3, #1
 800ac2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac2c:	42a3      	cmp	r3, r4
 800ac2e:	bfb7      	itett	lt
 800ac30:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ac32:	1b1c      	subge	r4, r3, r4
 800ac34:	1ae2      	sublt	r2, r4, r3
 800ac36:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ac38:	bfbe      	ittt	lt
 800ac3a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800ac3c:	189b      	addlt	r3, r3, r2
 800ac3e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ac40:	9b07      	ldr	r3, [sp, #28]
 800ac42:	bfb8      	it	lt
 800ac44:	2400      	movlt	r4, #0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	bfb7      	itett	lt
 800ac4a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800ac4e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800ac52:	1a9e      	sublt	r6, r3, r2
 800ac54:	2300      	movlt	r3, #0
 800ac56:	e740      	b.n	800aada <_dtoa_r+0x6fa>
 800ac58:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ac5a:	9e08      	ldr	r6, [sp, #32]
 800ac5c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800ac5e:	e747      	b.n	800aaf0 <_dtoa_r+0x710>
 800ac60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac62:	e770      	b.n	800ab46 <_dtoa_r+0x766>
 800ac64:	3fe00000 	.word	0x3fe00000
 800ac68:	40240000 	.word	0x40240000
 800ac6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	dc17      	bgt.n	800aca2 <_dtoa_r+0x8c2>
 800ac72:	f1ba 0f00 	cmp.w	sl, #0
 800ac76:	d114      	bne.n	800aca2 <_dtoa_r+0x8c2>
 800ac78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac7c:	b99b      	cbnz	r3, 800aca6 <_dtoa_r+0x8c6>
 800ac7e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800ac82:	0d3f      	lsrs	r7, r7, #20
 800ac84:	053f      	lsls	r7, r7, #20
 800ac86:	b137      	cbz	r7, 800ac96 <_dtoa_r+0x8b6>
 800ac88:	2701      	movs	r7, #1
 800ac8a:	9b08      	ldr	r3, [sp, #32]
 800ac8c:	3301      	adds	r3, #1
 800ac8e:	9308      	str	r3, [sp, #32]
 800ac90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac92:	3301      	adds	r3, #1
 800ac94:	9309      	str	r3, [sp, #36]	; 0x24
 800ac96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	f47f af6c 	bne.w	800ab76 <_dtoa_r+0x796>
 800ac9e:	2001      	movs	r0, #1
 800aca0:	e771      	b.n	800ab86 <_dtoa_r+0x7a6>
 800aca2:	2700      	movs	r7, #0
 800aca4:	e7f7      	b.n	800ac96 <_dtoa_r+0x8b6>
 800aca6:	4657      	mov	r7, sl
 800aca8:	e7f5      	b.n	800ac96 <_dtoa_r+0x8b6>
 800acaa:	d080      	beq.n	800abae <_dtoa_r+0x7ce>
 800acac:	4618      	mov	r0, r3
 800acae:	301c      	adds	r0, #28
 800acb0:	e776      	b.n	800aba0 <_dtoa_r+0x7c0>
 800acb2:	9b07      	ldr	r3, [sp, #28]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	dc31      	bgt.n	800ad1c <_dtoa_r+0x93c>
 800acb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800acba:	2b02      	cmp	r3, #2
 800acbc:	dd2e      	ble.n	800ad1c <_dtoa_r+0x93c>
 800acbe:	9b07      	ldr	r3, [sp, #28]
 800acc0:	9304      	str	r3, [sp, #16]
 800acc2:	9b04      	ldr	r3, [sp, #16]
 800acc4:	b963      	cbnz	r3, 800ace0 <_dtoa_r+0x900>
 800acc6:	4621      	mov	r1, r4
 800acc8:	2205      	movs	r2, #5
 800acca:	4648      	mov	r0, r9
 800accc:	f000 fdea 	bl	800b8a4 <__multadd>
 800acd0:	4601      	mov	r1, r0
 800acd2:	4604      	mov	r4, r0
 800acd4:	4640      	mov	r0, r8
 800acd6:	f000 ffe3 	bl	800bca0 <__mcmp>
 800acda:	2800      	cmp	r0, #0
 800acdc:	f73f adc4 	bgt.w	800a868 <_dtoa_r+0x488>
 800ace0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ace2:	9e06      	ldr	r6, [sp, #24]
 800ace4:	43db      	mvns	r3, r3
 800ace6:	9303      	str	r3, [sp, #12]
 800ace8:	2700      	movs	r7, #0
 800acea:	4621      	mov	r1, r4
 800acec:	4648      	mov	r0, r9
 800acee:	f000 fdd0 	bl	800b892 <_Bfree>
 800acf2:	2d00      	cmp	r5, #0
 800acf4:	f43f aeb2 	beq.w	800aa5c <_dtoa_r+0x67c>
 800acf8:	b12f      	cbz	r7, 800ad06 <_dtoa_r+0x926>
 800acfa:	42af      	cmp	r7, r5
 800acfc:	d003      	beq.n	800ad06 <_dtoa_r+0x926>
 800acfe:	4639      	mov	r1, r7
 800ad00:	4648      	mov	r0, r9
 800ad02:	f000 fdc6 	bl	800b892 <_Bfree>
 800ad06:	4629      	mov	r1, r5
 800ad08:	4648      	mov	r0, r9
 800ad0a:	f000 fdc2 	bl	800b892 <_Bfree>
 800ad0e:	e6a5      	b.n	800aa5c <_dtoa_r+0x67c>
 800ad10:	2400      	movs	r4, #0
 800ad12:	4625      	mov	r5, r4
 800ad14:	e7e4      	b.n	800ace0 <_dtoa_r+0x900>
 800ad16:	9503      	str	r5, [sp, #12]
 800ad18:	4625      	mov	r5, r4
 800ad1a:	e5a5      	b.n	800a868 <_dtoa_r+0x488>
 800ad1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	f000 80c4 	beq.w	800aeac <_dtoa_r+0xacc>
 800ad24:	9b07      	ldr	r3, [sp, #28]
 800ad26:	9304      	str	r3, [sp, #16]
 800ad28:	2e00      	cmp	r6, #0
 800ad2a:	dd05      	ble.n	800ad38 <_dtoa_r+0x958>
 800ad2c:	4629      	mov	r1, r5
 800ad2e:	4632      	mov	r2, r6
 800ad30:	4648      	mov	r0, r9
 800ad32:	f000 ff49 	bl	800bbc8 <__lshift>
 800ad36:	4605      	mov	r5, r0
 800ad38:	2f00      	cmp	r7, #0
 800ad3a:	d058      	beq.n	800adee <_dtoa_r+0xa0e>
 800ad3c:	4648      	mov	r0, r9
 800ad3e:	6869      	ldr	r1, [r5, #4]
 800ad40:	f000 fd82 	bl	800b848 <_Balloc>
 800ad44:	4606      	mov	r6, r0
 800ad46:	b920      	cbnz	r0, 800ad52 <_dtoa_r+0x972>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ad4e:	4b80      	ldr	r3, [pc, #512]	; (800af50 <_dtoa_r+0xb70>)
 800ad50:	e47f      	b.n	800a652 <_dtoa_r+0x272>
 800ad52:	692a      	ldr	r2, [r5, #16]
 800ad54:	f105 010c 	add.w	r1, r5, #12
 800ad58:	3202      	adds	r2, #2
 800ad5a:	0092      	lsls	r2, r2, #2
 800ad5c:	300c      	adds	r0, #12
 800ad5e:	f000 fd4b 	bl	800b7f8 <memcpy>
 800ad62:	2201      	movs	r2, #1
 800ad64:	4631      	mov	r1, r6
 800ad66:	4648      	mov	r0, r9
 800ad68:	f000 ff2e 	bl	800bbc8 <__lshift>
 800ad6c:	462f      	mov	r7, r5
 800ad6e:	4605      	mov	r5, r0
 800ad70:	9b06      	ldr	r3, [sp, #24]
 800ad72:	9a06      	ldr	r2, [sp, #24]
 800ad74:	3301      	adds	r3, #1
 800ad76:	9307      	str	r3, [sp, #28]
 800ad78:	9b04      	ldr	r3, [sp, #16]
 800ad7a:	4413      	add	r3, r2
 800ad7c:	930a      	str	r3, [sp, #40]	; 0x28
 800ad7e:	f00a 0301 	and.w	r3, sl, #1
 800ad82:	9309      	str	r3, [sp, #36]	; 0x24
 800ad84:	9b07      	ldr	r3, [sp, #28]
 800ad86:	4621      	mov	r1, r4
 800ad88:	4640      	mov	r0, r8
 800ad8a:	f103 3bff 	add.w	fp, r3, #4294967295
 800ad8e:	f7ff fa97 	bl	800a2c0 <quorem>
 800ad92:	4639      	mov	r1, r7
 800ad94:	9004      	str	r0, [sp, #16]
 800ad96:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad9a:	4640      	mov	r0, r8
 800ad9c:	f000 ff80 	bl	800bca0 <__mcmp>
 800ada0:	462a      	mov	r2, r5
 800ada2:	9008      	str	r0, [sp, #32]
 800ada4:	4621      	mov	r1, r4
 800ada6:	4648      	mov	r0, r9
 800ada8:	f000 ff96 	bl	800bcd8 <__mdiff>
 800adac:	68c2      	ldr	r2, [r0, #12]
 800adae:	4606      	mov	r6, r0
 800adb0:	b9fa      	cbnz	r2, 800adf2 <_dtoa_r+0xa12>
 800adb2:	4601      	mov	r1, r0
 800adb4:	4640      	mov	r0, r8
 800adb6:	f000 ff73 	bl	800bca0 <__mcmp>
 800adba:	4602      	mov	r2, r0
 800adbc:	4631      	mov	r1, r6
 800adbe:	4648      	mov	r0, r9
 800adc0:	920b      	str	r2, [sp, #44]	; 0x2c
 800adc2:	f000 fd66 	bl	800b892 <_Bfree>
 800adc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800adc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800adca:	9e07      	ldr	r6, [sp, #28]
 800adcc:	ea43 0102 	orr.w	r1, r3, r2
 800add0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800add2:	430b      	orrs	r3, r1
 800add4:	d10f      	bne.n	800adf6 <_dtoa_r+0xa16>
 800add6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800adda:	d028      	beq.n	800ae2e <_dtoa_r+0xa4e>
 800addc:	9b08      	ldr	r3, [sp, #32]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	dd02      	ble.n	800ade8 <_dtoa_r+0xa08>
 800ade2:	9b04      	ldr	r3, [sp, #16]
 800ade4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ade8:	f88b a000 	strb.w	sl, [fp]
 800adec:	e77d      	b.n	800acea <_dtoa_r+0x90a>
 800adee:	4628      	mov	r0, r5
 800adf0:	e7bc      	b.n	800ad6c <_dtoa_r+0x98c>
 800adf2:	2201      	movs	r2, #1
 800adf4:	e7e2      	b.n	800adbc <_dtoa_r+0x9dc>
 800adf6:	9b08      	ldr	r3, [sp, #32]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	db04      	blt.n	800ae06 <_dtoa_r+0xa26>
 800adfc:	9920      	ldr	r1, [sp, #128]	; 0x80
 800adfe:	430b      	orrs	r3, r1
 800ae00:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae02:	430b      	orrs	r3, r1
 800ae04:	d120      	bne.n	800ae48 <_dtoa_r+0xa68>
 800ae06:	2a00      	cmp	r2, #0
 800ae08:	ddee      	ble.n	800ade8 <_dtoa_r+0xa08>
 800ae0a:	4641      	mov	r1, r8
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	4648      	mov	r0, r9
 800ae10:	f000 feda 	bl	800bbc8 <__lshift>
 800ae14:	4621      	mov	r1, r4
 800ae16:	4680      	mov	r8, r0
 800ae18:	f000 ff42 	bl	800bca0 <__mcmp>
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	dc03      	bgt.n	800ae28 <_dtoa_r+0xa48>
 800ae20:	d1e2      	bne.n	800ade8 <_dtoa_r+0xa08>
 800ae22:	f01a 0f01 	tst.w	sl, #1
 800ae26:	d0df      	beq.n	800ade8 <_dtoa_r+0xa08>
 800ae28:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ae2c:	d1d9      	bne.n	800ade2 <_dtoa_r+0xa02>
 800ae2e:	2339      	movs	r3, #57	; 0x39
 800ae30:	f88b 3000 	strb.w	r3, [fp]
 800ae34:	4633      	mov	r3, r6
 800ae36:	461e      	mov	r6, r3
 800ae38:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ae3c:	3b01      	subs	r3, #1
 800ae3e:	2a39      	cmp	r2, #57	; 0x39
 800ae40:	d06a      	beq.n	800af18 <_dtoa_r+0xb38>
 800ae42:	3201      	adds	r2, #1
 800ae44:	701a      	strb	r2, [r3, #0]
 800ae46:	e750      	b.n	800acea <_dtoa_r+0x90a>
 800ae48:	2a00      	cmp	r2, #0
 800ae4a:	dd07      	ble.n	800ae5c <_dtoa_r+0xa7c>
 800ae4c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ae50:	d0ed      	beq.n	800ae2e <_dtoa_r+0xa4e>
 800ae52:	f10a 0301 	add.w	r3, sl, #1
 800ae56:	f88b 3000 	strb.w	r3, [fp]
 800ae5a:	e746      	b.n	800acea <_dtoa_r+0x90a>
 800ae5c:	9b07      	ldr	r3, [sp, #28]
 800ae5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae60:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d041      	beq.n	800aeec <_dtoa_r+0xb0c>
 800ae68:	4641      	mov	r1, r8
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	220a      	movs	r2, #10
 800ae6e:	4648      	mov	r0, r9
 800ae70:	f000 fd18 	bl	800b8a4 <__multadd>
 800ae74:	42af      	cmp	r7, r5
 800ae76:	4680      	mov	r8, r0
 800ae78:	f04f 0300 	mov.w	r3, #0
 800ae7c:	f04f 020a 	mov.w	r2, #10
 800ae80:	4639      	mov	r1, r7
 800ae82:	4648      	mov	r0, r9
 800ae84:	d107      	bne.n	800ae96 <_dtoa_r+0xab6>
 800ae86:	f000 fd0d 	bl	800b8a4 <__multadd>
 800ae8a:	4607      	mov	r7, r0
 800ae8c:	4605      	mov	r5, r0
 800ae8e:	9b07      	ldr	r3, [sp, #28]
 800ae90:	3301      	adds	r3, #1
 800ae92:	9307      	str	r3, [sp, #28]
 800ae94:	e776      	b.n	800ad84 <_dtoa_r+0x9a4>
 800ae96:	f000 fd05 	bl	800b8a4 <__multadd>
 800ae9a:	4629      	mov	r1, r5
 800ae9c:	4607      	mov	r7, r0
 800ae9e:	2300      	movs	r3, #0
 800aea0:	220a      	movs	r2, #10
 800aea2:	4648      	mov	r0, r9
 800aea4:	f000 fcfe 	bl	800b8a4 <__multadd>
 800aea8:	4605      	mov	r5, r0
 800aeaa:	e7f0      	b.n	800ae8e <_dtoa_r+0xaae>
 800aeac:	9b07      	ldr	r3, [sp, #28]
 800aeae:	9304      	str	r3, [sp, #16]
 800aeb0:	9e06      	ldr	r6, [sp, #24]
 800aeb2:	4621      	mov	r1, r4
 800aeb4:	4640      	mov	r0, r8
 800aeb6:	f7ff fa03 	bl	800a2c0 <quorem>
 800aeba:	9b06      	ldr	r3, [sp, #24]
 800aebc:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aec0:	f806 ab01 	strb.w	sl, [r6], #1
 800aec4:	1af2      	subs	r2, r6, r3
 800aec6:	9b04      	ldr	r3, [sp, #16]
 800aec8:	4293      	cmp	r3, r2
 800aeca:	dd07      	ble.n	800aedc <_dtoa_r+0xafc>
 800aecc:	4641      	mov	r1, r8
 800aece:	2300      	movs	r3, #0
 800aed0:	220a      	movs	r2, #10
 800aed2:	4648      	mov	r0, r9
 800aed4:	f000 fce6 	bl	800b8a4 <__multadd>
 800aed8:	4680      	mov	r8, r0
 800aeda:	e7ea      	b.n	800aeb2 <_dtoa_r+0xad2>
 800aedc:	9b04      	ldr	r3, [sp, #16]
 800aede:	2700      	movs	r7, #0
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	bfcc      	ite	gt
 800aee4:	461e      	movgt	r6, r3
 800aee6:	2601      	movle	r6, #1
 800aee8:	9b06      	ldr	r3, [sp, #24]
 800aeea:	441e      	add	r6, r3
 800aeec:	4641      	mov	r1, r8
 800aeee:	2201      	movs	r2, #1
 800aef0:	4648      	mov	r0, r9
 800aef2:	f000 fe69 	bl	800bbc8 <__lshift>
 800aef6:	4621      	mov	r1, r4
 800aef8:	4680      	mov	r8, r0
 800aefa:	f000 fed1 	bl	800bca0 <__mcmp>
 800aefe:	2800      	cmp	r0, #0
 800af00:	dc98      	bgt.n	800ae34 <_dtoa_r+0xa54>
 800af02:	d102      	bne.n	800af0a <_dtoa_r+0xb2a>
 800af04:	f01a 0f01 	tst.w	sl, #1
 800af08:	d194      	bne.n	800ae34 <_dtoa_r+0xa54>
 800af0a:	4633      	mov	r3, r6
 800af0c:	461e      	mov	r6, r3
 800af0e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af12:	2a30      	cmp	r2, #48	; 0x30
 800af14:	d0fa      	beq.n	800af0c <_dtoa_r+0xb2c>
 800af16:	e6e8      	b.n	800acea <_dtoa_r+0x90a>
 800af18:	9a06      	ldr	r2, [sp, #24]
 800af1a:	429a      	cmp	r2, r3
 800af1c:	d18b      	bne.n	800ae36 <_dtoa_r+0xa56>
 800af1e:	9b03      	ldr	r3, [sp, #12]
 800af20:	3301      	adds	r3, #1
 800af22:	9303      	str	r3, [sp, #12]
 800af24:	2331      	movs	r3, #49	; 0x31
 800af26:	7013      	strb	r3, [r2, #0]
 800af28:	e6df      	b.n	800acea <_dtoa_r+0x90a>
 800af2a:	4b0a      	ldr	r3, [pc, #40]	; (800af54 <_dtoa_r+0xb74>)
 800af2c:	f7ff baaa 	b.w	800a484 <_dtoa_r+0xa4>
 800af30:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800af32:	2b00      	cmp	r3, #0
 800af34:	f47f aa8e 	bne.w	800a454 <_dtoa_r+0x74>
 800af38:	4b07      	ldr	r3, [pc, #28]	; (800af58 <_dtoa_r+0xb78>)
 800af3a:	f7ff baa3 	b.w	800a484 <_dtoa_r+0xa4>
 800af3e:	9b04      	ldr	r3, [sp, #16]
 800af40:	2b00      	cmp	r3, #0
 800af42:	dcb5      	bgt.n	800aeb0 <_dtoa_r+0xad0>
 800af44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800af46:	2b02      	cmp	r3, #2
 800af48:	f73f aebb 	bgt.w	800acc2 <_dtoa_r+0x8e2>
 800af4c:	e7b0      	b.n	800aeb0 <_dtoa_r+0xad0>
 800af4e:	bf00      	nop
 800af50:	0800fd12 	.word	0x0800fd12
 800af54:	0800fbc2 	.word	0x0800fbc2
 800af58:	0800fd09 	.word	0x0800fd09

0800af5c <__sflush_r>:
 800af5c:	898b      	ldrh	r3, [r1, #12]
 800af5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af62:	4605      	mov	r5, r0
 800af64:	0718      	lsls	r0, r3, #28
 800af66:	460c      	mov	r4, r1
 800af68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af6c:	d45f      	bmi.n	800b02e <__sflush_r+0xd2>
 800af6e:	684b      	ldr	r3, [r1, #4]
 800af70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800af74:	2b00      	cmp	r3, #0
 800af76:	818a      	strh	r2, [r1, #12]
 800af78:	dc05      	bgt.n	800af86 <__sflush_r+0x2a>
 800af7a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	dc02      	bgt.n	800af86 <__sflush_r+0x2a>
 800af80:	2000      	movs	r0, #0
 800af82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af88:	2e00      	cmp	r6, #0
 800af8a:	d0f9      	beq.n	800af80 <__sflush_r+0x24>
 800af8c:	2300      	movs	r3, #0
 800af8e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af92:	682f      	ldr	r7, [r5, #0]
 800af94:	602b      	str	r3, [r5, #0]
 800af96:	d036      	beq.n	800b006 <__sflush_r+0xaa>
 800af98:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800af9a:	89a3      	ldrh	r3, [r4, #12]
 800af9c:	075a      	lsls	r2, r3, #29
 800af9e:	d505      	bpl.n	800afac <__sflush_r+0x50>
 800afa0:	6863      	ldr	r3, [r4, #4]
 800afa2:	1ac0      	subs	r0, r0, r3
 800afa4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800afa6:	b10b      	cbz	r3, 800afac <__sflush_r+0x50>
 800afa8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800afaa:	1ac0      	subs	r0, r0, r3
 800afac:	2300      	movs	r3, #0
 800afae:	4602      	mov	r2, r0
 800afb0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800afb2:	4628      	mov	r0, r5
 800afb4:	69e1      	ldr	r1, [r4, #28]
 800afb6:	47b0      	blx	r6
 800afb8:	1c43      	adds	r3, r0, #1
 800afba:	89a3      	ldrh	r3, [r4, #12]
 800afbc:	d106      	bne.n	800afcc <__sflush_r+0x70>
 800afbe:	6829      	ldr	r1, [r5, #0]
 800afc0:	291d      	cmp	r1, #29
 800afc2:	d830      	bhi.n	800b026 <__sflush_r+0xca>
 800afc4:	4a2b      	ldr	r2, [pc, #172]	; (800b074 <__sflush_r+0x118>)
 800afc6:	40ca      	lsrs	r2, r1
 800afc8:	07d6      	lsls	r6, r2, #31
 800afca:	d52c      	bpl.n	800b026 <__sflush_r+0xca>
 800afcc:	2200      	movs	r2, #0
 800afce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800afd2:	b21b      	sxth	r3, r3
 800afd4:	6062      	str	r2, [r4, #4]
 800afd6:	6922      	ldr	r2, [r4, #16]
 800afd8:	04d9      	lsls	r1, r3, #19
 800afda:	81a3      	strh	r3, [r4, #12]
 800afdc:	6022      	str	r2, [r4, #0]
 800afde:	d504      	bpl.n	800afea <__sflush_r+0x8e>
 800afe0:	1c42      	adds	r2, r0, #1
 800afe2:	d101      	bne.n	800afe8 <__sflush_r+0x8c>
 800afe4:	682b      	ldr	r3, [r5, #0]
 800afe6:	b903      	cbnz	r3, 800afea <__sflush_r+0x8e>
 800afe8:	6520      	str	r0, [r4, #80]	; 0x50
 800afea:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800afec:	602f      	str	r7, [r5, #0]
 800afee:	2900      	cmp	r1, #0
 800aff0:	d0c6      	beq.n	800af80 <__sflush_r+0x24>
 800aff2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800aff6:	4299      	cmp	r1, r3
 800aff8:	d002      	beq.n	800b000 <__sflush_r+0xa4>
 800affa:	4628      	mov	r0, r5
 800affc:	f000 f938 	bl	800b270 <_free_r>
 800b000:	2000      	movs	r0, #0
 800b002:	6320      	str	r0, [r4, #48]	; 0x30
 800b004:	e7bd      	b.n	800af82 <__sflush_r+0x26>
 800b006:	69e1      	ldr	r1, [r4, #28]
 800b008:	2301      	movs	r3, #1
 800b00a:	4628      	mov	r0, r5
 800b00c:	47b0      	blx	r6
 800b00e:	1c41      	adds	r1, r0, #1
 800b010:	d1c3      	bne.n	800af9a <__sflush_r+0x3e>
 800b012:	682b      	ldr	r3, [r5, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d0c0      	beq.n	800af9a <__sflush_r+0x3e>
 800b018:	2b1d      	cmp	r3, #29
 800b01a:	d001      	beq.n	800b020 <__sflush_r+0xc4>
 800b01c:	2b16      	cmp	r3, #22
 800b01e:	d101      	bne.n	800b024 <__sflush_r+0xc8>
 800b020:	602f      	str	r7, [r5, #0]
 800b022:	e7ad      	b.n	800af80 <__sflush_r+0x24>
 800b024:	89a3      	ldrh	r3, [r4, #12]
 800b026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b02a:	81a3      	strh	r3, [r4, #12]
 800b02c:	e7a9      	b.n	800af82 <__sflush_r+0x26>
 800b02e:	690f      	ldr	r7, [r1, #16]
 800b030:	2f00      	cmp	r7, #0
 800b032:	d0a5      	beq.n	800af80 <__sflush_r+0x24>
 800b034:	079b      	lsls	r3, r3, #30
 800b036:	bf18      	it	ne
 800b038:	2300      	movne	r3, #0
 800b03a:	680e      	ldr	r6, [r1, #0]
 800b03c:	bf08      	it	eq
 800b03e:	694b      	ldreq	r3, [r1, #20]
 800b040:	eba6 0807 	sub.w	r8, r6, r7
 800b044:	600f      	str	r7, [r1, #0]
 800b046:	608b      	str	r3, [r1, #8]
 800b048:	f1b8 0f00 	cmp.w	r8, #0
 800b04c:	dd98      	ble.n	800af80 <__sflush_r+0x24>
 800b04e:	4643      	mov	r3, r8
 800b050:	463a      	mov	r2, r7
 800b052:	4628      	mov	r0, r5
 800b054:	69e1      	ldr	r1, [r4, #28]
 800b056:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b058:	47b0      	blx	r6
 800b05a:	2800      	cmp	r0, #0
 800b05c:	dc06      	bgt.n	800b06c <__sflush_r+0x110>
 800b05e:	89a3      	ldrh	r3, [r4, #12]
 800b060:	f04f 30ff 	mov.w	r0, #4294967295
 800b064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b068:	81a3      	strh	r3, [r4, #12]
 800b06a:	e78a      	b.n	800af82 <__sflush_r+0x26>
 800b06c:	4407      	add	r7, r0
 800b06e:	eba8 0800 	sub.w	r8, r8, r0
 800b072:	e7e9      	b.n	800b048 <__sflush_r+0xec>
 800b074:	20400001 	.word	0x20400001

0800b078 <_fflush_r>:
 800b078:	b538      	push	{r3, r4, r5, lr}
 800b07a:	460c      	mov	r4, r1
 800b07c:	4605      	mov	r5, r0
 800b07e:	b118      	cbz	r0, 800b088 <_fflush_r+0x10>
 800b080:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b082:	b90b      	cbnz	r3, 800b088 <_fflush_r+0x10>
 800b084:	f000 f864 	bl	800b150 <__sinit>
 800b088:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800b08c:	b1b8      	cbz	r0, 800b0be <_fflush_r+0x46>
 800b08e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b090:	07db      	lsls	r3, r3, #31
 800b092:	d404      	bmi.n	800b09e <_fflush_r+0x26>
 800b094:	0581      	lsls	r1, r0, #22
 800b096:	d402      	bmi.n	800b09e <_fflush_r+0x26>
 800b098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b09a:	f000 fb1f 	bl	800b6dc <__retarget_lock_acquire_recursive>
 800b09e:	4628      	mov	r0, r5
 800b0a0:	4621      	mov	r1, r4
 800b0a2:	f7ff ff5b 	bl	800af5c <__sflush_r>
 800b0a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0a8:	4605      	mov	r5, r0
 800b0aa:	07da      	lsls	r2, r3, #31
 800b0ac:	d405      	bmi.n	800b0ba <_fflush_r+0x42>
 800b0ae:	89a3      	ldrh	r3, [r4, #12]
 800b0b0:	059b      	lsls	r3, r3, #22
 800b0b2:	d402      	bmi.n	800b0ba <_fflush_r+0x42>
 800b0b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0b6:	f000 fb12 	bl	800b6de <__retarget_lock_release_recursive>
 800b0ba:	4628      	mov	r0, r5
 800b0bc:	bd38      	pop	{r3, r4, r5, pc}
 800b0be:	4605      	mov	r5, r0
 800b0c0:	e7fb      	b.n	800b0ba <_fflush_r+0x42>
	...

0800b0c4 <std>:
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	b510      	push	{r4, lr}
 800b0c8:	4604      	mov	r4, r0
 800b0ca:	e9c0 3300 	strd	r3, r3, [r0]
 800b0ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b0d2:	6083      	str	r3, [r0, #8]
 800b0d4:	8181      	strh	r1, [r0, #12]
 800b0d6:	6643      	str	r3, [r0, #100]	; 0x64
 800b0d8:	81c2      	strh	r2, [r0, #14]
 800b0da:	6183      	str	r3, [r0, #24]
 800b0dc:	4619      	mov	r1, r3
 800b0de:	2208      	movs	r2, #8
 800b0e0:	305c      	adds	r0, #92	; 0x5c
 800b0e2:	f7fc fbc1 	bl	8007868 <memset>
 800b0e6:	4b07      	ldr	r3, [pc, #28]	; (800b104 <std+0x40>)
 800b0e8:	61e4      	str	r4, [r4, #28]
 800b0ea:	6223      	str	r3, [r4, #32]
 800b0ec:	4b06      	ldr	r3, [pc, #24]	; (800b108 <std+0x44>)
 800b0ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b0f2:	6263      	str	r3, [r4, #36]	; 0x24
 800b0f4:	4b05      	ldr	r3, [pc, #20]	; (800b10c <std+0x48>)
 800b0f6:	62a3      	str	r3, [r4, #40]	; 0x28
 800b0f8:	4b05      	ldr	r3, [pc, #20]	; (800b110 <std+0x4c>)
 800b0fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b0fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b100:	f000 baea 	b.w	800b6d8 <__retarget_lock_init_recursive>
 800b104:	0800c26d 	.word	0x0800c26d
 800b108:	0800c28f 	.word	0x0800c28f
 800b10c:	0800c2c7 	.word	0x0800c2c7
 800b110:	0800c2eb 	.word	0x0800c2eb

0800b114 <_cleanup_r>:
 800b114:	4901      	ldr	r1, [pc, #4]	; (800b11c <_cleanup_r+0x8>)
 800b116:	f000 bab5 	b.w	800b684 <_fwalk_reent>
 800b11a:	bf00      	nop
 800b11c:	0800cffd 	.word	0x0800cffd

0800b120 <__sfp_lock_acquire>:
 800b120:	4801      	ldr	r0, [pc, #4]	; (800b128 <__sfp_lock_acquire+0x8>)
 800b122:	f000 badb 	b.w	800b6dc <__retarget_lock_acquire_recursive>
 800b126:	bf00      	nop
 800b128:	20001058 	.word	0x20001058

0800b12c <__sfp_lock_release>:
 800b12c:	4801      	ldr	r0, [pc, #4]	; (800b134 <__sfp_lock_release+0x8>)
 800b12e:	f000 bad6 	b.w	800b6de <__retarget_lock_release_recursive>
 800b132:	bf00      	nop
 800b134:	20001058 	.word	0x20001058

0800b138 <__sinit_lock_acquire>:
 800b138:	4801      	ldr	r0, [pc, #4]	; (800b140 <__sinit_lock_acquire+0x8>)
 800b13a:	f000 bacf 	b.w	800b6dc <__retarget_lock_acquire_recursive>
 800b13e:	bf00      	nop
 800b140:	20001053 	.word	0x20001053

0800b144 <__sinit_lock_release>:
 800b144:	4801      	ldr	r0, [pc, #4]	; (800b14c <__sinit_lock_release+0x8>)
 800b146:	f000 baca 	b.w	800b6de <__retarget_lock_release_recursive>
 800b14a:	bf00      	nop
 800b14c:	20001053 	.word	0x20001053

0800b150 <__sinit>:
 800b150:	b510      	push	{r4, lr}
 800b152:	4604      	mov	r4, r0
 800b154:	f7ff fff0 	bl	800b138 <__sinit_lock_acquire>
 800b158:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b15a:	b11a      	cbz	r2, 800b164 <__sinit+0x14>
 800b15c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b160:	f7ff bff0 	b.w	800b144 <__sinit_lock_release>
 800b164:	4b0d      	ldr	r3, [pc, #52]	; (800b19c <__sinit+0x4c>)
 800b166:	2104      	movs	r1, #4
 800b168:	63e3      	str	r3, [r4, #60]	; 0x3c
 800b16a:	2303      	movs	r3, #3
 800b16c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800b170:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800b174:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800b178:	6860      	ldr	r0, [r4, #4]
 800b17a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800b17e:	f7ff ffa1 	bl	800b0c4 <std>
 800b182:	2201      	movs	r2, #1
 800b184:	2109      	movs	r1, #9
 800b186:	68a0      	ldr	r0, [r4, #8]
 800b188:	f7ff ff9c 	bl	800b0c4 <std>
 800b18c:	2202      	movs	r2, #2
 800b18e:	2112      	movs	r1, #18
 800b190:	68e0      	ldr	r0, [r4, #12]
 800b192:	f7ff ff97 	bl	800b0c4 <std>
 800b196:	2301      	movs	r3, #1
 800b198:	63a3      	str	r3, [r4, #56]	; 0x38
 800b19a:	e7df      	b.n	800b15c <__sinit+0xc>
 800b19c:	0800b115 	.word	0x0800b115

0800b1a0 <__libc_fini_array>:
 800b1a0:	b538      	push	{r3, r4, r5, lr}
 800b1a2:	4d07      	ldr	r5, [pc, #28]	; (800b1c0 <__libc_fini_array+0x20>)
 800b1a4:	4c07      	ldr	r4, [pc, #28]	; (800b1c4 <__libc_fini_array+0x24>)
 800b1a6:	1b64      	subs	r4, r4, r5
 800b1a8:	10a4      	asrs	r4, r4, #2
 800b1aa:	b91c      	cbnz	r4, 800b1b4 <__libc_fini_array+0x14>
 800b1ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1b0:	f002 b95e 	b.w	800d470 <_fini>
 800b1b4:	3c01      	subs	r4, #1
 800b1b6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800b1ba:	4798      	blx	r3
 800b1bc:	e7f5      	b.n	800b1aa <__libc_fini_array+0xa>
 800b1be:	bf00      	nop
 800b1c0:	0800ff58 	.word	0x0800ff58
 800b1c4:	0800ff5c 	.word	0x0800ff5c

0800b1c8 <_malloc_trim_r>:
 800b1c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1cc:	4606      	mov	r6, r0
 800b1ce:	2008      	movs	r0, #8
 800b1d0:	460c      	mov	r4, r1
 800b1d2:	f7fd fd65 	bl	8008ca0 <sysconf>
 800b1d6:	4680      	mov	r8, r0
 800b1d8:	4f22      	ldr	r7, [pc, #136]	; (800b264 <_malloc_trim_r+0x9c>)
 800b1da:	4630      	mov	r0, r6
 800b1dc:	f7fc fb4c 	bl	8007878 <__malloc_lock>
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	685d      	ldr	r5, [r3, #4]
 800b1e4:	f025 0503 	bic.w	r5, r5, #3
 800b1e8:	1b2c      	subs	r4, r5, r4
 800b1ea:	3c11      	subs	r4, #17
 800b1ec:	4444      	add	r4, r8
 800b1ee:	fbb4 f4f8 	udiv	r4, r4, r8
 800b1f2:	3c01      	subs	r4, #1
 800b1f4:	fb08 f404 	mul.w	r4, r8, r4
 800b1f8:	45a0      	cmp	r8, r4
 800b1fa:	dd05      	ble.n	800b208 <_malloc_trim_r+0x40>
 800b1fc:	4630      	mov	r0, r6
 800b1fe:	f7fc fb41 	bl	8007884 <__malloc_unlock>
 800b202:	2000      	movs	r0, #0
 800b204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b208:	2100      	movs	r1, #0
 800b20a:	4630      	mov	r0, r6
 800b20c:	f7f7 f96a 	bl	80024e4 <_sbrk_r>
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	442b      	add	r3, r5
 800b214:	4298      	cmp	r0, r3
 800b216:	d1f1      	bne.n	800b1fc <_malloc_trim_r+0x34>
 800b218:	4630      	mov	r0, r6
 800b21a:	4261      	negs	r1, r4
 800b21c:	f7f7 f962 	bl	80024e4 <_sbrk_r>
 800b220:	3001      	adds	r0, #1
 800b222:	d110      	bne.n	800b246 <_malloc_trim_r+0x7e>
 800b224:	2100      	movs	r1, #0
 800b226:	4630      	mov	r0, r6
 800b228:	f7f7 f95c 	bl	80024e4 <_sbrk_r>
 800b22c:	68ba      	ldr	r2, [r7, #8]
 800b22e:	1a83      	subs	r3, r0, r2
 800b230:	2b0f      	cmp	r3, #15
 800b232:	dde3      	ble.n	800b1fc <_malloc_trim_r+0x34>
 800b234:	490c      	ldr	r1, [pc, #48]	; (800b268 <_malloc_trim_r+0xa0>)
 800b236:	f043 0301 	orr.w	r3, r3, #1
 800b23a:	6809      	ldr	r1, [r1, #0]
 800b23c:	6053      	str	r3, [r2, #4]
 800b23e:	1a40      	subs	r0, r0, r1
 800b240:	490a      	ldr	r1, [pc, #40]	; (800b26c <_malloc_trim_r+0xa4>)
 800b242:	6008      	str	r0, [r1, #0]
 800b244:	e7da      	b.n	800b1fc <_malloc_trim_r+0x34>
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	4a08      	ldr	r2, [pc, #32]	; (800b26c <_malloc_trim_r+0xa4>)
 800b24a:	1b2d      	subs	r5, r5, r4
 800b24c:	f045 0501 	orr.w	r5, r5, #1
 800b250:	605d      	str	r5, [r3, #4]
 800b252:	6813      	ldr	r3, [r2, #0]
 800b254:	4630      	mov	r0, r6
 800b256:	1b1c      	subs	r4, r3, r4
 800b258:	6014      	str	r4, [r2, #0]
 800b25a:	f7fc fb13 	bl	8007884 <__malloc_unlock>
 800b25e:	2001      	movs	r0, #1
 800b260:	e7d0      	b.n	800b204 <_malloc_trim_r+0x3c>
 800b262:	bf00      	nop
 800b264:	20000468 	.word	0x20000468
 800b268:	20000870 	.word	0x20000870
 800b26c:	20000f6c 	.word	0x20000f6c

0800b270 <_free_r>:
 800b270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b272:	4605      	mov	r5, r0
 800b274:	460f      	mov	r7, r1
 800b276:	2900      	cmp	r1, #0
 800b278:	f000 80b1 	beq.w	800b3de <_free_r+0x16e>
 800b27c:	f7fc fafc 	bl	8007878 <__malloc_lock>
 800b280:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800b284:	4856      	ldr	r0, [pc, #344]	; (800b3e0 <_free_r+0x170>)
 800b286:	f022 0401 	bic.w	r4, r2, #1
 800b28a:	f1a7 0308 	sub.w	r3, r7, #8
 800b28e:	eb03 0c04 	add.w	ip, r3, r4
 800b292:	6881      	ldr	r1, [r0, #8]
 800b294:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800b298:	4561      	cmp	r1, ip
 800b29a:	f026 0603 	bic.w	r6, r6, #3
 800b29e:	f002 0201 	and.w	r2, r2, #1
 800b2a2:	d11b      	bne.n	800b2dc <_free_r+0x6c>
 800b2a4:	4434      	add	r4, r6
 800b2a6:	b93a      	cbnz	r2, 800b2b8 <_free_r+0x48>
 800b2a8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800b2ac:	1a9b      	subs	r3, r3, r2
 800b2ae:	4414      	add	r4, r2
 800b2b0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800b2b4:	60ca      	str	r2, [r1, #12]
 800b2b6:	6091      	str	r1, [r2, #8]
 800b2b8:	f044 0201 	orr.w	r2, r4, #1
 800b2bc:	605a      	str	r2, [r3, #4]
 800b2be:	6083      	str	r3, [r0, #8]
 800b2c0:	4b48      	ldr	r3, [pc, #288]	; (800b3e4 <_free_r+0x174>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	42a3      	cmp	r3, r4
 800b2c6:	d804      	bhi.n	800b2d2 <_free_r+0x62>
 800b2c8:	4b47      	ldr	r3, [pc, #284]	; (800b3e8 <_free_r+0x178>)
 800b2ca:	4628      	mov	r0, r5
 800b2cc:	6819      	ldr	r1, [r3, #0]
 800b2ce:	f7ff ff7b 	bl	800b1c8 <_malloc_trim_r>
 800b2d2:	4628      	mov	r0, r5
 800b2d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b2d8:	f7fc bad4 	b.w	8007884 <__malloc_unlock>
 800b2dc:	f8cc 6004 	str.w	r6, [ip, #4]
 800b2e0:	2a00      	cmp	r2, #0
 800b2e2:	d138      	bne.n	800b356 <_free_r+0xe6>
 800b2e4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800b2e8:	f100 0708 	add.w	r7, r0, #8
 800b2ec:	1a5b      	subs	r3, r3, r1
 800b2ee:	440c      	add	r4, r1
 800b2f0:	6899      	ldr	r1, [r3, #8]
 800b2f2:	42b9      	cmp	r1, r7
 800b2f4:	d031      	beq.n	800b35a <_free_r+0xea>
 800b2f6:	68df      	ldr	r7, [r3, #12]
 800b2f8:	60cf      	str	r7, [r1, #12]
 800b2fa:	60b9      	str	r1, [r7, #8]
 800b2fc:	eb0c 0106 	add.w	r1, ip, r6
 800b300:	6849      	ldr	r1, [r1, #4]
 800b302:	07c9      	lsls	r1, r1, #31
 800b304:	d40b      	bmi.n	800b31e <_free_r+0xae>
 800b306:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800b30a:	4434      	add	r4, r6
 800b30c:	bb3a      	cbnz	r2, 800b35e <_free_r+0xee>
 800b30e:	4e37      	ldr	r6, [pc, #220]	; (800b3ec <_free_r+0x17c>)
 800b310:	42b1      	cmp	r1, r6
 800b312:	d124      	bne.n	800b35e <_free_r+0xee>
 800b314:	2201      	movs	r2, #1
 800b316:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b31a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800b31e:	f044 0101 	orr.w	r1, r4, #1
 800b322:	6059      	str	r1, [r3, #4]
 800b324:	511c      	str	r4, [r3, r4]
 800b326:	2a00      	cmp	r2, #0
 800b328:	d1d3      	bne.n	800b2d2 <_free_r+0x62>
 800b32a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800b32e:	d21b      	bcs.n	800b368 <_free_r+0xf8>
 800b330:	0961      	lsrs	r1, r4, #5
 800b332:	08e2      	lsrs	r2, r4, #3
 800b334:	2401      	movs	r4, #1
 800b336:	408c      	lsls	r4, r1
 800b338:	6841      	ldr	r1, [r0, #4]
 800b33a:	3201      	adds	r2, #1
 800b33c:	430c      	orrs	r4, r1
 800b33e:	6044      	str	r4, [r0, #4]
 800b340:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800b344:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800b348:	3908      	subs	r1, #8
 800b34a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800b34e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800b352:	60e3      	str	r3, [r4, #12]
 800b354:	e7bd      	b.n	800b2d2 <_free_r+0x62>
 800b356:	2200      	movs	r2, #0
 800b358:	e7d0      	b.n	800b2fc <_free_r+0x8c>
 800b35a:	2201      	movs	r2, #1
 800b35c:	e7ce      	b.n	800b2fc <_free_r+0x8c>
 800b35e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800b362:	60ce      	str	r6, [r1, #12]
 800b364:	60b1      	str	r1, [r6, #8]
 800b366:	e7da      	b.n	800b31e <_free_r+0xae>
 800b368:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800b36c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800b370:	d214      	bcs.n	800b39c <_free_r+0x12c>
 800b372:	09a2      	lsrs	r2, r4, #6
 800b374:	3238      	adds	r2, #56	; 0x38
 800b376:	1c51      	adds	r1, r2, #1
 800b378:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800b37c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800b380:	428e      	cmp	r6, r1
 800b382:	d125      	bne.n	800b3d0 <_free_r+0x160>
 800b384:	2401      	movs	r4, #1
 800b386:	1092      	asrs	r2, r2, #2
 800b388:	fa04 f202 	lsl.w	r2, r4, r2
 800b38c:	6844      	ldr	r4, [r0, #4]
 800b38e:	4322      	orrs	r2, r4
 800b390:	6042      	str	r2, [r0, #4]
 800b392:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800b396:	60b3      	str	r3, [r6, #8]
 800b398:	60cb      	str	r3, [r1, #12]
 800b39a:	e79a      	b.n	800b2d2 <_free_r+0x62>
 800b39c:	2a14      	cmp	r2, #20
 800b39e:	d801      	bhi.n	800b3a4 <_free_r+0x134>
 800b3a0:	325b      	adds	r2, #91	; 0x5b
 800b3a2:	e7e8      	b.n	800b376 <_free_r+0x106>
 800b3a4:	2a54      	cmp	r2, #84	; 0x54
 800b3a6:	d802      	bhi.n	800b3ae <_free_r+0x13e>
 800b3a8:	0b22      	lsrs	r2, r4, #12
 800b3aa:	326e      	adds	r2, #110	; 0x6e
 800b3ac:	e7e3      	b.n	800b376 <_free_r+0x106>
 800b3ae:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b3b2:	d802      	bhi.n	800b3ba <_free_r+0x14a>
 800b3b4:	0be2      	lsrs	r2, r4, #15
 800b3b6:	3277      	adds	r2, #119	; 0x77
 800b3b8:	e7dd      	b.n	800b376 <_free_r+0x106>
 800b3ba:	f240 5154 	movw	r1, #1364	; 0x554
 800b3be:	428a      	cmp	r2, r1
 800b3c0:	bf96      	itet	ls
 800b3c2:	0ca2      	lsrls	r2, r4, #18
 800b3c4:	227e      	movhi	r2, #126	; 0x7e
 800b3c6:	327c      	addls	r2, #124	; 0x7c
 800b3c8:	e7d5      	b.n	800b376 <_free_r+0x106>
 800b3ca:	6889      	ldr	r1, [r1, #8]
 800b3cc:	428e      	cmp	r6, r1
 800b3ce:	d004      	beq.n	800b3da <_free_r+0x16a>
 800b3d0:	684a      	ldr	r2, [r1, #4]
 800b3d2:	f022 0203 	bic.w	r2, r2, #3
 800b3d6:	42a2      	cmp	r2, r4
 800b3d8:	d8f7      	bhi.n	800b3ca <_free_r+0x15a>
 800b3da:	68ce      	ldr	r6, [r1, #12]
 800b3dc:	e7d9      	b.n	800b392 <_free_r+0x122>
 800b3de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3e0:	20000468 	.word	0x20000468
 800b3e4:	20000874 	.word	0x20000874
 800b3e8:	20000f9c 	.word	0x20000f9c
 800b3ec:	20000470 	.word	0x20000470

0800b3f0 <__sfvwrite_r>:
 800b3f0:	6893      	ldr	r3, [r2, #8]
 800b3f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f6:	4606      	mov	r6, r0
 800b3f8:	460c      	mov	r4, r1
 800b3fa:	4690      	mov	r8, r2
 800b3fc:	b91b      	cbnz	r3, 800b406 <__sfvwrite_r+0x16>
 800b3fe:	2000      	movs	r0, #0
 800b400:	b003      	add	sp, #12
 800b402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b406:	898b      	ldrh	r3, [r1, #12]
 800b408:	0718      	lsls	r0, r3, #28
 800b40a:	d550      	bpl.n	800b4ae <__sfvwrite_r+0xbe>
 800b40c:	690b      	ldr	r3, [r1, #16]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d04d      	beq.n	800b4ae <__sfvwrite_r+0xbe>
 800b412:	89a3      	ldrh	r3, [r4, #12]
 800b414:	f8d8 7000 	ldr.w	r7, [r8]
 800b418:	f013 0902 	ands.w	r9, r3, #2
 800b41c:	d16c      	bne.n	800b4f8 <__sfvwrite_r+0x108>
 800b41e:	f013 0301 	ands.w	r3, r3, #1
 800b422:	f000 809c 	beq.w	800b55e <__sfvwrite_r+0x16e>
 800b426:	4648      	mov	r0, r9
 800b428:	46ca      	mov	sl, r9
 800b42a:	46cb      	mov	fp, r9
 800b42c:	f1bb 0f00 	cmp.w	fp, #0
 800b430:	f000 8103 	beq.w	800b63a <__sfvwrite_r+0x24a>
 800b434:	b950      	cbnz	r0, 800b44c <__sfvwrite_r+0x5c>
 800b436:	465a      	mov	r2, fp
 800b438:	210a      	movs	r1, #10
 800b43a:	4650      	mov	r0, sl
 800b43c:	f000 f9ce 	bl	800b7dc <memchr>
 800b440:	2800      	cmp	r0, #0
 800b442:	f000 80ff 	beq.w	800b644 <__sfvwrite_r+0x254>
 800b446:	3001      	adds	r0, #1
 800b448:	eba0 090a 	sub.w	r9, r0, sl
 800b44c:	6820      	ldr	r0, [r4, #0]
 800b44e:	6921      	ldr	r1, [r4, #16]
 800b450:	45d9      	cmp	r9, fp
 800b452:	464a      	mov	r2, r9
 800b454:	bf28      	it	cs
 800b456:	465a      	movcs	r2, fp
 800b458:	4288      	cmp	r0, r1
 800b45a:	6963      	ldr	r3, [r4, #20]
 800b45c:	f240 80f5 	bls.w	800b64a <__sfvwrite_r+0x25a>
 800b460:	68a5      	ldr	r5, [r4, #8]
 800b462:	441d      	add	r5, r3
 800b464:	42aa      	cmp	r2, r5
 800b466:	f340 80f0 	ble.w	800b64a <__sfvwrite_r+0x25a>
 800b46a:	4651      	mov	r1, sl
 800b46c:	462a      	mov	r2, r5
 800b46e:	f000 f9d1 	bl	800b814 <memmove>
 800b472:	6823      	ldr	r3, [r4, #0]
 800b474:	4621      	mov	r1, r4
 800b476:	442b      	add	r3, r5
 800b478:	4630      	mov	r0, r6
 800b47a:	6023      	str	r3, [r4, #0]
 800b47c:	f7ff fdfc 	bl	800b078 <_fflush_r>
 800b480:	2800      	cmp	r0, #0
 800b482:	d167      	bne.n	800b554 <__sfvwrite_r+0x164>
 800b484:	ebb9 0905 	subs.w	r9, r9, r5
 800b488:	f040 80f7 	bne.w	800b67a <__sfvwrite_r+0x28a>
 800b48c:	4621      	mov	r1, r4
 800b48e:	4630      	mov	r0, r6
 800b490:	f7ff fdf2 	bl	800b078 <_fflush_r>
 800b494:	2800      	cmp	r0, #0
 800b496:	d15d      	bne.n	800b554 <__sfvwrite_r+0x164>
 800b498:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800b49c:	44aa      	add	sl, r5
 800b49e:	ebab 0b05 	sub.w	fp, fp, r5
 800b4a2:	1b55      	subs	r5, r2, r5
 800b4a4:	f8c8 5008 	str.w	r5, [r8, #8]
 800b4a8:	2d00      	cmp	r5, #0
 800b4aa:	d1bf      	bne.n	800b42c <__sfvwrite_r+0x3c>
 800b4ac:	e7a7      	b.n	800b3fe <__sfvwrite_r+0xe>
 800b4ae:	4621      	mov	r1, r4
 800b4b0:	4630      	mov	r0, r6
 800b4b2:	f7fe fe9d 	bl	800a1f0 <__swsetup_r>
 800b4b6:	2800      	cmp	r0, #0
 800b4b8:	d0ab      	beq.n	800b412 <__sfvwrite_r+0x22>
 800b4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b4be:	e79f      	b.n	800b400 <__sfvwrite_r+0x10>
 800b4c0:	e9d7 b900 	ldrd	fp, r9, [r7]
 800b4c4:	3708      	adds	r7, #8
 800b4c6:	f1b9 0f00 	cmp.w	r9, #0
 800b4ca:	d0f9      	beq.n	800b4c0 <__sfvwrite_r+0xd0>
 800b4cc:	45d1      	cmp	r9, sl
 800b4ce:	464b      	mov	r3, r9
 800b4d0:	465a      	mov	r2, fp
 800b4d2:	bf28      	it	cs
 800b4d4:	4653      	movcs	r3, sl
 800b4d6:	4630      	mov	r0, r6
 800b4d8:	69e1      	ldr	r1, [r4, #28]
 800b4da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b4dc:	47a8      	blx	r5
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	dd38      	ble.n	800b554 <__sfvwrite_r+0x164>
 800b4e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b4e6:	4483      	add	fp, r0
 800b4e8:	eba9 0900 	sub.w	r9, r9, r0
 800b4ec:	1a18      	subs	r0, r3, r0
 800b4ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800b4f2:	2800      	cmp	r0, #0
 800b4f4:	d1e7      	bne.n	800b4c6 <__sfvwrite_r+0xd6>
 800b4f6:	e782      	b.n	800b3fe <__sfvwrite_r+0xe>
 800b4f8:	f04f 0b00 	mov.w	fp, #0
 800b4fc:	f8df a180 	ldr.w	sl, [pc, #384]	; 800b680 <__sfvwrite_r+0x290>
 800b500:	46d9      	mov	r9, fp
 800b502:	e7e0      	b.n	800b4c6 <__sfvwrite_r+0xd6>
 800b504:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800b508:	3708      	adds	r7, #8
 800b50a:	f1ba 0f00 	cmp.w	sl, #0
 800b50e:	d0f9      	beq.n	800b504 <__sfvwrite_r+0x114>
 800b510:	89a3      	ldrh	r3, [r4, #12]
 800b512:	68a2      	ldr	r2, [r4, #8]
 800b514:	0599      	lsls	r1, r3, #22
 800b516:	6820      	ldr	r0, [r4, #0]
 800b518:	d563      	bpl.n	800b5e2 <__sfvwrite_r+0x1f2>
 800b51a:	4552      	cmp	r2, sl
 800b51c:	d836      	bhi.n	800b58c <__sfvwrite_r+0x19c>
 800b51e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800b522:	d033      	beq.n	800b58c <__sfvwrite_r+0x19c>
 800b524:	6921      	ldr	r1, [r4, #16]
 800b526:	6965      	ldr	r5, [r4, #20]
 800b528:	eba0 0b01 	sub.w	fp, r0, r1
 800b52c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b530:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b534:	f10b 0201 	add.w	r2, fp, #1
 800b538:	106d      	asrs	r5, r5, #1
 800b53a:	4452      	add	r2, sl
 800b53c:	4295      	cmp	r5, r2
 800b53e:	bf38      	it	cc
 800b540:	4615      	movcc	r5, r2
 800b542:	055b      	lsls	r3, r3, #21
 800b544:	d53d      	bpl.n	800b5c2 <__sfvwrite_r+0x1d2>
 800b546:	4629      	mov	r1, r5
 800b548:	4630      	mov	r0, r6
 800b54a:	f7fb ff3d 	bl	80073c8 <_malloc_r>
 800b54e:	b948      	cbnz	r0, 800b564 <__sfvwrite_r+0x174>
 800b550:	230c      	movs	r3, #12
 800b552:	6033      	str	r3, [r6, #0]
 800b554:	89a3      	ldrh	r3, [r4, #12]
 800b556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b55a:	81a3      	strh	r3, [r4, #12]
 800b55c:	e7ad      	b.n	800b4ba <__sfvwrite_r+0xca>
 800b55e:	4699      	mov	r9, r3
 800b560:	469a      	mov	sl, r3
 800b562:	e7d2      	b.n	800b50a <__sfvwrite_r+0x11a>
 800b564:	465a      	mov	r2, fp
 800b566:	6921      	ldr	r1, [r4, #16]
 800b568:	9001      	str	r0, [sp, #4]
 800b56a:	f000 f945 	bl	800b7f8 <memcpy>
 800b56e:	89a2      	ldrh	r2, [r4, #12]
 800b570:	9b01      	ldr	r3, [sp, #4]
 800b572:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b576:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b57a:	81a2      	strh	r2, [r4, #12]
 800b57c:	4652      	mov	r2, sl
 800b57e:	6123      	str	r3, [r4, #16]
 800b580:	6165      	str	r5, [r4, #20]
 800b582:	445b      	add	r3, fp
 800b584:	eba5 050b 	sub.w	r5, r5, fp
 800b588:	6023      	str	r3, [r4, #0]
 800b58a:	60a5      	str	r5, [r4, #8]
 800b58c:	4552      	cmp	r2, sl
 800b58e:	bf28      	it	cs
 800b590:	4652      	movcs	r2, sl
 800b592:	4655      	mov	r5, sl
 800b594:	4649      	mov	r1, r9
 800b596:	6820      	ldr	r0, [r4, #0]
 800b598:	9201      	str	r2, [sp, #4]
 800b59a:	f000 f93b 	bl	800b814 <memmove>
 800b59e:	68a3      	ldr	r3, [r4, #8]
 800b5a0:	9a01      	ldr	r2, [sp, #4]
 800b5a2:	1a9b      	subs	r3, r3, r2
 800b5a4:	60a3      	str	r3, [r4, #8]
 800b5a6:	6823      	ldr	r3, [r4, #0]
 800b5a8:	441a      	add	r2, r3
 800b5aa:	6022      	str	r2, [r4, #0]
 800b5ac:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800b5b0:	44a9      	add	r9, r5
 800b5b2:	ebaa 0a05 	sub.w	sl, sl, r5
 800b5b6:	1b45      	subs	r5, r0, r5
 800b5b8:	f8c8 5008 	str.w	r5, [r8, #8]
 800b5bc:	2d00      	cmp	r5, #0
 800b5be:	d1a4      	bne.n	800b50a <__sfvwrite_r+0x11a>
 800b5c0:	e71d      	b.n	800b3fe <__sfvwrite_r+0xe>
 800b5c2:	462a      	mov	r2, r5
 800b5c4:	4630      	mov	r0, r6
 800b5c6:	f000 fc73 	bl	800beb0 <_realloc_r>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	d1d5      	bne.n	800b57c <__sfvwrite_r+0x18c>
 800b5d0:	4630      	mov	r0, r6
 800b5d2:	6921      	ldr	r1, [r4, #16]
 800b5d4:	f7ff fe4c 	bl	800b270 <_free_r>
 800b5d8:	89a3      	ldrh	r3, [r4, #12]
 800b5da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b5de:	81a3      	strh	r3, [r4, #12]
 800b5e0:	e7b6      	b.n	800b550 <__sfvwrite_r+0x160>
 800b5e2:	6923      	ldr	r3, [r4, #16]
 800b5e4:	4283      	cmp	r3, r0
 800b5e6:	d302      	bcc.n	800b5ee <__sfvwrite_r+0x1fe>
 800b5e8:	6961      	ldr	r1, [r4, #20]
 800b5ea:	4551      	cmp	r1, sl
 800b5ec:	d915      	bls.n	800b61a <__sfvwrite_r+0x22a>
 800b5ee:	4552      	cmp	r2, sl
 800b5f0:	bf28      	it	cs
 800b5f2:	4652      	movcs	r2, sl
 800b5f4:	4615      	mov	r5, r2
 800b5f6:	4649      	mov	r1, r9
 800b5f8:	f000 f90c 	bl	800b814 <memmove>
 800b5fc:	68a3      	ldr	r3, [r4, #8]
 800b5fe:	6822      	ldr	r2, [r4, #0]
 800b600:	1b5b      	subs	r3, r3, r5
 800b602:	442a      	add	r2, r5
 800b604:	60a3      	str	r3, [r4, #8]
 800b606:	6022      	str	r2, [r4, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d1cf      	bne.n	800b5ac <__sfvwrite_r+0x1bc>
 800b60c:	4621      	mov	r1, r4
 800b60e:	4630      	mov	r0, r6
 800b610:	f7ff fd32 	bl	800b078 <_fflush_r>
 800b614:	2800      	cmp	r0, #0
 800b616:	d0c9      	beq.n	800b5ac <__sfvwrite_r+0x1bc>
 800b618:	e79c      	b.n	800b554 <__sfvwrite_r+0x164>
 800b61a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b61e:	459a      	cmp	sl, r3
 800b620:	bf38      	it	cc
 800b622:	4653      	movcc	r3, sl
 800b624:	fb93 f3f1 	sdiv	r3, r3, r1
 800b628:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b62a:	434b      	muls	r3, r1
 800b62c:	464a      	mov	r2, r9
 800b62e:	4630      	mov	r0, r6
 800b630:	69e1      	ldr	r1, [r4, #28]
 800b632:	47a8      	blx	r5
 800b634:	1e05      	subs	r5, r0, #0
 800b636:	dcb9      	bgt.n	800b5ac <__sfvwrite_r+0x1bc>
 800b638:	e78c      	b.n	800b554 <__sfvwrite_r+0x164>
 800b63a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b63e:	2000      	movs	r0, #0
 800b640:	3708      	adds	r7, #8
 800b642:	e6f3      	b.n	800b42c <__sfvwrite_r+0x3c>
 800b644:	f10b 0901 	add.w	r9, fp, #1
 800b648:	e700      	b.n	800b44c <__sfvwrite_r+0x5c>
 800b64a:	4293      	cmp	r3, r2
 800b64c:	dc08      	bgt.n	800b660 <__sfvwrite_r+0x270>
 800b64e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b650:	4652      	mov	r2, sl
 800b652:	4630      	mov	r0, r6
 800b654:	69e1      	ldr	r1, [r4, #28]
 800b656:	47a8      	blx	r5
 800b658:	1e05      	subs	r5, r0, #0
 800b65a:	f73f af13 	bgt.w	800b484 <__sfvwrite_r+0x94>
 800b65e:	e779      	b.n	800b554 <__sfvwrite_r+0x164>
 800b660:	4651      	mov	r1, sl
 800b662:	9201      	str	r2, [sp, #4]
 800b664:	f000 f8d6 	bl	800b814 <memmove>
 800b668:	9a01      	ldr	r2, [sp, #4]
 800b66a:	68a3      	ldr	r3, [r4, #8]
 800b66c:	4615      	mov	r5, r2
 800b66e:	1a9b      	subs	r3, r3, r2
 800b670:	60a3      	str	r3, [r4, #8]
 800b672:	6823      	ldr	r3, [r4, #0]
 800b674:	4413      	add	r3, r2
 800b676:	6023      	str	r3, [r4, #0]
 800b678:	e704      	b.n	800b484 <__sfvwrite_r+0x94>
 800b67a:	2001      	movs	r0, #1
 800b67c:	e70c      	b.n	800b498 <__sfvwrite_r+0xa8>
 800b67e:	bf00      	nop
 800b680:	7ffffc00 	.word	0x7ffffc00

0800b684 <_fwalk_reent>:
 800b684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b688:	4606      	mov	r6, r0
 800b68a:	4688      	mov	r8, r1
 800b68c:	2700      	movs	r7, #0
 800b68e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800b692:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b696:	f1b9 0901 	subs.w	r9, r9, #1
 800b69a:	d505      	bpl.n	800b6a8 <_fwalk_reent+0x24>
 800b69c:	6824      	ldr	r4, [r4, #0]
 800b69e:	2c00      	cmp	r4, #0
 800b6a0:	d1f7      	bne.n	800b692 <_fwalk_reent+0xe>
 800b6a2:	4638      	mov	r0, r7
 800b6a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6a8:	89ab      	ldrh	r3, [r5, #12]
 800b6aa:	2b01      	cmp	r3, #1
 800b6ac:	d907      	bls.n	800b6be <_fwalk_reent+0x3a>
 800b6ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6b2:	3301      	adds	r3, #1
 800b6b4:	d003      	beq.n	800b6be <_fwalk_reent+0x3a>
 800b6b6:	4629      	mov	r1, r5
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	47c0      	blx	r8
 800b6bc:	4307      	orrs	r7, r0
 800b6be:	3568      	adds	r5, #104	; 0x68
 800b6c0:	e7e9      	b.n	800b696 <_fwalk_reent+0x12>
	...

0800b6c4 <__locale_mb_cur_max>:
 800b6c4:	4b01      	ldr	r3, [pc, #4]	; (800b6cc <__locale_mb_cur_max+0x8>)
 800b6c6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b6ca:	4770      	bx	lr
 800b6cc:	2000087c 	.word	0x2000087c

0800b6d0 <_localeconv_r>:
 800b6d0:	4800      	ldr	r0, [pc, #0]	; (800b6d4 <_localeconv_r+0x4>)
 800b6d2:	4770      	bx	lr
 800b6d4:	2000096c 	.word	0x2000096c

0800b6d8 <__retarget_lock_init_recursive>:
 800b6d8:	4770      	bx	lr

0800b6da <__retarget_lock_close_recursive>:
 800b6da:	4770      	bx	lr

0800b6dc <__retarget_lock_acquire_recursive>:
 800b6dc:	4770      	bx	lr

0800b6de <__retarget_lock_release_recursive>:
 800b6de:	4770      	bx	lr

0800b6e0 <__swhatbuf_r>:
 800b6e0:	b570      	push	{r4, r5, r6, lr}
 800b6e2:	460e      	mov	r6, r1
 800b6e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6e8:	4614      	mov	r4, r2
 800b6ea:	2900      	cmp	r1, #0
 800b6ec:	461d      	mov	r5, r3
 800b6ee:	b096      	sub	sp, #88	; 0x58
 800b6f0:	da09      	bge.n	800b706 <__swhatbuf_r+0x26>
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	89b3      	ldrh	r3, [r6, #12]
 800b6f6:	602a      	str	r2, [r5, #0]
 800b6f8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b6fc:	d116      	bne.n	800b72c <__swhatbuf_r+0x4c>
 800b6fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b702:	6023      	str	r3, [r4, #0]
 800b704:	e015      	b.n	800b732 <__swhatbuf_r+0x52>
 800b706:	466a      	mov	r2, sp
 800b708:	f001 fd4c 	bl	800d1a4 <_fstat_r>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	dbf0      	blt.n	800b6f2 <__swhatbuf_r+0x12>
 800b710:	9a01      	ldr	r2, [sp, #4]
 800b712:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b716:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b71a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b71e:	425a      	negs	r2, r3
 800b720:	415a      	adcs	r2, r3
 800b722:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b726:	602a      	str	r2, [r5, #0]
 800b728:	6023      	str	r3, [r4, #0]
 800b72a:	e002      	b.n	800b732 <__swhatbuf_r+0x52>
 800b72c:	2340      	movs	r3, #64	; 0x40
 800b72e:	4610      	mov	r0, r2
 800b730:	6023      	str	r3, [r4, #0]
 800b732:	b016      	add	sp, #88	; 0x58
 800b734:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b738 <__smakebuf_r>:
 800b738:	898b      	ldrh	r3, [r1, #12]
 800b73a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b73c:	079d      	lsls	r5, r3, #30
 800b73e:	4606      	mov	r6, r0
 800b740:	460c      	mov	r4, r1
 800b742:	d507      	bpl.n	800b754 <__smakebuf_r+0x1c>
 800b744:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800b748:	6023      	str	r3, [r4, #0]
 800b74a:	6123      	str	r3, [r4, #16]
 800b74c:	2301      	movs	r3, #1
 800b74e:	6163      	str	r3, [r4, #20]
 800b750:	b002      	add	sp, #8
 800b752:	bd70      	pop	{r4, r5, r6, pc}
 800b754:	466a      	mov	r2, sp
 800b756:	ab01      	add	r3, sp, #4
 800b758:	f7ff ffc2 	bl	800b6e0 <__swhatbuf_r>
 800b75c:	9900      	ldr	r1, [sp, #0]
 800b75e:	4605      	mov	r5, r0
 800b760:	4630      	mov	r0, r6
 800b762:	f7fb fe31 	bl	80073c8 <_malloc_r>
 800b766:	b948      	cbnz	r0, 800b77c <__smakebuf_r+0x44>
 800b768:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b76c:	059a      	lsls	r2, r3, #22
 800b76e:	d4ef      	bmi.n	800b750 <__smakebuf_r+0x18>
 800b770:	f023 0303 	bic.w	r3, r3, #3
 800b774:	f043 0302 	orr.w	r3, r3, #2
 800b778:	81a3      	strh	r3, [r4, #12]
 800b77a:	e7e3      	b.n	800b744 <__smakebuf_r+0xc>
 800b77c:	4b0d      	ldr	r3, [pc, #52]	; (800b7b4 <__smakebuf_r+0x7c>)
 800b77e:	63f3      	str	r3, [r6, #60]	; 0x3c
 800b780:	89a3      	ldrh	r3, [r4, #12]
 800b782:	6020      	str	r0, [r4, #0]
 800b784:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b788:	81a3      	strh	r3, [r4, #12]
 800b78a:	9b00      	ldr	r3, [sp, #0]
 800b78c:	6120      	str	r0, [r4, #16]
 800b78e:	6163      	str	r3, [r4, #20]
 800b790:	9b01      	ldr	r3, [sp, #4]
 800b792:	b15b      	cbz	r3, 800b7ac <__smakebuf_r+0x74>
 800b794:	4630      	mov	r0, r6
 800b796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b79a:	f001 fd15 	bl	800d1c8 <_isatty_r>
 800b79e:	b128      	cbz	r0, 800b7ac <__smakebuf_r+0x74>
 800b7a0:	89a3      	ldrh	r3, [r4, #12]
 800b7a2:	f023 0303 	bic.w	r3, r3, #3
 800b7a6:	f043 0301 	orr.w	r3, r3, #1
 800b7aa:	81a3      	strh	r3, [r4, #12]
 800b7ac:	89a0      	ldrh	r0, [r4, #12]
 800b7ae:	4305      	orrs	r5, r0
 800b7b0:	81a5      	strh	r5, [r4, #12]
 800b7b2:	e7cd      	b.n	800b750 <__smakebuf_r+0x18>
 800b7b4:	0800b115 	.word	0x0800b115

0800b7b8 <__ascii_mbtowc>:
 800b7b8:	b082      	sub	sp, #8
 800b7ba:	b901      	cbnz	r1, 800b7be <__ascii_mbtowc+0x6>
 800b7bc:	a901      	add	r1, sp, #4
 800b7be:	b142      	cbz	r2, 800b7d2 <__ascii_mbtowc+0x1a>
 800b7c0:	b14b      	cbz	r3, 800b7d6 <__ascii_mbtowc+0x1e>
 800b7c2:	7813      	ldrb	r3, [r2, #0]
 800b7c4:	600b      	str	r3, [r1, #0]
 800b7c6:	7812      	ldrb	r2, [r2, #0]
 800b7c8:	1e10      	subs	r0, r2, #0
 800b7ca:	bf18      	it	ne
 800b7cc:	2001      	movne	r0, #1
 800b7ce:	b002      	add	sp, #8
 800b7d0:	4770      	bx	lr
 800b7d2:	4610      	mov	r0, r2
 800b7d4:	e7fb      	b.n	800b7ce <__ascii_mbtowc+0x16>
 800b7d6:	f06f 0001 	mvn.w	r0, #1
 800b7da:	e7f8      	b.n	800b7ce <__ascii_mbtowc+0x16>

0800b7dc <memchr>:
 800b7dc:	4603      	mov	r3, r0
 800b7de:	b510      	push	{r4, lr}
 800b7e0:	b2c9      	uxtb	r1, r1
 800b7e2:	4402      	add	r2, r0
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	d101      	bne.n	800b7ee <memchr+0x12>
 800b7ea:	2000      	movs	r0, #0
 800b7ec:	e003      	b.n	800b7f6 <memchr+0x1a>
 800b7ee:	7804      	ldrb	r4, [r0, #0]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	428c      	cmp	r4, r1
 800b7f4:	d1f6      	bne.n	800b7e4 <memchr+0x8>
 800b7f6:	bd10      	pop	{r4, pc}

0800b7f8 <memcpy>:
 800b7f8:	440a      	add	r2, r1
 800b7fa:	4291      	cmp	r1, r2
 800b7fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800b800:	d100      	bne.n	800b804 <memcpy+0xc>
 800b802:	4770      	bx	lr
 800b804:	b510      	push	{r4, lr}
 800b806:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b80a:	4291      	cmp	r1, r2
 800b80c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b810:	d1f9      	bne.n	800b806 <memcpy+0xe>
 800b812:	bd10      	pop	{r4, pc}

0800b814 <memmove>:
 800b814:	4288      	cmp	r0, r1
 800b816:	b510      	push	{r4, lr}
 800b818:	eb01 0402 	add.w	r4, r1, r2
 800b81c:	d902      	bls.n	800b824 <memmove+0x10>
 800b81e:	4284      	cmp	r4, r0
 800b820:	4623      	mov	r3, r4
 800b822:	d807      	bhi.n	800b834 <memmove+0x20>
 800b824:	1e43      	subs	r3, r0, #1
 800b826:	42a1      	cmp	r1, r4
 800b828:	d008      	beq.n	800b83c <memmove+0x28>
 800b82a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b82e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b832:	e7f8      	b.n	800b826 <memmove+0x12>
 800b834:	4601      	mov	r1, r0
 800b836:	4402      	add	r2, r0
 800b838:	428a      	cmp	r2, r1
 800b83a:	d100      	bne.n	800b83e <memmove+0x2a>
 800b83c:	bd10      	pop	{r4, pc}
 800b83e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b842:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b846:	e7f7      	b.n	800b838 <memmove+0x24>

0800b848 <_Balloc>:
 800b848:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b84a:	b570      	push	{r4, r5, r6, lr}
 800b84c:	4605      	mov	r5, r0
 800b84e:	460c      	mov	r4, r1
 800b850:	b17b      	cbz	r3, 800b872 <_Balloc+0x2a>
 800b852:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800b854:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b858:	b9a0      	cbnz	r0, 800b884 <_Balloc+0x3c>
 800b85a:	2101      	movs	r1, #1
 800b85c:	fa01 f604 	lsl.w	r6, r1, r4
 800b860:	1d72      	adds	r2, r6, #5
 800b862:	4628      	mov	r0, r5
 800b864:	0092      	lsls	r2, r2, #2
 800b866:	f001 fb8b 	bl	800cf80 <_calloc_r>
 800b86a:	b148      	cbz	r0, 800b880 <_Balloc+0x38>
 800b86c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800b870:	e00b      	b.n	800b88a <_Balloc+0x42>
 800b872:	2221      	movs	r2, #33	; 0x21
 800b874:	2104      	movs	r1, #4
 800b876:	f001 fb83 	bl	800cf80 <_calloc_r>
 800b87a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800b87c:	2800      	cmp	r0, #0
 800b87e:	d1e8      	bne.n	800b852 <_Balloc+0xa>
 800b880:	2000      	movs	r0, #0
 800b882:	bd70      	pop	{r4, r5, r6, pc}
 800b884:	6802      	ldr	r2, [r0, #0]
 800b886:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800b88a:	2300      	movs	r3, #0
 800b88c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b890:	e7f7      	b.n	800b882 <_Balloc+0x3a>

0800b892 <_Bfree>:
 800b892:	b131      	cbz	r1, 800b8a2 <_Bfree+0x10>
 800b894:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b896:	684a      	ldr	r2, [r1, #4]
 800b898:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b89c:	6008      	str	r0, [r1, #0]
 800b89e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b8a2:	4770      	bx	lr

0800b8a4 <__multadd>:
 800b8a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8a8:	4698      	mov	r8, r3
 800b8aa:	460c      	mov	r4, r1
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	690e      	ldr	r6, [r1, #16]
 800b8b0:	4607      	mov	r7, r0
 800b8b2:	f101 0014 	add.w	r0, r1, #20
 800b8b6:	6805      	ldr	r5, [r0, #0]
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	b2a9      	uxth	r1, r5
 800b8bc:	fb02 8101 	mla	r1, r2, r1, r8
 800b8c0:	0c2d      	lsrs	r5, r5, #16
 800b8c2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b8c6:	fb02 c505 	mla	r5, r2, r5, ip
 800b8ca:	b289      	uxth	r1, r1
 800b8cc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b8d0:	429e      	cmp	r6, r3
 800b8d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b8d6:	f840 1b04 	str.w	r1, [r0], #4
 800b8da:	dcec      	bgt.n	800b8b6 <__multadd+0x12>
 800b8dc:	f1b8 0f00 	cmp.w	r8, #0
 800b8e0:	d022      	beq.n	800b928 <__multadd+0x84>
 800b8e2:	68a3      	ldr	r3, [r4, #8]
 800b8e4:	42b3      	cmp	r3, r6
 800b8e6:	dc19      	bgt.n	800b91c <__multadd+0x78>
 800b8e8:	6861      	ldr	r1, [r4, #4]
 800b8ea:	4638      	mov	r0, r7
 800b8ec:	3101      	adds	r1, #1
 800b8ee:	f7ff ffab 	bl	800b848 <_Balloc>
 800b8f2:	4605      	mov	r5, r0
 800b8f4:	b928      	cbnz	r0, 800b902 <__multadd+0x5e>
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	21b5      	movs	r1, #181	; 0xb5
 800b8fa:	4b0d      	ldr	r3, [pc, #52]	; (800b930 <__multadd+0x8c>)
 800b8fc:	480d      	ldr	r0, [pc, #52]	; (800b934 <__multadd+0x90>)
 800b8fe:	f001 fb21 	bl	800cf44 <__assert_func>
 800b902:	6922      	ldr	r2, [r4, #16]
 800b904:	f104 010c 	add.w	r1, r4, #12
 800b908:	3202      	adds	r2, #2
 800b90a:	0092      	lsls	r2, r2, #2
 800b90c:	300c      	adds	r0, #12
 800b90e:	f7ff ff73 	bl	800b7f8 <memcpy>
 800b912:	4621      	mov	r1, r4
 800b914:	4638      	mov	r0, r7
 800b916:	f7ff ffbc 	bl	800b892 <_Bfree>
 800b91a:	462c      	mov	r4, r5
 800b91c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b920:	3601      	adds	r6, #1
 800b922:	f8c3 8014 	str.w	r8, [r3, #20]
 800b926:	6126      	str	r6, [r4, #16]
 800b928:	4620      	mov	r0, r4
 800b92a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b92e:	bf00      	nop
 800b930:	0800fd12 	.word	0x0800fd12
 800b934:	0800fd8c 	.word	0x0800fd8c

0800b938 <__hi0bits>:
 800b938:	0c02      	lsrs	r2, r0, #16
 800b93a:	0412      	lsls	r2, r2, #16
 800b93c:	4603      	mov	r3, r0
 800b93e:	b9ca      	cbnz	r2, 800b974 <__hi0bits+0x3c>
 800b940:	0403      	lsls	r3, r0, #16
 800b942:	2010      	movs	r0, #16
 800b944:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b948:	bf04      	itt	eq
 800b94a:	021b      	lsleq	r3, r3, #8
 800b94c:	3008      	addeq	r0, #8
 800b94e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b952:	bf04      	itt	eq
 800b954:	011b      	lsleq	r3, r3, #4
 800b956:	3004      	addeq	r0, #4
 800b958:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b95c:	bf04      	itt	eq
 800b95e:	009b      	lsleq	r3, r3, #2
 800b960:	3002      	addeq	r0, #2
 800b962:	2b00      	cmp	r3, #0
 800b964:	db05      	blt.n	800b972 <__hi0bits+0x3a>
 800b966:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b96a:	f100 0001 	add.w	r0, r0, #1
 800b96e:	bf08      	it	eq
 800b970:	2020      	moveq	r0, #32
 800b972:	4770      	bx	lr
 800b974:	2000      	movs	r0, #0
 800b976:	e7e5      	b.n	800b944 <__hi0bits+0xc>

0800b978 <__lo0bits>:
 800b978:	6803      	ldr	r3, [r0, #0]
 800b97a:	4602      	mov	r2, r0
 800b97c:	f013 0007 	ands.w	r0, r3, #7
 800b980:	d00b      	beq.n	800b99a <__lo0bits+0x22>
 800b982:	07d9      	lsls	r1, r3, #31
 800b984:	d422      	bmi.n	800b9cc <__lo0bits+0x54>
 800b986:	0798      	lsls	r0, r3, #30
 800b988:	bf49      	itett	mi
 800b98a:	085b      	lsrmi	r3, r3, #1
 800b98c:	089b      	lsrpl	r3, r3, #2
 800b98e:	2001      	movmi	r0, #1
 800b990:	6013      	strmi	r3, [r2, #0]
 800b992:	bf5c      	itt	pl
 800b994:	2002      	movpl	r0, #2
 800b996:	6013      	strpl	r3, [r2, #0]
 800b998:	4770      	bx	lr
 800b99a:	b299      	uxth	r1, r3
 800b99c:	b909      	cbnz	r1, 800b9a2 <__lo0bits+0x2a>
 800b99e:	2010      	movs	r0, #16
 800b9a0:	0c1b      	lsrs	r3, r3, #16
 800b9a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b9a6:	bf04      	itt	eq
 800b9a8:	0a1b      	lsreq	r3, r3, #8
 800b9aa:	3008      	addeq	r0, #8
 800b9ac:	0719      	lsls	r1, r3, #28
 800b9ae:	bf04      	itt	eq
 800b9b0:	091b      	lsreq	r3, r3, #4
 800b9b2:	3004      	addeq	r0, #4
 800b9b4:	0799      	lsls	r1, r3, #30
 800b9b6:	bf04      	itt	eq
 800b9b8:	089b      	lsreq	r3, r3, #2
 800b9ba:	3002      	addeq	r0, #2
 800b9bc:	07d9      	lsls	r1, r3, #31
 800b9be:	d403      	bmi.n	800b9c8 <__lo0bits+0x50>
 800b9c0:	085b      	lsrs	r3, r3, #1
 800b9c2:	f100 0001 	add.w	r0, r0, #1
 800b9c6:	d003      	beq.n	800b9d0 <__lo0bits+0x58>
 800b9c8:	6013      	str	r3, [r2, #0]
 800b9ca:	4770      	bx	lr
 800b9cc:	2000      	movs	r0, #0
 800b9ce:	4770      	bx	lr
 800b9d0:	2020      	movs	r0, #32
 800b9d2:	4770      	bx	lr

0800b9d4 <__i2b>:
 800b9d4:	b510      	push	{r4, lr}
 800b9d6:	460c      	mov	r4, r1
 800b9d8:	2101      	movs	r1, #1
 800b9da:	f7ff ff35 	bl	800b848 <_Balloc>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	b928      	cbnz	r0, 800b9ee <__i2b+0x1a>
 800b9e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b9e6:	4b04      	ldr	r3, [pc, #16]	; (800b9f8 <__i2b+0x24>)
 800b9e8:	4804      	ldr	r0, [pc, #16]	; (800b9fc <__i2b+0x28>)
 800b9ea:	f001 faab 	bl	800cf44 <__assert_func>
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	6144      	str	r4, [r0, #20]
 800b9f2:	6103      	str	r3, [r0, #16]
 800b9f4:	bd10      	pop	{r4, pc}
 800b9f6:	bf00      	nop
 800b9f8:	0800fd12 	.word	0x0800fd12
 800b9fc:	0800fd8c 	.word	0x0800fd8c

0800ba00 <__multiply>:
 800ba00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba04:	4614      	mov	r4, r2
 800ba06:	690a      	ldr	r2, [r1, #16]
 800ba08:	6923      	ldr	r3, [r4, #16]
 800ba0a:	460d      	mov	r5, r1
 800ba0c:	429a      	cmp	r2, r3
 800ba0e:	bfbe      	ittt	lt
 800ba10:	460b      	movlt	r3, r1
 800ba12:	4625      	movlt	r5, r4
 800ba14:	461c      	movlt	r4, r3
 800ba16:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ba1a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ba1e:	68ab      	ldr	r3, [r5, #8]
 800ba20:	6869      	ldr	r1, [r5, #4]
 800ba22:	eb0a 0709 	add.w	r7, sl, r9
 800ba26:	42bb      	cmp	r3, r7
 800ba28:	b085      	sub	sp, #20
 800ba2a:	bfb8      	it	lt
 800ba2c:	3101      	addlt	r1, #1
 800ba2e:	f7ff ff0b 	bl	800b848 <_Balloc>
 800ba32:	b930      	cbnz	r0, 800ba42 <__multiply+0x42>
 800ba34:	4602      	mov	r2, r0
 800ba36:	f240 115d 	movw	r1, #349	; 0x15d
 800ba3a:	4b41      	ldr	r3, [pc, #260]	; (800bb40 <__multiply+0x140>)
 800ba3c:	4841      	ldr	r0, [pc, #260]	; (800bb44 <__multiply+0x144>)
 800ba3e:	f001 fa81 	bl	800cf44 <__assert_func>
 800ba42:	f100 0614 	add.w	r6, r0, #20
 800ba46:	4633      	mov	r3, r6
 800ba48:	2200      	movs	r2, #0
 800ba4a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ba4e:	4543      	cmp	r3, r8
 800ba50:	d31e      	bcc.n	800ba90 <__multiply+0x90>
 800ba52:	f105 0c14 	add.w	ip, r5, #20
 800ba56:	f104 0314 	add.w	r3, r4, #20
 800ba5a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ba5e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ba62:	9202      	str	r2, [sp, #8]
 800ba64:	ebac 0205 	sub.w	r2, ip, r5
 800ba68:	3a15      	subs	r2, #21
 800ba6a:	f022 0203 	bic.w	r2, r2, #3
 800ba6e:	3204      	adds	r2, #4
 800ba70:	f105 0115 	add.w	r1, r5, #21
 800ba74:	458c      	cmp	ip, r1
 800ba76:	bf38      	it	cc
 800ba78:	2204      	movcc	r2, #4
 800ba7a:	9201      	str	r2, [sp, #4]
 800ba7c:	9a02      	ldr	r2, [sp, #8]
 800ba7e:	9303      	str	r3, [sp, #12]
 800ba80:	429a      	cmp	r2, r3
 800ba82:	d808      	bhi.n	800ba96 <__multiply+0x96>
 800ba84:	2f00      	cmp	r7, #0
 800ba86:	dc55      	bgt.n	800bb34 <__multiply+0x134>
 800ba88:	6107      	str	r7, [r0, #16]
 800ba8a:	b005      	add	sp, #20
 800ba8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba90:	f843 2b04 	str.w	r2, [r3], #4
 800ba94:	e7db      	b.n	800ba4e <__multiply+0x4e>
 800ba96:	f8b3 a000 	ldrh.w	sl, [r3]
 800ba9a:	f1ba 0f00 	cmp.w	sl, #0
 800ba9e:	d020      	beq.n	800bae2 <__multiply+0xe2>
 800baa0:	46b1      	mov	r9, r6
 800baa2:	2200      	movs	r2, #0
 800baa4:	f105 0e14 	add.w	lr, r5, #20
 800baa8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800baac:	f8d9 b000 	ldr.w	fp, [r9]
 800bab0:	b2a1      	uxth	r1, r4
 800bab2:	fa1f fb8b 	uxth.w	fp, fp
 800bab6:	fb0a b101 	mla	r1, sl, r1, fp
 800baba:	4411      	add	r1, r2
 800babc:	f8d9 2000 	ldr.w	r2, [r9]
 800bac0:	0c24      	lsrs	r4, r4, #16
 800bac2:	0c12      	lsrs	r2, r2, #16
 800bac4:	fb0a 2404 	mla	r4, sl, r4, r2
 800bac8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bacc:	b289      	uxth	r1, r1
 800bace:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bad2:	45f4      	cmp	ip, lr
 800bad4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bad8:	f849 1b04 	str.w	r1, [r9], #4
 800badc:	d8e4      	bhi.n	800baa8 <__multiply+0xa8>
 800bade:	9901      	ldr	r1, [sp, #4]
 800bae0:	5072      	str	r2, [r6, r1]
 800bae2:	9a03      	ldr	r2, [sp, #12]
 800bae4:	3304      	adds	r3, #4
 800bae6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800baea:	f1b9 0f00 	cmp.w	r9, #0
 800baee:	d01f      	beq.n	800bb30 <__multiply+0x130>
 800baf0:	46b6      	mov	lr, r6
 800baf2:	f04f 0a00 	mov.w	sl, #0
 800baf6:	6834      	ldr	r4, [r6, #0]
 800baf8:	f105 0114 	add.w	r1, r5, #20
 800bafc:	880a      	ldrh	r2, [r1, #0]
 800bafe:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bb02:	b2a4      	uxth	r4, r4
 800bb04:	fb09 b202 	mla	r2, r9, r2, fp
 800bb08:	4492      	add	sl, r2
 800bb0a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bb0e:	f84e 4b04 	str.w	r4, [lr], #4
 800bb12:	f851 4b04 	ldr.w	r4, [r1], #4
 800bb16:	f8be 2000 	ldrh.w	r2, [lr]
 800bb1a:	0c24      	lsrs	r4, r4, #16
 800bb1c:	fb09 2404 	mla	r4, r9, r4, r2
 800bb20:	458c      	cmp	ip, r1
 800bb22:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800bb26:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bb2a:	d8e7      	bhi.n	800bafc <__multiply+0xfc>
 800bb2c:	9a01      	ldr	r2, [sp, #4]
 800bb2e:	50b4      	str	r4, [r6, r2]
 800bb30:	3604      	adds	r6, #4
 800bb32:	e7a3      	b.n	800ba7c <__multiply+0x7c>
 800bb34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d1a5      	bne.n	800ba88 <__multiply+0x88>
 800bb3c:	3f01      	subs	r7, #1
 800bb3e:	e7a1      	b.n	800ba84 <__multiply+0x84>
 800bb40:	0800fd12 	.word	0x0800fd12
 800bb44:	0800fd8c 	.word	0x0800fd8c

0800bb48 <__pow5mult>:
 800bb48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb4c:	4615      	mov	r5, r2
 800bb4e:	f012 0203 	ands.w	r2, r2, #3
 800bb52:	4606      	mov	r6, r0
 800bb54:	460f      	mov	r7, r1
 800bb56:	d007      	beq.n	800bb68 <__pow5mult+0x20>
 800bb58:	4c1a      	ldr	r4, [pc, #104]	; (800bbc4 <__pow5mult+0x7c>)
 800bb5a:	3a01      	subs	r2, #1
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb62:	f7ff fe9f 	bl	800b8a4 <__multadd>
 800bb66:	4607      	mov	r7, r0
 800bb68:	10ad      	asrs	r5, r5, #2
 800bb6a:	d027      	beq.n	800bbbc <__pow5mult+0x74>
 800bb6c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800bb6e:	b944      	cbnz	r4, 800bb82 <__pow5mult+0x3a>
 800bb70:	f240 2171 	movw	r1, #625	; 0x271
 800bb74:	4630      	mov	r0, r6
 800bb76:	f7ff ff2d 	bl	800b9d4 <__i2b>
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	4604      	mov	r4, r0
 800bb7e:	64b0      	str	r0, [r6, #72]	; 0x48
 800bb80:	6003      	str	r3, [r0, #0]
 800bb82:	f04f 0900 	mov.w	r9, #0
 800bb86:	07eb      	lsls	r3, r5, #31
 800bb88:	d50a      	bpl.n	800bba0 <__pow5mult+0x58>
 800bb8a:	4639      	mov	r1, r7
 800bb8c:	4622      	mov	r2, r4
 800bb8e:	4630      	mov	r0, r6
 800bb90:	f7ff ff36 	bl	800ba00 <__multiply>
 800bb94:	4680      	mov	r8, r0
 800bb96:	4639      	mov	r1, r7
 800bb98:	4630      	mov	r0, r6
 800bb9a:	f7ff fe7a 	bl	800b892 <_Bfree>
 800bb9e:	4647      	mov	r7, r8
 800bba0:	106d      	asrs	r5, r5, #1
 800bba2:	d00b      	beq.n	800bbbc <__pow5mult+0x74>
 800bba4:	6820      	ldr	r0, [r4, #0]
 800bba6:	b938      	cbnz	r0, 800bbb8 <__pow5mult+0x70>
 800bba8:	4622      	mov	r2, r4
 800bbaa:	4621      	mov	r1, r4
 800bbac:	4630      	mov	r0, r6
 800bbae:	f7ff ff27 	bl	800ba00 <__multiply>
 800bbb2:	6020      	str	r0, [r4, #0]
 800bbb4:	f8c0 9000 	str.w	r9, [r0]
 800bbb8:	4604      	mov	r4, r0
 800bbba:	e7e4      	b.n	800bb86 <__pow5mult+0x3e>
 800bbbc:	4638      	mov	r0, r7
 800bbbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbc2:	bf00      	nop
 800bbc4:	0800fee0 	.word	0x0800fee0

0800bbc8 <__lshift>:
 800bbc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbcc:	460c      	mov	r4, r1
 800bbce:	4607      	mov	r7, r0
 800bbd0:	4691      	mov	r9, r2
 800bbd2:	6923      	ldr	r3, [r4, #16]
 800bbd4:	6849      	ldr	r1, [r1, #4]
 800bbd6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbda:	68a3      	ldr	r3, [r4, #8]
 800bbdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbe0:	f108 0601 	add.w	r6, r8, #1
 800bbe4:	42b3      	cmp	r3, r6
 800bbe6:	db0b      	blt.n	800bc00 <__lshift+0x38>
 800bbe8:	4638      	mov	r0, r7
 800bbea:	f7ff fe2d 	bl	800b848 <_Balloc>
 800bbee:	4605      	mov	r5, r0
 800bbf0:	b948      	cbnz	r0, 800bc06 <__lshift+0x3e>
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bbf8:	4b27      	ldr	r3, [pc, #156]	; (800bc98 <__lshift+0xd0>)
 800bbfa:	4828      	ldr	r0, [pc, #160]	; (800bc9c <__lshift+0xd4>)
 800bbfc:	f001 f9a2 	bl	800cf44 <__assert_func>
 800bc00:	3101      	adds	r1, #1
 800bc02:	005b      	lsls	r3, r3, #1
 800bc04:	e7ee      	b.n	800bbe4 <__lshift+0x1c>
 800bc06:	2300      	movs	r3, #0
 800bc08:	f100 0114 	add.w	r1, r0, #20
 800bc0c:	f100 0210 	add.w	r2, r0, #16
 800bc10:	4618      	mov	r0, r3
 800bc12:	4553      	cmp	r3, sl
 800bc14:	db33      	blt.n	800bc7e <__lshift+0xb6>
 800bc16:	6920      	ldr	r0, [r4, #16]
 800bc18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc1c:	f104 0314 	add.w	r3, r4, #20
 800bc20:	f019 091f 	ands.w	r9, r9, #31
 800bc24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc2c:	d02b      	beq.n	800bc86 <__lshift+0xbe>
 800bc2e:	468a      	mov	sl, r1
 800bc30:	2200      	movs	r2, #0
 800bc32:	f1c9 0e20 	rsb	lr, r9, #32
 800bc36:	6818      	ldr	r0, [r3, #0]
 800bc38:	fa00 f009 	lsl.w	r0, r0, r9
 800bc3c:	4302      	orrs	r2, r0
 800bc3e:	f84a 2b04 	str.w	r2, [sl], #4
 800bc42:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc46:	459c      	cmp	ip, r3
 800bc48:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc4c:	d8f3      	bhi.n	800bc36 <__lshift+0x6e>
 800bc4e:	ebac 0304 	sub.w	r3, ip, r4
 800bc52:	3b15      	subs	r3, #21
 800bc54:	f023 0303 	bic.w	r3, r3, #3
 800bc58:	3304      	adds	r3, #4
 800bc5a:	f104 0015 	add.w	r0, r4, #21
 800bc5e:	4584      	cmp	ip, r0
 800bc60:	bf38      	it	cc
 800bc62:	2304      	movcc	r3, #4
 800bc64:	50ca      	str	r2, [r1, r3]
 800bc66:	b10a      	cbz	r2, 800bc6c <__lshift+0xa4>
 800bc68:	f108 0602 	add.w	r6, r8, #2
 800bc6c:	3e01      	subs	r6, #1
 800bc6e:	4638      	mov	r0, r7
 800bc70:	4621      	mov	r1, r4
 800bc72:	612e      	str	r6, [r5, #16]
 800bc74:	f7ff fe0d 	bl	800b892 <_Bfree>
 800bc78:	4628      	mov	r0, r5
 800bc7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc82:	3301      	adds	r3, #1
 800bc84:	e7c5      	b.n	800bc12 <__lshift+0x4a>
 800bc86:	3904      	subs	r1, #4
 800bc88:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc8c:	459c      	cmp	ip, r3
 800bc8e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc92:	d8f9      	bhi.n	800bc88 <__lshift+0xc0>
 800bc94:	e7ea      	b.n	800bc6c <__lshift+0xa4>
 800bc96:	bf00      	nop
 800bc98:	0800fd12 	.word	0x0800fd12
 800bc9c:	0800fd8c 	.word	0x0800fd8c

0800bca0 <__mcmp>:
 800bca0:	4603      	mov	r3, r0
 800bca2:	690a      	ldr	r2, [r1, #16]
 800bca4:	6900      	ldr	r0, [r0, #16]
 800bca6:	b530      	push	{r4, r5, lr}
 800bca8:	1a80      	subs	r0, r0, r2
 800bcaa:	d10d      	bne.n	800bcc8 <__mcmp+0x28>
 800bcac:	3314      	adds	r3, #20
 800bcae:	3114      	adds	r1, #20
 800bcb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bcb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bcb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bcbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bcc0:	4295      	cmp	r5, r2
 800bcc2:	d002      	beq.n	800bcca <__mcmp+0x2a>
 800bcc4:	d304      	bcc.n	800bcd0 <__mcmp+0x30>
 800bcc6:	2001      	movs	r0, #1
 800bcc8:	bd30      	pop	{r4, r5, pc}
 800bcca:	42a3      	cmp	r3, r4
 800bccc:	d3f4      	bcc.n	800bcb8 <__mcmp+0x18>
 800bcce:	e7fb      	b.n	800bcc8 <__mcmp+0x28>
 800bcd0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcd4:	e7f8      	b.n	800bcc8 <__mcmp+0x28>
	...

0800bcd8 <__mdiff>:
 800bcd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	460c      	mov	r4, r1
 800bcde:	4606      	mov	r6, r0
 800bce0:	4611      	mov	r1, r2
 800bce2:	4620      	mov	r0, r4
 800bce4:	4692      	mov	sl, r2
 800bce6:	f7ff ffdb 	bl	800bca0 <__mcmp>
 800bcea:	1e05      	subs	r5, r0, #0
 800bcec:	d111      	bne.n	800bd12 <__mdiff+0x3a>
 800bcee:	4629      	mov	r1, r5
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	f7ff fda9 	bl	800b848 <_Balloc>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	b928      	cbnz	r0, 800bd06 <__mdiff+0x2e>
 800bcfa:	f240 2132 	movw	r1, #562	; 0x232
 800bcfe:	4b3c      	ldr	r3, [pc, #240]	; (800bdf0 <__mdiff+0x118>)
 800bd00:	483c      	ldr	r0, [pc, #240]	; (800bdf4 <__mdiff+0x11c>)
 800bd02:	f001 f91f 	bl	800cf44 <__assert_func>
 800bd06:	2301      	movs	r3, #1
 800bd08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd0c:	4610      	mov	r0, r2
 800bd0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd12:	bfa4      	itt	ge
 800bd14:	4653      	movge	r3, sl
 800bd16:	46a2      	movge	sl, r4
 800bd18:	4630      	mov	r0, r6
 800bd1a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800bd1e:	bfa6      	itte	ge
 800bd20:	461c      	movge	r4, r3
 800bd22:	2500      	movge	r5, #0
 800bd24:	2501      	movlt	r5, #1
 800bd26:	f7ff fd8f 	bl	800b848 <_Balloc>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	b918      	cbnz	r0, 800bd36 <__mdiff+0x5e>
 800bd2e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bd32:	4b2f      	ldr	r3, [pc, #188]	; (800bdf0 <__mdiff+0x118>)
 800bd34:	e7e4      	b.n	800bd00 <__mdiff+0x28>
 800bd36:	f100 0814 	add.w	r8, r0, #20
 800bd3a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800bd3e:	60c5      	str	r5, [r0, #12]
 800bd40:	f04f 0c00 	mov.w	ip, #0
 800bd44:	f10a 0514 	add.w	r5, sl, #20
 800bd48:	f10a 0010 	add.w	r0, sl, #16
 800bd4c:	46c2      	mov	sl, r8
 800bd4e:	6926      	ldr	r6, [r4, #16]
 800bd50:	f104 0914 	add.w	r9, r4, #20
 800bd54:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800bd58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bd5c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800bd60:	f859 3b04 	ldr.w	r3, [r9], #4
 800bd64:	fa1f f18b 	uxth.w	r1, fp
 800bd68:	4461      	add	r1, ip
 800bd6a:	fa1f fc83 	uxth.w	ip, r3
 800bd6e:	0c1b      	lsrs	r3, r3, #16
 800bd70:	eba1 010c 	sub.w	r1, r1, ip
 800bd74:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bd78:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bd7c:	b289      	uxth	r1, r1
 800bd7e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bd82:	454e      	cmp	r6, r9
 800bd84:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bd88:	f84a 3b04 	str.w	r3, [sl], #4
 800bd8c:	d8e6      	bhi.n	800bd5c <__mdiff+0x84>
 800bd8e:	1b33      	subs	r3, r6, r4
 800bd90:	3b15      	subs	r3, #21
 800bd92:	f023 0303 	bic.w	r3, r3, #3
 800bd96:	3415      	adds	r4, #21
 800bd98:	3304      	adds	r3, #4
 800bd9a:	42a6      	cmp	r6, r4
 800bd9c:	bf38      	it	cc
 800bd9e:	2304      	movcc	r3, #4
 800bda0:	441d      	add	r5, r3
 800bda2:	4443      	add	r3, r8
 800bda4:	461e      	mov	r6, r3
 800bda6:	462c      	mov	r4, r5
 800bda8:	4574      	cmp	r4, lr
 800bdaa:	d30e      	bcc.n	800bdca <__mdiff+0xf2>
 800bdac:	f10e 0103 	add.w	r1, lr, #3
 800bdb0:	1b49      	subs	r1, r1, r5
 800bdb2:	f021 0103 	bic.w	r1, r1, #3
 800bdb6:	3d03      	subs	r5, #3
 800bdb8:	45ae      	cmp	lr, r5
 800bdba:	bf38      	it	cc
 800bdbc:	2100      	movcc	r1, #0
 800bdbe:	4419      	add	r1, r3
 800bdc0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800bdc4:	b18b      	cbz	r3, 800bdea <__mdiff+0x112>
 800bdc6:	6117      	str	r7, [r2, #16]
 800bdc8:	e7a0      	b.n	800bd0c <__mdiff+0x34>
 800bdca:	f854 8b04 	ldr.w	r8, [r4], #4
 800bdce:	fa1f f188 	uxth.w	r1, r8
 800bdd2:	4461      	add	r1, ip
 800bdd4:	1408      	asrs	r0, r1, #16
 800bdd6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800bdda:	b289      	uxth	r1, r1
 800bddc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bde0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bde4:	f846 1b04 	str.w	r1, [r6], #4
 800bde8:	e7de      	b.n	800bda8 <__mdiff+0xd0>
 800bdea:	3f01      	subs	r7, #1
 800bdec:	e7e8      	b.n	800bdc0 <__mdiff+0xe8>
 800bdee:	bf00      	nop
 800bdf0:	0800fd12 	.word	0x0800fd12
 800bdf4:	0800fd8c 	.word	0x0800fd8c

0800bdf8 <__d2b>:
 800bdf8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800bdfc:	2101      	movs	r1, #1
 800bdfe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800be02:	4690      	mov	r8, r2
 800be04:	461d      	mov	r5, r3
 800be06:	f7ff fd1f 	bl	800b848 <_Balloc>
 800be0a:	4604      	mov	r4, r0
 800be0c:	b930      	cbnz	r0, 800be1c <__d2b+0x24>
 800be0e:	4602      	mov	r2, r0
 800be10:	f240 310a 	movw	r1, #778	; 0x30a
 800be14:	4b24      	ldr	r3, [pc, #144]	; (800bea8 <__d2b+0xb0>)
 800be16:	4825      	ldr	r0, [pc, #148]	; (800beac <__d2b+0xb4>)
 800be18:	f001 f894 	bl	800cf44 <__assert_func>
 800be1c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800be20:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800be24:	bb2d      	cbnz	r5, 800be72 <__d2b+0x7a>
 800be26:	9301      	str	r3, [sp, #4]
 800be28:	f1b8 0300 	subs.w	r3, r8, #0
 800be2c:	d026      	beq.n	800be7c <__d2b+0x84>
 800be2e:	4668      	mov	r0, sp
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	f7ff fda1 	bl	800b978 <__lo0bits>
 800be36:	9900      	ldr	r1, [sp, #0]
 800be38:	b1f0      	cbz	r0, 800be78 <__d2b+0x80>
 800be3a:	9a01      	ldr	r2, [sp, #4]
 800be3c:	f1c0 0320 	rsb	r3, r0, #32
 800be40:	fa02 f303 	lsl.w	r3, r2, r3
 800be44:	430b      	orrs	r3, r1
 800be46:	40c2      	lsrs	r2, r0
 800be48:	6163      	str	r3, [r4, #20]
 800be4a:	9201      	str	r2, [sp, #4]
 800be4c:	9b01      	ldr	r3, [sp, #4]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	bf14      	ite	ne
 800be52:	2102      	movne	r1, #2
 800be54:	2101      	moveq	r1, #1
 800be56:	61a3      	str	r3, [r4, #24]
 800be58:	6121      	str	r1, [r4, #16]
 800be5a:	b1c5      	cbz	r5, 800be8e <__d2b+0x96>
 800be5c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800be60:	4405      	add	r5, r0
 800be62:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800be66:	603d      	str	r5, [r7, #0]
 800be68:	6030      	str	r0, [r6, #0]
 800be6a:	4620      	mov	r0, r4
 800be6c:	b002      	add	sp, #8
 800be6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800be76:	e7d6      	b.n	800be26 <__d2b+0x2e>
 800be78:	6161      	str	r1, [r4, #20]
 800be7a:	e7e7      	b.n	800be4c <__d2b+0x54>
 800be7c:	a801      	add	r0, sp, #4
 800be7e:	f7ff fd7b 	bl	800b978 <__lo0bits>
 800be82:	2101      	movs	r1, #1
 800be84:	9b01      	ldr	r3, [sp, #4]
 800be86:	6121      	str	r1, [r4, #16]
 800be88:	6163      	str	r3, [r4, #20]
 800be8a:	3020      	adds	r0, #32
 800be8c:	e7e5      	b.n	800be5a <__d2b+0x62>
 800be8e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800be92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800be96:	6038      	str	r0, [r7, #0]
 800be98:	6918      	ldr	r0, [r3, #16]
 800be9a:	f7ff fd4d 	bl	800b938 <__hi0bits>
 800be9e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800bea2:	6031      	str	r1, [r6, #0]
 800bea4:	e7e1      	b.n	800be6a <__d2b+0x72>
 800bea6:	bf00      	nop
 800bea8:	0800fd12 	.word	0x0800fd12
 800beac:	0800fd8c 	.word	0x0800fd8c

0800beb0 <_realloc_r>:
 800beb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beb4:	460c      	mov	r4, r1
 800beb6:	4681      	mov	r9, r0
 800beb8:	4611      	mov	r1, r2
 800beba:	b924      	cbnz	r4, 800bec6 <_realloc_r+0x16>
 800bebc:	b003      	add	sp, #12
 800bebe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bec2:	f7fb ba81 	b.w	80073c8 <_malloc_r>
 800bec6:	9201      	str	r2, [sp, #4]
 800bec8:	f7fb fcd6 	bl	8007878 <__malloc_lock>
 800becc:	9901      	ldr	r1, [sp, #4]
 800bece:	f101 080b 	add.w	r8, r1, #11
 800bed2:	f1b8 0f16 	cmp.w	r8, #22
 800bed6:	d90b      	bls.n	800bef0 <_realloc_r+0x40>
 800bed8:	f038 0807 	bics.w	r8, r8, #7
 800bedc:	d50a      	bpl.n	800bef4 <_realloc_r+0x44>
 800bede:	230c      	movs	r3, #12
 800bee0:	f04f 0b00 	mov.w	fp, #0
 800bee4:	f8c9 3000 	str.w	r3, [r9]
 800bee8:	4658      	mov	r0, fp
 800beea:	b003      	add	sp, #12
 800beec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef0:	f04f 0810 	mov.w	r8, #16
 800bef4:	4588      	cmp	r8, r1
 800bef6:	d3f2      	bcc.n	800bede <_realloc_r+0x2e>
 800bef8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800befc:	f1a4 0a08 	sub.w	sl, r4, #8
 800bf00:	f025 0603 	bic.w	r6, r5, #3
 800bf04:	45b0      	cmp	r8, r6
 800bf06:	f340 8173 	ble.w	800c1f0 <_realloc_r+0x340>
 800bf0a:	48aa      	ldr	r0, [pc, #680]	; (800c1b4 <_realloc_r+0x304>)
 800bf0c:	eb0a 0306 	add.w	r3, sl, r6
 800bf10:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800bf14:	685a      	ldr	r2, [r3, #4]
 800bf16:	459c      	cmp	ip, r3
 800bf18:	9001      	str	r0, [sp, #4]
 800bf1a:	d005      	beq.n	800bf28 <_realloc_r+0x78>
 800bf1c:	f022 0001 	bic.w	r0, r2, #1
 800bf20:	4418      	add	r0, r3
 800bf22:	6840      	ldr	r0, [r0, #4]
 800bf24:	07c7      	lsls	r7, r0, #31
 800bf26:	d427      	bmi.n	800bf78 <_realloc_r+0xc8>
 800bf28:	f022 0203 	bic.w	r2, r2, #3
 800bf2c:	459c      	cmp	ip, r3
 800bf2e:	eb06 0702 	add.w	r7, r6, r2
 800bf32:	d119      	bne.n	800bf68 <_realloc_r+0xb8>
 800bf34:	f108 0010 	add.w	r0, r8, #16
 800bf38:	42b8      	cmp	r0, r7
 800bf3a:	dc1f      	bgt.n	800bf7c <_realloc_r+0xcc>
 800bf3c:	9a01      	ldr	r2, [sp, #4]
 800bf3e:	eba7 0708 	sub.w	r7, r7, r8
 800bf42:	eb0a 0308 	add.w	r3, sl, r8
 800bf46:	f047 0701 	orr.w	r7, r7, #1
 800bf4a:	6093      	str	r3, [r2, #8]
 800bf4c:	605f      	str	r7, [r3, #4]
 800bf4e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bf52:	4648      	mov	r0, r9
 800bf54:	f003 0301 	and.w	r3, r3, #1
 800bf58:	ea43 0308 	orr.w	r3, r3, r8
 800bf5c:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf60:	f7fb fc90 	bl	8007884 <__malloc_unlock>
 800bf64:	46a3      	mov	fp, r4
 800bf66:	e7bf      	b.n	800bee8 <_realloc_r+0x38>
 800bf68:	45b8      	cmp	r8, r7
 800bf6a:	dc07      	bgt.n	800bf7c <_realloc_r+0xcc>
 800bf6c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800bf70:	60da      	str	r2, [r3, #12]
 800bf72:	6093      	str	r3, [r2, #8]
 800bf74:	4655      	mov	r5, sl
 800bf76:	e080      	b.n	800c07a <_realloc_r+0x1ca>
 800bf78:	2200      	movs	r2, #0
 800bf7a:	4613      	mov	r3, r2
 800bf7c:	07e8      	lsls	r0, r5, #31
 800bf7e:	f100 80e8 	bmi.w	800c152 <_realloc_r+0x2a2>
 800bf82:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800bf86:	ebaa 0505 	sub.w	r5, sl, r5
 800bf8a:	6868      	ldr	r0, [r5, #4]
 800bf8c:	f020 0003 	bic.w	r0, r0, #3
 800bf90:	eb00 0b06 	add.w	fp, r0, r6
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	f000 80a7 	beq.w	800c0e8 <_realloc_r+0x238>
 800bf9a:	459c      	cmp	ip, r3
 800bf9c:	eb02 070b 	add.w	r7, r2, fp
 800bfa0:	d14b      	bne.n	800c03a <_realloc_r+0x18a>
 800bfa2:	f108 0310 	add.w	r3, r8, #16
 800bfa6:	42bb      	cmp	r3, r7
 800bfa8:	f300 809e 	bgt.w	800c0e8 <_realloc_r+0x238>
 800bfac:	46ab      	mov	fp, r5
 800bfae:	68eb      	ldr	r3, [r5, #12]
 800bfb0:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800bfb4:	60d3      	str	r3, [r2, #12]
 800bfb6:	609a      	str	r2, [r3, #8]
 800bfb8:	1f32      	subs	r2, r6, #4
 800bfba:	2a24      	cmp	r2, #36	; 0x24
 800bfbc:	d838      	bhi.n	800c030 <_realloc_r+0x180>
 800bfbe:	2a13      	cmp	r2, #19
 800bfc0:	d934      	bls.n	800c02c <_realloc_r+0x17c>
 800bfc2:	6823      	ldr	r3, [r4, #0]
 800bfc4:	2a1b      	cmp	r2, #27
 800bfc6:	60ab      	str	r3, [r5, #8]
 800bfc8:	6863      	ldr	r3, [r4, #4]
 800bfca:	60eb      	str	r3, [r5, #12]
 800bfcc:	d81b      	bhi.n	800c006 <_realloc_r+0x156>
 800bfce:	3408      	adds	r4, #8
 800bfd0:	f105 0310 	add.w	r3, r5, #16
 800bfd4:	6822      	ldr	r2, [r4, #0]
 800bfd6:	601a      	str	r2, [r3, #0]
 800bfd8:	6862      	ldr	r2, [r4, #4]
 800bfda:	605a      	str	r2, [r3, #4]
 800bfdc:	68a2      	ldr	r2, [r4, #8]
 800bfde:	609a      	str	r2, [r3, #8]
 800bfe0:	9a01      	ldr	r2, [sp, #4]
 800bfe2:	eba7 0708 	sub.w	r7, r7, r8
 800bfe6:	eb05 0308 	add.w	r3, r5, r8
 800bfea:	f047 0701 	orr.w	r7, r7, #1
 800bfee:	6093      	str	r3, [r2, #8]
 800bff0:	605f      	str	r7, [r3, #4]
 800bff2:	686b      	ldr	r3, [r5, #4]
 800bff4:	f003 0301 	and.w	r3, r3, #1
 800bff8:	ea43 0308 	orr.w	r3, r3, r8
 800bffc:	606b      	str	r3, [r5, #4]
 800bffe:	4648      	mov	r0, r9
 800c000:	f7fb fc40 	bl	8007884 <__malloc_unlock>
 800c004:	e770      	b.n	800bee8 <_realloc_r+0x38>
 800c006:	68a3      	ldr	r3, [r4, #8]
 800c008:	2a24      	cmp	r2, #36	; 0x24
 800c00a:	612b      	str	r3, [r5, #16]
 800c00c:	68e3      	ldr	r3, [r4, #12]
 800c00e:	bf18      	it	ne
 800c010:	3410      	addne	r4, #16
 800c012:	616b      	str	r3, [r5, #20]
 800c014:	bf09      	itett	eq
 800c016:	6923      	ldreq	r3, [r4, #16]
 800c018:	f105 0318 	addne.w	r3, r5, #24
 800c01c:	61ab      	streq	r3, [r5, #24]
 800c01e:	6962      	ldreq	r2, [r4, #20]
 800c020:	bf02      	ittt	eq
 800c022:	f105 0320 	addeq.w	r3, r5, #32
 800c026:	61ea      	streq	r2, [r5, #28]
 800c028:	3418      	addeq	r4, #24
 800c02a:	e7d3      	b.n	800bfd4 <_realloc_r+0x124>
 800c02c:	465b      	mov	r3, fp
 800c02e:	e7d1      	b.n	800bfd4 <_realloc_r+0x124>
 800c030:	4621      	mov	r1, r4
 800c032:	4658      	mov	r0, fp
 800c034:	f7ff fbee 	bl	800b814 <memmove>
 800c038:	e7d2      	b.n	800bfe0 <_realloc_r+0x130>
 800c03a:	45b8      	cmp	r8, r7
 800c03c:	dc54      	bgt.n	800c0e8 <_realloc_r+0x238>
 800c03e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c042:	4628      	mov	r0, r5
 800c044:	60da      	str	r2, [r3, #12]
 800c046:	6093      	str	r3, [r2, #8]
 800c048:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c04c:	68eb      	ldr	r3, [r5, #12]
 800c04e:	60d3      	str	r3, [r2, #12]
 800c050:	609a      	str	r2, [r3, #8]
 800c052:	1f32      	subs	r2, r6, #4
 800c054:	2a24      	cmp	r2, #36	; 0x24
 800c056:	d843      	bhi.n	800c0e0 <_realloc_r+0x230>
 800c058:	2a13      	cmp	r2, #19
 800c05a:	d908      	bls.n	800c06e <_realloc_r+0x1be>
 800c05c:	6823      	ldr	r3, [r4, #0]
 800c05e:	2a1b      	cmp	r2, #27
 800c060:	60ab      	str	r3, [r5, #8]
 800c062:	6863      	ldr	r3, [r4, #4]
 800c064:	60eb      	str	r3, [r5, #12]
 800c066:	d828      	bhi.n	800c0ba <_realloc_r+0x20a>
 800c068:	3408      	adds	r4, #8
 800c06a:	f105 0010 	add.w	r0, r5, #16
 800c06e:	6823      	ldr	r3, [r4, #0]
 800c070:	6003      	str	r3, [r0, #0]
 800c072:	6863      	ldr	r3, [r4, #4]
 800c074:	6043      	str	r3, [r0, #4]
 800c076:	68a3      	ldr	r3, [r4, #8]
 800c078:	6083      	str	r3, [r0, #8]
 800c07a:	686a      	ldr	r2, [r5, #4]
 800c07c:	eba7 0008 	sub.w	r0, r7, r8
 800c080:	280f      	cmp	r0, #15
 800c082:	f002 0201 	and.w	r2, r2, #1
 800c086:	eb05 0307 	add.w	r3, r5, r7
 800c08a:	f240 80b3 	bls.w	800c1f4 <_realloc_r+0x344>
 800c08e:	eb05 0108 	add.w	r1, r5, r8
 800c092:	ea48 0202 	orr.w	r2, r8, r2
 800c096:	f040 0001 	orr.w	r0, r0, #1
 800c09a:	606a      	str	r2, [r5, #4]
 800c09c:	6048      	str	r0, [r1, #4]
 800c09e:	685a      	ldr	r2, [r3, #4]
 800c0a0:	4648      	mov	r0, r9
 800c0a2:	f042 0201 	orr.w	r2, r2, #1
 800c0a6:	605a      	str	r2, [r3, #4]
 800c0a8:	3108      	adds	r1, #8
 800c0aa:	f7ff f8e1 	bl	800b270 <_free_r>
 800c0ae:	4648      	mov	r0, r9
 800c0b0:	f7fb fbe8 	bl	8007884 <__malloc_unlock>
 800c0b4:	f105 0b08 	add.w	fp, r5, #8
 800c0b8:	e716      	b.n	800bee8 <_realloc_r+0x38>
 800c0ba:	68a3      	ldr	r3, [r4, #8]
 800c0bc:	2a24      	cmp	r2, #36	; 0x24
 800c0be:	612b      	str	r3, [r5, #16]
 800c0c0:	68e3      	ldr	r3, [r4, #12]
 800c0c2:	bf18      	it	ne
 800c0c4:	f105 0018 	addne.w	r0, r5, #24
 800c0c8:	616b      	str	r3, [r5, #20]
 800c0ca:	bf09      	itett	eq
 800c0cc:	6923      	ldreq	r3, [r4, #16]
 800c0ce:	3410      	addne	r4, #16
 800c0d0:	61ab      	streq	r3, [r5, #24]
 800c0d2:	6963      	ldreq	r3, [r4, #20]
 800c0d4:	bf02      	ittt	eq
 800c0d6:	f105 0020 	addeq.w	r0, r5, #32
 800c0da:	61eb      	streq	r3, [r5, #28]
 800c0dc:	3418      	addeq	r4, #24
 800c0de:	e7c6      	b.n	800c06e <_realloc_r+0x1be>
 800c0e0:	4621      	mov	r1, r4
 800c0e2:	f7ff fb97 	bl	800b814 <memmove>
 800c0e6:	e7c8      	b.n	800c07a <_realloc_r+0x1ca>
 800c0e8:	45d8      	cmp	r8, fp
 800c0ea:	dc32      	bgt.n	800c152 <_realloc_r+0x2a2>
 800c0ec:	4628      	mov	r0, r5
 800c0ee:	68eb      	ldr	r3, [r5, #12]
 800c0f0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c0f4:	60d3      	str	r3, [r2, #12]
 800c0f6:	609a      	str	r2, [r3, #8]
 800c0f8:	1f32      	subs	r2, r6, #4
 800c0fa:	2a24      	cmp	r2, #36	; 0x24
 800c0fc:	d825      	bhi.n	800c14a <_realloc_r+0x29a>
 800c0fe:	2a13      	cmp	r2, #19
 800c100:	d908      	bls.n	800c114 <_realloc_r+0x264>
 800c102:	6823      	ldr	r3, [r4, #0]
 800c104:	2a1b      	cmp	r2, #27
 800c106:	60ab      	str	r3, [r5, #8]
 800c108:	6863      	ldr	r3, [r4, #4]
 800c10a:	60eb      	str	r3, [r5, #12]
 800c10c:	d80a      	bhi.n	800c124 <_realloc_r+0x274>
 800c10e:	3408      	adds	r4, #8
 800c110:	f105 0010 	add.w	r0, r5, #16
 800c114:	6823      	ldr	r3, [r4, #0]
 800c116:	6003      	str	r3, [r0, #0]
 800c118:	6863      	ldr	r3, [r4, #4]
 800c11a:	6043      	str	r3, [r0, #4]
 800c11c:	68a3      	ldr	r3, [r4, #8]
 800c11e:	6083      	str	r3, [r0, #8]
 800c120:	465f      	mov	r7, fp
 800c122:	e7aa      	b.n	800c07a <_realloc_r+0x1ca>
 800c124:	68a3      	ldr	r3, [r4, #8]
 800c126:	2a24      	cmp	r2, #36	; 0x24
 800c128:	612b      	str	r3, [r5, #16]
 800c12a:	68e3      	ldr	r3, [r4, #12]
 800c12c:	bf18      	it	ne
 800c12e:	f105 0018 	addne.w	r0, r5, #24
 800c132:	616b      	str	r3, [r5, #20]
 800c134:	bf09      	itett	eq
 800c136:	6923      	ldreq	r3, [r4, #16]
 800c138:	3410      	addne	r4, #16
 800c13a:	61ab      	streq	r3, [r5, #24]
 800c13c:	6963      	ldreq	r3, [r4, #20]
 800c13e:	bf02      	ittt	eq
 800c140:	f105 0020 	addeq.w	r0, r5, #32
 800c144:	61eb      	streq	r3, [r5, #28]
 800c146:	3418      	addeq	r4, #24
 800c148:	e7e4      	b.n	800c114 <_realloc_r+0x264>
 800c14a:	4621      	mov	r1, r4
 800c14c:	f7ff fb62 	bl	800b814 <memmove>
 800c150:	e7e6      	b.n	800c120 <_realloc_r+0x270>
 800c152:	4648      	mov	r0, r9
 800c154:	f7fb f938 	bl	80073c8 <_malloc_r>
 800c158:	4683      	mov	fp, r0
 800c15a:	2800      	cmp	r0, #0
 800c15c:	f43f af4f 	beq.w	800bffe <_realloc_r+0x14e>
 800c160:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c164:	f1a0 0208 	sub.w	r2, r0, #8
 800c168:	f023 0301 	bic.w	r3, r3, #1
 800c16c:	4453      	add	r3, sl
 800c16e:	4293      	cmp	r3, r2
 800c170:	d105      	bne.n	800c17e <_realloc_r+0x2ce>
 800c172:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c176:	f027 0703 	bic.w	r7, r7, #3
 800c17a:	4437      	add	r7, r6
 800c17c:	e6fa      	b.n	800bf74 <_realloc_r+0xc4>
 800c17e:	1f32      	subs	r2, r6, #4
 800c180:	2a24      	cmp	r2, #36	; 0x24
 800c182:	d831      	bhi.n	800c1e8 <_realloc_r+0x338>
 800c184:	2a13      	cmp	r2, #19
 800c186:	d92c      	bls.n	800c1e2 <_realloc_r+0x332>
 800c188:	6823      	ldr	r3, [r4, #0]
 800c18a:	2a1b      	cmp	r2, #27
 800c18c:	6003      	str	r3, [r0, #0]
 800c18e:	6863      	ldr	r3, [r4, #4]
 800c190:	6043      	str	r3, [r0, #4]
 800c192:	d811      	bhi.n	800c1b8 <_realloc_r+0x308>
 800c194:	f104 0208 	add.w	r2, r4, #8
 800c198:	f100 0308 	add.w	r3, r0, #8
 800c19c:	6811      	ldr	r1, [r2, #0]
 800c19e:	6019      	str	r1, [r3, #0]
 800c1a0:	6851      	ldr	r1, [r2, #4]
 800c1a2:	6059      	str	r1, [r3, #4]
 800c1a4:	6892      	ldr	r2, [r2, #8]
 800c1a6:	609a      	str	r2, [r3, #8]
 800c1a8:	4621      	mov	r1, r4
 800c1aa:	4648      	mov	r0, r9
 800c1ac:	f7ff f860 	bl	800b270 <_free_r>
 800c1b0:	e725      	b.n	800bffe <_realloc_r+0x14e>
 800c1b2:	bf00      	nop
 800c1b4:	20000468 	.word	0x20000468
 800c1b8:	68a3      	ldr	r3, [r4, #8]
 800c1ba:	2a24      	cmp	r2, #36	; 0x24
 800c1bc:	6083      	str	r3, [r0, #8]
 800c1be:	68e3      	ldr	r3, [r4, #12]
 800c1c0:	bf18      	it	ne
 800c1c2:	f104 0210 	addne.w	r2, r4, #16
 800c1c6:	60c3      	str	r3, [r0, #12]
 800c1c8:	bf09      	itett	eq
 800c1ca:	6923      	ldreq	r3, [r4, #16]
 800c1cc:	f100 0310 	addne.w	r3, r0, #16
 800c1d0:	6103      	streq	r3, [r0, #16]
 800c1d2:	6961      	ldreq	r1, [r4, #20]
 800c1d4:	bf02      	ittt	eq
 800c1d6:	f104 0218 	addeq.w	r2, r4, #24
 800c1da:	f100 0318 	addeq.w	r3, r0, #24
 800c1de:	6141      	streq	r1, [r0, #20]
 800c1e0:	e7dc      	b.n	800c19c <_realloc_r+0x2ec>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	4622      	mov	r2, r4
 800c1e6:	e7d9      	b.n	800c19c <_realloc_r+0x2ec>
 800c1e8:	4621      	mov	r1, r4
 800c1ea:	f7ff fb13 	bl	800b814 <memmove>
 800c1ee:	e7db      	b.n	800c1a8 <_realloc_r+0x2f8>
 800c1f0:	4637      	mov	r7, r6
 800c1f2:	e6bf      	b.n	800bf74 <_realloc_r+0xc4>
 800c1f4:	4317      	orrs	r7, r2
 800c1f6:	606f      	str	r7, [r5, #4]
 800c1f8:	685a      	ldr	r2, [r3, #4]
 800c1fa:	f042 0201 	orr.w	r2, r2, #1
 800c1fe:	605a      	str	r2, [r3, #4]
 800c200:	e755      	b.n	800c0ae <_realloc_r+0x1fe>
 800c202:	bf00      	nop

0800c204 <frexp>:
 800c204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c206:	4617      	mov	r7, r2
 800c208:	2200      	movs	r2, #0
 800c20a:	603a      	str	r2, [r7, #0]
 800c20c:	4a14      	ldr	r2, [pc, #80]	; (800c260 <frexp+0x5c>)
 800c20e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c212:	4296      	cmp	r6, r2
 800c214:	4604      	mov	r4, r0
 800c216:	460d      	mov	r5, r1
 800c218:	460b      	mov	r3, r1
 800c21a:	dc1e      	bgt.n	800c25a <frexp+0x56>
 800c21c:	4602      	mov	r2, r0
 800c21e:	4332      	orrs	r2, r6
 800c220:	d01b      	beq.n	800c25a <frexp+0x56>
 800c222:	4a10      	ldr	r2, [pc, #64]	; (800c264 <frexp+0x60>)
 800c224:	400a      	ands	r2, r1
 800c226:	b952      	cbnz	r2, 800c23e <frexp+0x3a>
 800c228:	2200      	movs	r2, #0
 800c22a:	4b0f      	ldr	r3, [pc, #60]	; (800c268 <frexp+0x64>)
 800c22c:	f7f4 f954 	bl	80004d8 <__aeabi_dmul>
 800c230:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800c234:	4604      	mov	r4, r0
 800c236:	460b      	mov	r3, r1
 800c238:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c23c:	603a      	str	r2, [r7, #0]
 800c23e:	683a      	ldr	r2, [r7, #0]
 800c240:	1536      	asrs	r6, r6, #20
 800c242:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c246:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800c24a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c24e:	4416      	add	r6, r2
 800c250:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800c254:	603e      	str	r6, [r7, #0]
 800c256:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800c25a:	4620      	mov	r0, r4
 800c25c:	4629      	mov	r1, r5
 800c25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c260:	7fefffff 	.word	0x7fefffff
 800c264:	7ff00000 	.word	0x7ff00000
 800c268:	43500000 	.word	0x43500000

0800c26c <__sread>:
 800c26c:	b510      	push	{r4, lr}
 800c26e:	460c      	mov	r4, r1
 800c270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c274:	f000 ffca 	bl	800d20c <_read_r>
 800c278:	2800      	cmp	r0, #0
 800c27a:	bfab      	itete	ge
 800c27c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800c27e:	89a3      	ldrhlt	r3, [r4, #12]
 800c280:	181b      	addge	r3, r3, r0
 800c282:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c286:	bfac      	ite	ge
 800c288:	6523      	strge	r3, [r4, #80]	; 0x50
 800c28a:	81a3      	strhlt	r3, [r4, #12]
 800c28c:	bd10      	pop	{r4, pc}

0800c28e <__swrite>:
 800c28e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c292:	461f      	mov	r7, r3
 800c294:	898b      	ldrh	r3, [r1, #12]
 800c296:	4605      	mov	r5, r0
 800c298:	05db      	lsls	r3, r3, #23
 800c29a:	460c      	mov	r4, r1
 800c29c:	4616      	mov	r6, r2
 800c29e:	d505      	bpl.n	800c2ac <__swrite+0x1e>
 800c2a0:	2302      	movs	r3, #2
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2a8:	f000 ff9e 	bl	800d1e8 <_lseek_r>
 800c2ac:	89a3      	ldrh	r3, [r4, #12]
 800c2ae:	4632      	mov	r2, r6
 800c2b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c2b4:	81a3      	strh	r3, [r4, #12]
 800c2b6:	4628      	mov	r0, r5
 800c2b8:	463b      	mov	r3, r7
 800c2ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2c2:	f000 bded 	b.w	800cea0 <_write_r>

0800c2c6 <__sseek>:
 800c2c6:	b510      	push	{r4, lr}
 800c2c8:	460c      	mov	r4, r1
 800c2ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2ce:	f000 ff8b 	bl	800d1e8 <_lseek_r>
 800c2d2:	1c43      	adds	r3, r0, #1
 800c2d4:	89a3      	ldrh	r3, [r4, #12]
 800c2d6:	bf15      	itete	ne
 800c2d8:	6520      	strne	r0, [r4, #80]	; 0x50
 800c2da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c2de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c2e2:	81a3      	strheq	r3, [r4, #12]
 800c2e4:	bf18      	it	ne
 800c2e6:	81a3      	strhne	r3, [r4, #12]
 800c2e8:	bd10      	pop	{r4, pc}

0800c2ea <__sclose>:
 800c2ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2ee:	f000 be75 	b.w	800cfdc <_close_r>

0800c2f2 <strncpy>:
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	b510      	push	{r4, lr}
 800c2f6:	3901      	subs	r1, #1
 800c2f8:	b132      	cbz	r2, 800c308 <strncpy+0x16>
 800c2fa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c2fe:	3a01      	subs	r2, #1
 800c300:	f803 4b01 	strb.w	r4, [r3], #1
 800c304:	2c00      	cmp	r4, #0
 800c306:	d1f7      	bne.n	800c2f8 <strncpy+0x6>
 800c308:	2100      	movs	r1, #0
 800c30a:	441a      	add	r2, r3
 800c30c:	4293      	cmp	r3, r2
 800c30e:	d100      	bne.n	800c312 <strncpy+0x20>
 800c310:	bd10      	pop	{r4, pc}
 800c312:	f803 1b01 	strb.w	r1, [r3], #1
 800c316:	e7f9      	b.n	800c30c <strncpy+0x1a>

0800c318 <__ssprint_r>:
 800c318:	6893      	ldr	r3, [r2, #8]
 800c31a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c31e:	4680      	mov	r8, r0
 800c320:	460c      	mov	r4, r1
 800c322:	4617      	mov	r7, r2
 800c324:	2b00      	cmp	r3, #0
 800c326:	d061      	beq.n	800c3ec <__ssprint_r+0xd4>
 800c328:	2300      	movs	r3, #0
 800c32a:	469b      	mov	fp, r3
 800c32c:	f8d2 a000 	ldr.w	sl, [r2]
 800c330:	9301      	str	r3, [sp, #4]
 800c332:	f1bb 0f00 	cmp.w	fp, #0
 800c336:	d02b      	beq.n	800c390 <__ssprint_r+0x78>
 800c338:	68a6      	ldr	r6, [r4, #8]
 800c33a:	45b3      	cmp	fp, r6
 800c33c:	d342      	bcc.n	800c3c4 <__ssprint_r+0xac>
 800c33e:	89a2      	ldrh	r2, [r4, #12]
 800c340:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c344:	d03e      	beq.n	800c3c4 <__ssprint_r+0xac>
 800c346:	6825      	ldr	r5, [r4, #0]
 800c348:	6921      	ldr	r1, [r4, #16]
 800c34a:	eba5 0901 	sub.w	r9, r5, r1
 800c34e:	6965      	ldr	r5, [r4, #20]
 800c350:	f109 0001 	add.w	r0, r9, #1
 800c354:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c358:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c35c:	106d      	asrs	r5, r5, #1
 800c35e:	4458      	add	r0, fp
 800c360:	4285      	cmp	r5, r0
 800c362:	bf38      	it	cc
 800c364:	4605      	movcc	r5, r0
 800c366:	0553      	lsls	r3, r2, #21
 800c368:	d545      	bpl.n	800c3f6 <__ssprint_r+0xde>
 800c36a:	4629      	mov	r1, r5
 800c36c:	4640      	mov	r0, r8
 800c36e:	f7fb f82b 	bl	80073c8 <_malloc_r>
 800c372:	4606      	mov	r6, r0
 800c374:	b9a0      	cbnz	r0, 800c3a0 <__ssprint_r+0x88>
 800c376:	230c      	movs	r3, #12
 800c378:	f8c8 3000 	str.w	r3, [r8]
 800c37c:	89a3      	ldrh	r3, [r4, #12]
 800c37e:	f04f 30ff 	mov.w	r0, #4294967295
 800c382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c386:	81a3      	strh	r3, [r4, #12]
 800c388:	2300      	movs	r3, #0
 800c38a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800c38e:	e02f      	b.n	800c3f0 <__ssprint_r+0xd8>
 800c390:	f8da 3000 	ldr.w	r3, [sl]
 800c394:	f8da b004 	ldr.w	fp, [sl, #4]
 800c398:	9301      	str	r3, [sp, #4]
 800c39a:	f10a 0a08 	add.w	sl, sl, #8
 800c39e:	e7c8      	b.n	800c332 <__ssprint_r+0x1a>
 800c3a0:	464a      	mov	r2, r9
 800c3a2:	6921      	ldr	r1, [r4, #16]
 800c3a4:	f7ff fa28 	bl	800b7f8 <memcpy>
 800c3a8:	89a2      	ldrh	r2, [r4, #12]
 800c3aa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c3ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c3b2:	81a2      	strh	r2, [r4, #12]
 800c3b4:	6126      	str	r6, [r4, #16]
 800c3b6:	444e      	add	r6, r9
 800c3b8:	6026      	str	r6, [r4, #0]
 800c3ba:	465e      	mov	r6, fp
 800c3bc:	6165      	str	r5, [r4, #20]
 800c3be:	eba5 0509 	sub.w	r5, r5, r9
 800c3c2:	60a5      	str	r5, [r4, #8]
 800c3c4:	455e      	cmp	r6, fp
 800c3c6:	bf28      	it	cs
 800c3c8:	465e      	movcs	r6, fp
 800c3ca:	9901      	ldr	r1, [sp, #4]
 800c3cc:	4632      	mov	r2, r6
 800c3ce:	6820      	ldr	r0, [r4, #0]
 800c3d0:	f7ff fa20 	bl	800b814 <memmove>
 800c3d4:	68a2      	ldr	r2, [r4, #8]
 800c3d6:	1b92      	subs	r2, r2, r6
 800c3d8:	60a2      	str	r2, [r4, #8]
 800c3da:	6822      	ldr	r2, [r4, #0]
 800c3dc:	4432      	add	r2, r6
 800c3de:	6022      	str	r2, [r4, #0]
 800c3e0:	68ba      	ldr	r2, [r7, #8]
 800c3e2:	eba2 030b 	sub.w	r3, r2, fp
 800c3e6:	60bb      	str	r3, [r7, #8]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d1d1      	bne.n	800c390 <__ssprint_r+0x78>
 800c3ec:	2000      	movs	r0, #0
 800c3ee:	6078      	str	r0, [r7, #4]
 800c3f0:	b003      	add	sp, #12
 800c3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3f6:	462a      	mov	r2, r5
 800c3f8:	4640      	mov	r0, r8
 800c3fa:	f7ff fd59 	bl	800beb0 <_realloc_r>
 800c3fe:	4606      	mov	r6, r0
 800c400:	2800      	cmp	r0, #0
 800c402:	d1d7      	bne.n	800c3b4 <__ssprint_r+0x9c>
 800c404:	4640      	mov	r0, r8
 800c406:	6921      	ldr	r1, [r4, #16]
 800c408:	f7fe ff32 	bl	800b270 <_free_r>
 800c40c:	e7b3      	b.n	800c376 <__ssprint_r+0x5e>

0800c40e <__sprint_r>:
 800c40e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c412:	6893      	ldr	r3, [r2, #8]
 800c414:	4680      	mov	r8, r0
 800c416:	460f      	mov	r7, r1
 800c418:	4614      	mov	r4, r2
 800c41a:	b91b      	cbnz	r3, 800c424 <__sprint_r+0x16>
 800c41c:	4618      	mov	r0, r3
 800c41e:	6053      	str	r3, [r2, #4]
 800c420:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c424:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c426:	049d      	lsls	r5, r3, #18
 800c428:	d520      	bpl.n	800c46c <__sprint_r+0x5e>
 800c42a:	6815      	ldr	r5, [r2, #0]
 800c42c:	3508      	adds	r5, #8
 800c42e:	f04f 0900 	mov.w	r9, #0
 800c432:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800c436:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800c43a:	45ca      	cmp	sl, r9
 800c43c:	dc0b      	bgt.n	800c456 <__sprint_r+0x48>
 800c43e:	68a0      	ldr	r0, [r4, #8]
 800c440:	f026 0603 	bic.w	r6, r6, #3
 800c444:	1b80      	subs	r0, r0, r6
 800c446:	60a0      	str	r0, [r4, #8]
 800c448:	3508      	adds	r5, #8
 800c44a:	2800      	cmp	r0, #0
 800c44c:	d1ef      	bne.n	800c42e <__sprint_r+0x20>
 800c44e:	2300      	movs	r3, #0
 800c450:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800c454:	e7e4      	b.n	800c420 <__sprint_r+0x12>
 800c456:	463a      	mov	r2, r7
 800c458:	4640      	mov	r0, r8
 800c45a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800c45e:	f000 fe78 	bl	800d152 <_fputwc_r>
 800c462:	1c43      	adds	r3, r0, #1
 800c464:	d0f3      	beq.n	800c44e <__sprint_r+0x40>
 800c466:	f109 0901 	add.w	r9, r9, #1
 800c46a:	e7e6      	b.n	800c43a <__sprint_r+0x2c>
 800c46c:	f7fe ffc0 	bl	800b3f0 <__sfvwrite_r>
 800c470:	e7ed      	b.n	800c44e <__sprint_r+0x40>
	...

0800c474 <_vfiprintf_r>:
 800c474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c478:	b0bb      	sub	sp, #236	; 0xec
 800c47a:	460f      	mov	r7, r1
 800c47c:	461d      	mov	r5, r3
 800c47e:	461c      	mov	r4, r3
 800c480:	4681      	mov	r9, r0
 800c482:	9202      	str	r2, [sp, #8]
 800c484:	b118      	cbz	r0, 800c48e <_vfiprintf_r+0x1a>
 800c486:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c488:	b90b      	cbnz	r3, 800c48e <_vfiprintf_r+0x1a>
 800c48a:	f7fe fe61 	bl	800b150 <__sinit>
 800c48e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c490:	07d8      	lsls	r0, r3, #31
 800c492:	d405      	bmi.n	800c4a0 <_vfiprintf_r+0x2c>
 800c494:	89bb      	ldrh	r3, [r7, #12]
 800c496:	0599      	lsls	r1, r3, #22
 800c498:	d402      	bmi.n	800c4a0 <_vfiprintf_r+0x2c>
 800c49a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c49c:	f7ff f91e 	bl	800b6dc <__retarget_lock_acquire_recursive>
 800c4a0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c4a4:	049a      	lsls	r2, r3, #18
 800c4a6:	d406      	bmi.n	800c4b6 <_vfiprintf_r+0x42>
 800c4a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c4ac:	81bb      	strh	r3, [r7, #12]
 800c4ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c4b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c4b4:	667b      	str	r3, [r7, #100]	; 0x64
 800c4b6:	89bb      	ldrh	r3, [r7, #12]
 800c4b8:	071e      	lsls	r6, r3, #28
 800c4ba:	d501      	bpl.n	800c4c0 <_vfiprintf_r+0x4c>
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	b9ab      	cbnz	r3, 800c4ec <_vfiprintf_r+0x78>
 800c4c0:	4639      	mov	r1, r7
 800c4c2:	4648      	mov	r0, r9
 800c4c4:	f7fd fe94 	bl	800a1f0 <__swsetup_r>
 800c4c8:	b180      	cbz	r0, 800c4ec <_vfiprintf_r+0x78>
 800c4ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c4cc:	07d8      	lsls	r0, r3, #31
 800c4ce:	d506      	bpl.n	800c4de <_vfiprintf_r+0x6a>
 800c4d0:	f04f 33ff 	mov.w	r3, #4294967295
 800c4d4:	9303      	str	r3, [sp, #12]
 800c4d6:	9803      	ldr	r0, [sp, #12]
 800c4d8:	b03b      	add	sp, #236	; 0xec
 800c4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4de:	89bb      	ldrh	r3, [r7, #12]
 800c4e0:	0599      	lsls	r1, r3, #22
 800c4e2:	d4f5      	bmi.n	800c4d0 <_vfiprintf_r+0x5c>
 800c4e4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c4e6:	f7ff f8fa 	bl	800b6de <__retarget_lock_release_recursive>
 800c4ea:	e7f1      	b.n	800c4d0 <_vfiprintf_r+0x5c>
 800c4ec:	89bb      	ldrh	r3, [r7, #12]
 800c4ee:	f003 021a 	and.w	r2, r3, #26
 800c4f2:	2a0a      	cmp	r2, #10
 800c4f4:	d113      	bne.n	800c51e <_vfiprintf_r+0xaa>
 800c4f6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c4fa:	2a00      	cmp	r2, #0
 800c4fc:	db0f      	blt.n	800c51e <_vfiprintf_r+0xaa>
 800c4fe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c500:	07d2      	lsls	r2, r2, #31
 800c502:	d404      	bmi.n	800c50e <_vfiprintf_r+0x9a>
 800c504:	059e      	lsls	r6, r3, #22
 800c506:	d402      	bmi.n	800c50e <_vfiprintf_r+0x9a>
 800c508:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c50a:	f7ff f8e8 	bl	800b6de <__retarget_lock_release_recursive>
 800c50e:	462b      	mov	r3, r5
 800c510:	4639      	mov	r1, r7
 800c512:	4648      	mov	r0, r9
 800c514:	9a02      	ldr	r2, [sp, #8]
 800c516:	f000 fc2d 	bl	800cd74 <__sbprintf>
 800c51a:	9003      	str	r0, [sp, #12]
 800c51c:	e7db      	b.n	800c4d6 <_vfiprintf_r+0x62>
 800c51e:	2300      	movs	r3, #0
 800c520:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800c524:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800c528:	ae11      	add	r6, sp, #68	; 0x44
 800c52a:	960e      	str	r6, [sp, #56]	; 0x38
 800c52c:	9308      	str	r3, [sp, #32]
 800c52e:	930a      	str	r3, [sp, #40]	; 0x28
 800c530:	9303      	str	r3, [sp, #12]
 800c532:	9b02      	ldr	r3, [sp, #8]
 800c534:	461d      	mov	r5, r3
 800c536:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c53a:	b10a      	cbz	r2, 800c540 <_vfiprintf_r+0xcc>
 800c53c:	2a25      	cmp	r2, #37	; 0x25
 800c53e:	d1f9      	bne.n	800c534 <_vfiprintf_r+0xc0>
 800c540:	9b02      	ldr	r3, [sp, #8]
 800c542:	ebb5 0803 	subs.w	r8, r5, r3
 800c546:	d00d      	beq.n	800c564 <_vfiprintf_r+0xf0>
 800c548:	e9c6 3800 	strd	r3, r8, [r6]
 800c54c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c54e:	4443      	add	r3, r8
 800c550:	9310      	str	r3, [sp, #64]	; 0x40
 800c552:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c554:	3301      	adds	r3, #1
 800c556:	2b07      	cmp	r3, #7
 800c558:	930f      	str	r3, [sp, #60]	; 0x3c
 800c55a:	dc75      	bgt.n	800c648 <_vfiprintf_r+0x1d4>
 800c55c:	3608      	adds	r6, #8
 800c55e:	9b03      	ldr	r3, [sp, #12]
 800c560:	4443      	add	r3, r8
 800c562:	9303      	str	r3, [sp, #12]
 800c564:	782b      	ldrb	r3, [r5, #0]
 800c566:	2b00      	cmp	r3, #0
 800c568:	f000 83c6 	beq.w	800ccf8 <_vfiprintf_r+0x884>
 800c56c:	2300      	movs	r3, #0
 800c56e:	f04f 31ff 	mov.w	r1, #4294967295
 800c572:	469a      	mov	sl, r3
 800c574:	1c6a      	adds	r2, r5, #1
 800c576:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c57a:	9101      	str	r1, [sp, #4]
 800c57c:	9304      	str	r3, [sp, #16]
 800c57e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c582:	9202      	str	r2, [sp, #8]
 800c584:	f1a3 0220 	sub.w	r2, r3, #32
 800c588:	2a5a      	cmp	r2, #90	; 0x5a
 800c58a:	f200 830e 	bhi.w	800cbaa <_vfiprintf_r+0x736>
 800c58e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c592:	0098      	.short	0x0098
 800c594:	030c030c 	.word	0x030c030c
 800c598:	030c00a0 	.word	0x030c00a0
 800c59c:	030c030c 	.word	0x030c030c
 800c5a0:	030c0080 	.word	0x030c0080
 800c5a4:	00a3030c 	.word	0x00a3030c
 800c5a8:	030c00ad 	.word	0x030c00ad
 800c5ac:	00af00aa 	.word	0x00af00aa
 800c5b0:	00ca030c 	.word	0x00ca030c
 800c5b4:	00cd00cd 	.word	0x00cd00cd
 800c5b8:	00cd00cd 	.word	0x00cd00cd
 800c5bc:	00cd00cd 	.word	0x00cd00cd
 800c5c0:	00cd00cd 	.word	0x00cd00cd
 800c5c4:	030c00cd 	.word	0x030c00cd
 800c5c8:	030c030c 	.word	0x030c030c
 800c5cc:	030c030c 	.word	0x030c030c
 800c5d0:	030c030c 	.word	0x030c030c
 800c5d4:	030c030c 	.word	0x030c030c
 800c5d8:	010500f7 	.word	0x010500f7
 800c5dc:	030c030c 	.word	0x030c030c
 800c5e0:	030c030c 	.word	0x030c030c
 800c5e4:	030c030c 	.word	0x030c030c
 800c5e8:	030c030c 	.word	0x030c030c
 800c5ec:	030c030c 	.word	0x030c030c
 800c5f0:	030c014b 	.word	0x030c014b
 800c5f4:	030c030c 	.word	0x030c030c
 800c5f8:	030c0191 	.word	0x030c0191
 800c5fc:	030c026f 	.word	0x030c026f
 800c600:	028d030c 	.word	0x028d030c
 800c604:	030c030c 	.word	0x030c030c
 800c608:	030c030c 	.word	0x030c030c
 800c60c:	030c030c 	.word	0x030c030c
 800c610:	030c030c 	.word	0x030c030c
 800c614:	030c030c 	.word	0x030c030c
 800c618:	010700f7 	.word	0x010700f7
 800c61c:	030c030c 	.word	0x030c030c
 800c620:	00dd030c 	.word	0x00dd030c
 800c624:	00f10107 	.word	0x00f10107
 800c628:	00ea030c 	.word	0x00ea030c
 800c62c:	012e030c 	.word	0x012e030c
 800c630:	0180014d 	.word	0x0180014d
 800c634:	030c00f1 	.word	0x030c00f1
 800c638:	00960191 	.word	0x00960191
 800c63c:	030c0271 	.word	0x030c0271
 800c640:	0065030c 	.word	0x0065030c
 800c644:	0096030c 	.word	0x0096030c
 800c648:	4639      	mov	r1, r7
 800c64a:	4648      	mov	r0, r9
 800c64c:	aa0e      	add	r2, sp, #56	; 0x38
 800c64e:	f7ff fede 	bl	800c40e <__sprint_r>
 800c652:	2800      	cmp	r0, #0
 800c654:	f040 832f 	bne.w	800ccb6 <_vfiprintf_r+0x842>
 800c658:	ae11      	add	r6, sp, #68	; 0x44
 800c65a:	e780      	b.n	800c55e <_vfiprintf_r+0xea>
 800c65c:	4a94      	ldr	r2, [pc, #592]	; (800c8b0 <_vfiprintf_r+0x43c>)
 800c65e:	f01a 0f20 	tst.w	sl, #32
 800c662:	9206      	str	r2, [sp, #24]
 800c664:	f000 8224 	beq.w	800cab0 <_vfiprintf_r+0x63c>
 800c668:	3407      	adds	r4, #7
 800c66a:	f024 0b07 	bic.w	fp, r4, #7
 800c66e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c672:	f01a 0f01 	tst.w	sl, #1
 800c676:	d009      	beq.n	800c68c <_vfiprintf_r+0x218>
 800c678:	ea54 0205 	orrs.w	r2, r4, r5
 800c67c:	bf1f      	itttt	ne
 800c67e:	2230      	movne	r2, #48	; 0x30
 800c680:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800c684:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800c688:	f04a 0a02 	orrne.w	sl, sl, #2
 800c68c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c690:	e10b      	b.n	800c8aa <_vfiprintf_r+0x436>
 800c692:	4648      	mov	r0, r9
 800c694:	f7ff f81c 	bl	800b6d0 <_localeconv_r>
 800c698:	6843      	ldr	r3, [r0, #4]
 800c69a:	4618      	mov	r0, r3
 800c69c:	930a      	str	r3, [sp, #40]	; 0x28
 800c69e:	f7f3 fd57 	bl	8000150 <strlen>
 800c6a2:	9008      	str	r0, [sp, #32]
 800c6a4:	4648      	mov	r0, r9
 800c6a6:	f7ff f813 	bl	800b6d0 <_localeconv_r>
 800c6aa:	6883      	ldr	r3, [r0, #8]
 800c6ac:	9307      	str	r3, [sp, #28]
 800c6ae:	9b08      	ldr	r3, [sp, #32]
 800c6b0:	b12b      	cbz	r3, 800c6be <_vfiprintf_r+0x24a>
 800c6b2:	9b07      	ldr	r3, [sp, #28]
 800c6b4:	b11b      	cbz	r3, 800c6be <_vfiprintf_r+0x24a>
 800c6b6:	781b      	ldrb	r3, [r3, #0]
 800c6b8:	b10b      	cbz	r3, 800c6be <_vfiprintf_r+0x24a>
 800c6ba:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800c6be:	9a02      	ldr	r2, [sp, #8]
 800c6c0:	e75d      	b.n	800c57e <_vfiprintf_r+0x10a>
 800c6c2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d1f9      	bne.n	800c6be <_vfiprintf_r+0x24a>
 800c6ca:	2320      	movs	r3, #32
 800c6cc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c6d0:	e7f5      	b.n	800c6be <_vfiprintf_r+0x24a>
 800c6d2:	f04a 0a01 	orr.w	sl, sl, #1
 800c6d6:	e7f2      	b.n	800c6be <_vfiprintf_r+0x24a>
 800c6d8:	f854 3b04 	ldr.w	r3, [r4], #4
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	9304      	str	r3, [sp, #16]
 800c6e0:	daed      	bge.n	800c6be <_vfiprintf_r+0x24a>
 800c6e2:	425b      	negs	r3, r3
 800c6e4:	9304      	str	r3, [sp, #16]
 800c6e6:	f04a 0a04 	orr.w	sl, sl, #4
 800c6ea:	e7e8      	b.n	800c6be <_vfiprintf_r+0x24a>
 800c6ec:	232b      	movs	r3, #43	; 0x2b
 800c6ee:	e7ed      	b.n	800c6cc <_vfiprintf_r+0x258>
 800c6f0:	9a02      	ldr	r2, [sp, #8]
 800c6f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c6f6:	2b2a      	cmp	r3, #42	; 0x2a
 800c6f8:	d112      	bne.n	800c720 <_vfiprintf_r+0x2ac>
 800c6fa:	f854 0b04 	ldr.w	r0, [r4], #4
 800c6fe:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800c702:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c706:	e7da      	b.n	800c6be <_vfiprintf_r+0x24a>
 800c708:	200a      	movs	r0, #10
 800c70a:	9b01      	ldr	r3, [sp, #4]
 800c70c:	fb00 1303 	mla	r3, r0, r3, r1
 800c710:	9301      	str	r3, [sp, #4]
 800c712:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c716:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c71a:	2909      	cmp	r1, #9
 800c71c:	d9f4      	bls.n	800c708 <_vfiprintf_r+0x294>
 800c71e:	e730      	b.n	800c582 <_vfiprintf_r+0x10e>
 800c720:	2100      	movs	r1, #0
 800c722:	9101      	str	r1, [sp, #4]
 800c724:	e7f7      	b.n	800c716 <_vfiprintf_r+0x2a2>
 800c726:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800c72a:	e7c8      	b.n	800c6be <_vfiprintf_r+0x24a>
 800c72c:	2100      	movs	r1, #0
 800c72e:	9a02      	ldr	r2, [sp, #8]
 800c730:	9104      	str	r1, [sp, #16]
 800c732:	200a      	movs	r0, #10
 800c734:	9904      	ldr	r1, [sp, #16]
 800c736:	3b30      	subs	r3, #48	; 0x30
 800c738:	fb00 3301 	mla	r3, r0, r1, r3
 800c73c:	9304      	str	r3, [sp, #16]
 800c73e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c742:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c746:	2909      	cmp	r1, #9
 800c748:	d9f3      	bls.n	800c732 <_vfiprintf_r+0x2be>
 800c74a:	e71a      	b.n	800c582 <_vfiprintf_r+0x10e>
 800c74c:	9b02      	ldr	r3, [sp, #8]
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	2b68      	cmp	r3, #104	; 0x68
 800c752:	bf01      	itttt	eq
 800c754:	9b02      	ldreq	r3, [sp, #8]
 800c756:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800c75a:	3301      	addeq	r3, #1
 800c75c:	9302      	streq	r3, [sp, #8]
 800c75e:	bf18      	it	ne
 800c760:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800c764:	e7ab      	b.n	800c6be <_vfiprintf_r+0x24a>
 800c766:	9b02      	ldr	r3, [sp, #8]
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	2b6c      	cmp	r3, #108	; 0x6c
 800c76c:	d105      	bne.n	800c77a <_vfiprintf_r+0x306>
 800c76e:	9b02      	ldr	r3, [sp, #8]
 800c770:	3301      	adds	r3, #1
 800c772:	9302      	str	r3, [sp, #8]
 800c774:	f04a 0a20 	orr.w	sl, sl, #32
 800c778:	e7a1      	b.n	800c6be <_vfiprintf_r+0x24a>
 800c77a:	f04a 0a10 	orr.w	sl, sl, #16
 800c77e:	e79e      	b.n	800c6be <_vfiprintf_r+0x24a>
 800c780:	46a3      	mov	fp, r4
 800c782:	2100      	movs	r1, #0
 800c784:	f85b 3b04 	ldr.w	r3, [fp], #4
 800c788:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800c78c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c790:	2301      	movs	r3, #1
 800c792:	460d      	mov	r5, r1
 800c794:	9301      	str	r3, [sp, #4]
 800c796:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800c79a:	e0a0      	b.n	800c8de <_vfiprintf_r+0x46a>
 800c79c:	f04a 0a10 	orr.w	sl, sl, #16
 800c7a0:	f01a 0f20 	tst.w	sl, #32
 800c7a4:	d010      	beq.n	800c7c8 <_vfiprintf_r+0x354>
 800c7a6:	3407      	adds	r4, #7
 800c7a8:	f024 0b07 	bic.w	fp, r4, #7
 800c7ac:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c7b0:	2c00      	cmp	r4, #0
 800c7b2:	f175 0300 	sbcs.w	r3, r5, #0
 800c7b6:	da05      	bge.n	800c7c4 <_vfiprintf_r+0x350>
 800c7b8:	232d      	movs	r3, #45	; 0x2d
 800c7ba:	4264      	negs	r4, r4
 800c7bc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800c7c0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c7c4:	2301      	movs	r3, #1
 800c7c6:	e03f      	b.n	800c848 <_vfiprintf_r+0x3d4>
 800c7c8:	f01a 0f10 	tst.w	sl, #16
 800c7cc:	f104 0b04 	add.w	fp, r4, #4
 800c7d0:	d002      	beq.n	800c7d8 <_vfiprintf_r+0x364>
 800c7d2:	6824      	ldr	r4, [r4, #0]
 800c7d4:	17e5      	asrs	r5, r4, #31
 800c7d6:	e7eb      	b.n	800c7b0 <_vfiprintf_r+0x33c>
 800c7d8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c7dc:	6824      	ldr	r4, [r4, #0]
 800c7de:	d001      	beq.n	800c7e4 <_vfiprintf_r+0x370>
 800c7e0:	b224      	sxth	r4, r4
 800c7e2:	e7f7      	b.n	800c7d4 <_vfiprintf_r+0x360>
 800c7e4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c7e8:	bf18      	it	ne
 800c7ea:	b264      	sxtbne	r4, r4
 800c7ec:	e7f2      	b.n	800c7d4 <_vfiprintf_r+0x360>
 800c7ee:	f01a 0f20 	tst.w	sl, #32
 800c7f2:	f854 3b04 	ldr.w	r3, [r4], #4
 800c7f6:	d005      	beq.n	800c804 <_vfiprintf_r+0x390>
 800c7f8:	9a03      	ldr	r2, [sp, #12]
 800c7fa:	4610      	mov	r0, r2
 800c7fc:	17d1      	asrs	r1, r2, #31
 800c7fe:	e9c3 0100 	strd	r0, r1, [r3]
 800c802:	e696      	b.n	800c532 <_vfiprintf_r+0xbe>
 800c804:	f01a 0f10 	tst.w	sl, #16
 800c808:	d002      	beq.n	800c810 <_vfiprintf_r+0x39c>
 800c80a:	9a03      	ldr	r2, [sp, #12]
 800c80c:	601a      	str	r2, [r3, #0]
 800c80e:	e690      	b.n	800c532 <_vfiprintf_r+0xbe>
 800c810:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c814:	d002      	beq.n	800c81c <_vfiprintf_r+0x3a8>
 800c816:	9a03      	ldr	r2, [sp, #12]
 800c818:	801a      	strh	r2, [r3, #0]
 800c81a:	e68a      	b.n	800c532 <_vfiprintf_r+0xbe>
 800c81c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c820:	d0f3      	beq.n	800c80a <_vfiprintf_r+0x396>
 800c822:	9a03      	ldr	r2, [sp, #12]
 800c824:	701a      	strb	r2, [r3, #0]
 800c826:	e684      	b.n	800c532 <_vfiprintf_r+0xbe>
 800c828:	f04a 0a10 	orr.w	sl, sl, #16
 800c82c:	f01a 0f20 	tst.w	sl, #32
 800c830:	d01d      	beq.n	800c86e <_vfiprintf_r+0x3fa>
 800c832:	3407      	adds	r4, #7
 800c834:	f024 0b07 	bic.w	fp, r4, #7
 800c838:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c83c:	2300      	movs	r3, #0
 800c83e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c842:	2200      	movs	r2, #0
 800c844:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800c848:	9a01      	ldr	r2, [sp, #4]
 800c84a:	3201      	adds	r2, #1
 800c84c:	f000 8261 	beq.w	800cd12 <_vfiprintf_r+0x89e>
 800c850:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800c854:	9205      	str	r2, [sp, #20]
 800c856:	ea54 0205 	orrs.w	r2, r4, r5
 800c85a:	f040 8260 	bne.w	800cd1e <_vfiprintf_r+0x8aa>
 800c85e:	9a01      	ldr	r2, [sp, #4]
 800c860:	2a00      	cmp	r2, #0
 800c862:	f000 8197 	beq.w	800cb94 <_vfiprintf_r+0x720>
 800c866:	2b01      	cmp	r3, #1
 800c868:	f040 825c 	bne.w	800cd24 <_vfiprintf_r+0x8b0>
 800c86c:	e136      	b.n	800cadc <_vfiprintf_r+0x668>
 800c86e:	f01a 0f10 	tst.w	sl, #16
 800c872:	f104 0b04 	add.w	fp, r4, #4
 800c876:	d001      	beq.n	800c87c <_vfiprintf_r+0x408>
 800c878:	6824      	ldr	r4, [r4, #0]
 800c87a:	e003      	b.n	800c884 <_vfiprintf_r+0x410>
 800c87c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c880:	d002      	beq.n	800c888 <_vfiprintf_r+0x414>
 800c882:	8824      	ldrh	r4, [r4, #0]
 800c884:	2500      	movs	r5, #0
 800c886:	e7d9      	b.n	800c83c <_vfiprintf_r+0x3c8>
 800c888:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c88c:	d0f4      	beq.n	800c878 <_vfiprintf_r+0x404>
 800c88e:	7824      	ldrb	r4, [r4, #0]
 800c890:	e7f8      	b.n	800c884 <_vfiprintf_r+0x410>
 800c892:	f647 0330 	movw	r3, #30768	; 0x7830
 800c896:	46a3      	mov	fp, r4
 800c898:	2500      	movs	r5, #0
 800c89a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800c89e:	4b04      	ldr	r3, [pc, #16]	; (800c8b0 <_vfiprintf_r+0x43c>)
 800c8a0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800c8a4:	f04a 0a02 	orr.w	sl, sl, #2
 800c8a8:	9306      	str	r3, [sp, #24]
 800c8aa:	2302      	movs	r3, #2
 800c8ac:	e7c9      	b.n	800c842 <_vfiprintf_r+0x3ce>
 800c8ae:	bf00      	nop
 800c8b0:	0800fba0 	.word	0x0800fba0
 800c8b4:	46a3      	mov	fp, r4
 800c8b6:	2500      	movs	r5, #0
 800c8b8:	9b01      	ldr	r3, [sp, #4]
 800c8ba:	f85b 8b04 	ldr.w	r8, [fp], #4
 800c8be:	1c5c      	adds	r4, r3, #1
 800c8c0:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800c8c4:	f000 80cf 	beq.w	800ca66 <_vfiprintf_r+0x5f2>
 800c8c8:	461a      	mov	r2, r3
 800c8ca:	4629      	mov	r1, r5
 800c8cc:	4640      	mov	r0, r8
 800c8ce:	f7fe ff85 	bl	800b7dc <memchr>
 800c8d2:	2800      	cmp	r0, #0
 800c8d4:	f000 8173 	beq.w	800cbbe <_vfiprintf_r+0x74a>
 800c8d8:	eba0 0308 	sub.w	r3, r0, r8
 800c8dc:	9301      	str	r3, [sp, #4]
 800c8de:	9b01      	ldr	r3, [sp, #4]
 800c8e0:	42ab      	cmp	r3, r5
 800c8e2:	bfb8      	it	lt
 800c8e4:	462b      	movlt	r3, r5
 800c8e6:	9305      	str	r3, [sp, #20]
 800c8e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c8ec:	b113      	cbz	r3, 800c8f4 <_vfiprintf_r+0x480>
 800c8ee:	9b05      	ldr	r3, [sp, #20]
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	9305      	str	r3, [sp, #20]
 800c8f4:	f01a 0302 	ands.w	r3, sl, #2
 800c8f8:	9309      	str	r3, [sp, #36]	; 0x24
 800c8fa:	bf1e      	ittt	ne
 800c8fc:	9b05      	ldrne	r3, [sp, #20]
 800c8fe:	3302      	addne	r3, #2
 800c900:	9305      	strne	r3, [sp, #20]
 800c902:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800c906:	930b      	str	r3, [sp, #44]	; 0x2c
 800c908:	d11f      	bne.n	800c94a <_vfiprintf_r+0x4d6>
 800c90a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c90e:	1a9c      	subs	r4, r3, r2
 800c910:	2c00      	cmp	r4, #0
 800c912:	dd1a      	ble.n	800c94a <_vfiprintf_r+0x4d6>
 800c914:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800c918:	48b4      	ldr	r0, [pc, #720]	; (800cbec <_vfiprintf_r+0x778>)
 800c91a:	2c10      	cmp	r4, #16
 800c91c:	f103 0301 	add.w	r3, r3, #1
 800c920:	f106 0108 	add.w	r1, r6, #8
 800c924:	6030      	str	r0, [r6, #0]
 800c926:	f300 814c 	bgt.w	800cbc2 <_vfiprintf_r+0x74e>
 800c92a:	6074      	str	r4, [r6, #4]
 800c92c:	2b07      	cmp	r3, #7
 800c92e:	4414      	add	r4, r2
 800c930:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c934:	f340 8157 	ble.w	800cbe6 <_vfiprintf_r+0x772>
 800c938:	4639      	mov	r1, r7
 800c93a:	4648      	mov	r0, r9
 800c93c:	aa0e      	add	r2, sp, #56	; 0x38
 800c93e:	f7ff fd66 	bl	800c40e <__sprint_r>
 800c942:	2800      	cmp	r0, #0
 800c944:	f040 81b7 	bne.w	800ccb6 <_vfiprintf_r+0x842>
 800c948:	ae11      	add	r6, sp, #68	; 0x44
 800c94a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c94e:	b173      	cbz	r3, 800c96e <_vfiprintf_r+0x4fa>
 800c950:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800c954:	6032      	str	r2, [r6, #0]
 800c956:	2201      	movs	r2, #1
 800c958:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c95a:	6072      	str	r2, [r6, #4]
 800c95c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c95e:	3301      	adds	r3, #1
 800c960:	3201      	adds	r2, #1
 800c962:	2b07      	cmp	r3, #7
 800c964:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c968:	f300 8146 	bgt.w	800cbf8 <_vfiprintf_r+0x784>
 800c96c:	3608      	adds	r6, #8
 800c96e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c970:	b16b      	cbz	r3, 800c98e <_vfiprintf_r+0x51a>
 800c972:	aa0d      	add	r2, sp, #52	; 0x34
 800c974:	6032      	str	r2, [r6, #0]
 800c976:	2202      	movs	r2, #2
 800c978:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c97a:	6072      	str	r2, [r6, #4]
 800c97c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c97e:	3301      	adds	r3, #1
 800c980:	3202      	adds	r2, #2
 800c982:	2b07      	cmp	r3, #7
 800c984:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c988:	f300 813f 	bgt.w	800cc0a <_vfiprintf_r+0x796>
 800c98c:	3608      	adds	r6, #8
 800c98e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c990:	2b80      	cmp	r3, #128	; 0x80
 800c992:	d11f      	bne.n	800c9d4 <_vfiprintf_r+0x560>
 800c994:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c998:	1a9c      	subs	r4, r3, r2
 800c99a:	2c00      	cmp	r4, #0
 800c99c:	dd1a      	ble.n	800c9d4 <_vfiprintf_r+0x560>
 800c99e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800c9a2:	4893      	ldr	r0, [pc, #588]	; (800cbf0 <_vfiprintf_r+0x77c>)
 800c9a4:	2c10      	cmp	r4, #16
 800c9a6:	f103 0301 	add.w	r3, r3, #1
 800c9aa:	f106 0108 	add.w	r1, r6, #8
 800c9ae:	6030      	str	r0, [r6, #0]
 800c9b0:	f300 8134 	bgt.w	800cc1c <_vfiprintf_r+0x7a8>
 800c9b4:	6074      	str	r4, [r6, #4]
 800c9b6:	2b07      	cmp	r3, #7
 800c9b8:	4414      	add	r4, r2
 800c9ba:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c9be:	f340 813f 	ble.w	800cc40 <_vfiprintf_r+0x7cc>
 800c9c2:	4639      	mov	r1, r7
 800c9c4:	4648      	mov	r0, r9
 800c9c6:	aa0e      	add	r2, sp, #56	; 0x38
 800c9c8:	f7ff fd21 	bl	800c40e <__sprint_r>
 800c9cc:	2800      	cmp	r0, #0
 800c9ce:	f040 8172 	bne.w	800ccb6 <_vfiprintf_r+0x842>
 800c9d2:	ae11      	add	r6, sp, #68	; 0x44
 800c9d4:	9b01      	ldr	r3, [sp, #4]
 800c9d6:	1aec      	subs	r4, r5, r3
 800c9d8:	2c00      	cmp	r4, #0
 800c9da:	dd1a      	ble.n	800ca12 <_vfiprintf_r+0x59e>
 800c9dc:	4d84      	ldr	r5, [pc, #528]	; (800cbf0 <_vfiprintf_r+0x77c>)
 800c9de:	2c10      	cmp	r4, #16
 800c9e0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800c9e4:	f106 0208 	add.w	r2, r6, #8
 800c9e8:	f103 0301 	add.w	r3, r3, #1
 800c9ec:	6035      	str	r5, [r6, #0]
 800c9ee:	f300 8129 	bgt.w	800cc44 <_vfiprintf_r+0x7d0>
 800c9f2:	6074      	str	r4, [r6, #4]
 800c9f4:	2b07      	cmp	r3, #7
 800c9f6:	440c      	add	r4, r1
 800c9f8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c9fc:	f340 8133 	ble.w	800cc66 <_vfiprintf_r+0x7f2>
 800ca00:	4639      	mov	r1, r7
 800ca02:	4648      	mov	r0, r9
 800ca04:	aa0e      	add	r2, sp, #56	; 0x38
 800ca06:	f7ff fd02 	bl	800c40e <__sprint_r>
 800ca0a:	2800      	cmp	r0, #0
 800ca0c:	f040 8153 	bne.w	800ccb6 <_vfiprintf_r+0x842>
 800ca10:	ae11      	add	r6, sp, #68	; 0x44
 800ca12:	9b01      	ldr	r3, [sp, #4]
 800ca14:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ca16:	6073      	str	r3, [r6, #4]
 800ca18:	4418      	add	r0, r3
 800ca1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca1c:	f8c6 8000 	str.w	r8, [r6]
 800ca20:	3301      	adds	r3, #1
 800ca22:	2b07      	cmp	r3, #7
 800ca24:	9010      	str	r0, [sp, #64]	; 0x40
 800ca26:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca28:	f300 811f 	bgt.w	800cc6a <_vfiprintf_r+0x7f6>
 800ca2c:	f106 0308 	add.w	r3, r6, #8
 800ca30:	f01a 0f04 	tst.w	sl, #4
 800ca34:	f040 8121 	bne.w	800cc7a <_vfiprintf_r+0x806>
 800ca38:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800ca3c:	9905      	ldr	r1, [sp, #20]
 800ca3e:	428a      	cmp	r2, r1
 800ca40:	bfac      	ite	ge
 800ca42:	189b      	addge	r3, r3, r2
 800ca44:	185b      	addlt	r3, r3, r1
 800ca46:	9303      	str	r3, [sp, #12]
 800ca48:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ca4a:	b13b      	cbz	r3, 800ca5c <_vfiprintf_r+0x5e8>
 800ca4c:	4639      	mov	r1, r7
 800ca4e:	4648      	mov	r0, r9
 800ca50:	aa0e      	add	r2, sp, #56	; 0x38
 800ca52:	f7ff fcdc 	bl	800c40e <__sprint_r>
 800ca56:	2800      	cmp	r0, #0
 800ca58:	f040 812d 	bne.w	800ccb6 <_vfiprintf_r+0x842>
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	465c      	mov	r4, fp
 800ca60:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca62:	ae11      	add	r6, sp, #68	; 0x44
 800ca64:	e565      	b.n	800c532 <_vfiprintf_r+0xbe>
 800ca66:	4640      	mov	r0, r8
 800ca68:	f7f3 fb72 	bl	8000150 <strlen>
 800ca6c:	9001      	str	r0, [sp, #4]
 800ca6e:	e736      	b.n	800c8de <_vfiprintf_r+0x46a>
 800ca70:	f04a 0a10 	orr.w	sl, sl, #16
 800ca74:	f01a 0f20 	tst.w	sl, #32
 800ca78:	d006      	beq.n	800ca88 <_vfiprintf_r+0x614>
 800ca7a:	3407      	adds	r4, #7
 800ca7c:	f024 0b07 	bic.w	fp, r4, #7
 800ca80:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ca84:	2301      	movs	r3, #1
 800ca86:	e6dc      	b.n	800c842 <_vfiprintf_r+0x3ce>
 800ca88:	f01a 0f10 	tst.w	sl, #16
 800ca8c:	f104 0b04 	add.w	fp, r4, #4
 800ca90:	d001      	beq.n	800ca96 <_vfiprintf_r+0x622>
 800ca92:	6824      	ldr	r4, [r4, #0]
 800ca94:	e003      	b.n	800ca9e <_vfiprintf_r+0x62a>
 800ca96:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ca9a:	d002      	beq.n	800caa2 <_vfiprintf_r+0x62e>
 800ca9c:	8824      	ldrh	r4, [r4, #0]
 800ca9e:	2500      	movs	r5, #0
 800caa0:	e7f0      	b.n	800ca84 <_vfiprintf_r+0x610>
 800caa2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800caa6:	d0f4      	beq.n	800ca92 <_vfiprintf_r+0x61e>
 800caa8:	7824      	ldrb	r4, [r4, #0]
 800caaa:	e7f8      	b.n	800ca9e <_vfiprintf_r+0x62a>
 800caac:	4a51      	ldr	r2, [pc, #324]	; (800cbf4 <_vfiprintf_r+0x780>)
 800caae:	e5d6      	b.n	800c65e <_vfiprintf_r+0x1ea>
 800cab0:	f01a 0f10 	tst.w	sl, #16
 800cab4:	f104 0b04 	add.w	fp, r4, #4
 800cab8:	d001      	beq.n	800cabe <_vfiprintf_r+0x64a>
 800caba:	6824      	ldr	r4, [r4, #0]
 800cabc:	e003      	b.n	800cac6 <_vfiprintf_r+0x652>
 800cabe:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cac2:	d002      	beq.n	800caca <_vfiprintf_r+0x656>
 800cac4:	8824      	ldrh	r4, [r4, #0]
 800cac6:	2500      	movs	r5, #0
 800cac8:	e5d3      	b.n	800c672 <_vfiprintf_r+0x1fe>
 800caca:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cace:	d0f4      	beq.n	800caba <_vfiprintf_r+0x646>
 800cad0:	7824      	ldrb	r4, [r4, #0]
 800cad2:	e7f8      	b.n	800cac6 <_vfiprintf_r+0x652>
 800cad4:	2d00      	cmp	r5, #0
 800cad6:	bf08      	it	eq
 800cad8:	2c0a      	cmpeq	r4, #10
 800cada:	d205      	bcs.n	800cae8 <_vfiprintf_r+0x674>
 800cadc:	3430      	adds	r4, #48	; 0x30
 800cade:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800cae2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800cae6:	e13b      	b.n	800cd60 <_vfiprintf_r+0x8ec>
 800cae8:	f04f 0a00 	mov.w	sl, #0
 800caec:	ab3a      	add	r3, sp, #232	; 0xe8
 800caee:	9309      	str	r3, [sp, #36]	; 0x24
 800caf0:	9b05      	ldr	r3, [sp, #20]
 800caf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800caf6:	930b      	str	r3, [sp, #44]	; 0x2c
 800caf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cafa:	220a      	movs	r2, #10
 800cafc:	4620      	mov	r0, r4
 800cafe:	4629      	mov	r1, r5
 800cb00:	f103 38ff 	add.w	r8, r3, #4294967295
 800cb04:	2300      	movs	r3, #0
 800cb06:	f7f4 f993 	bl	8000e30 <__aeabi_uldivmod>
 800cb0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb0c:	3230      	adds	r2, #48	; 0x30
 800cb0e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800cb12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb14:	f10a 0a01 	add.w	sl, sl, #1
 800cb18:	b1d3      	cbz	r3, 800cb50 <_vfiprintf_r+0x6dc>
 800cb1a:	9b07      	ldr	r3, [sp, #28]
 800cb1c:	781b      	ldrb	r3, [r3, #0]
 800cb1e:	4553      	cmp	r3, sl
 800cb20:	d116      	bne.n	800cb50 <_vfiprintf_r+0x6dc>
 800cb22:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800cb26:	d013      	beq.n	800cb50 <_vfiprintf_r+0x6dc>
 800cb28:	2d00      	cmp	r5, #0
 800cb2a:	bf08      	it	eq
 800cb2c:	2c0a      	cmpeq	r4, #10
 800cb2e:	d30f      	bcc.n	800cb50 <_vfiprintf_r+0x6dc>
 800cb30:	9b08      	ldr	r3, [sp, #32]
 800cb32:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cb34:	eba8 0803 	sub.w	r8, r8, r3
 800cb38:	461a      	mov	r2, r3
 800cb3a:	4640      	mov	r0, r8
 800cb3c:	f7ff fbd9 	bl	800c2f2 <strncpy>
 800cb40:	9b07      	ldr	r3, [sp, #28]
 800cb42:	785b      	ldrb	r3, [r3, #1]
 800cb44:	b1a3      	cbz	r3, 800cb70 <_vfiprintf_r+0x6fc>
 800cb46:	f04f 0a00 	mov.w	sl, #0
 800cb4a:	9b07      	ldr	r3, [sp, #28]
 800cb4c:	3301      	adds	r3, #1
 800cb4e:	9307      	str	r3, [sp, #28]
 800cb50:	220a      	movs	r2, #10
 800cb52:	2300      	movs	r3, #0
 800cb54:	4620      	mov	r0, r4
 800cb56:	4629      	mov	r1, r5
 800cb58:	f7f4 f96a 	bl	8000e30 <__aeabi_uldivmod>
 800cb5c:	2d00      	cmp	r5, #0
 800cb5e:	bf08      	it	eq
 800cb60:	2c0a      	cmpeq	r4, #10
 800cb62:	f0c0 80fd 	bcc.w	800cd60 <_vfiprintf_r+0x8ec>
 800cb66:	4604      	mov	r4, r0
 800cb68:	460d      	mov	r5, r1
 800cb6a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800cb6e:	e7c3      	b.n	800caf8 <_vfiprintf_r+0x684>
 800cb70:	469a      	mov	sl, r3
 800cb72:	e7ed      	b.n	800cb50 <_vfiprintf_r+0x6dc>
 800cb74:	9a06      	ldr	r2, [sp, #24]
 800cb76:	f004 030f 	and.w	r3, r4, #15
 800cb7a:	5cd3      	ldrb	r3, [r2, r3]
 800cb7c:	092a      	lsrs	r2, r5, #4
 800cb7e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800cb82:	0923      	lsrs	r3, r4, #4
 800cb84:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800cb88:	461c      	mov	r4, r3
 800cb8a:	4615      	mov	r5, r2
 800cb8c:	ea54 0305 	orrs.w	r3, r4, r5
 800cb90:	d1f0      	bne.n	800cb74 <_vfiprintf_r+0x700>
 800cb92:	e0e5      	b.n	800cd60 <_vfiprintf_r+0x8ec>
 800cb94:	b933      	cbnz	r3, 800cba4 <_vfiprintf_r+0x730>
 800cb96:	f01a 0f01 	tst.w	sl, #1
 800cb9a:	d003      	beq.n	800cba4 <_vfiprintf_r+0x730>
 800cb9c:	2330      	movs	r3, #48	; 0x30
 800cb9e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800cba2:	e79e      	b.n	800cae2 <_vfiprintf_r+0x66e>
 800cba4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800cba8:	e0da      	b.n	800cd60 <_vfiprintf_r+0x8ec>
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	f000 80a4 	beq.w	800ccf8 <_vfiprintf_r+0x884>
 800cbb0:	2100      	movs	r1, #0
 800cbb2:	46a3      	mov	fp, r4
 800cbb4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800cbb8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800cbbc:	e5e8      	b.n	800c790 <_vfiprintf_r+0x31c>
 800cbbe:	4605      	mov	r5, r0
 800cbc0:	e68d      	b.n	800c8de <_vfiprintf_r+0x46a>
 800cbc2:	2010      	movs	r0, #16
 800cbc4:	2b07      	cmp	r3, #7
 800cbc6:	4402      	add	r2, r0
 800cbc8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800cbcc:	6070      	str	r0, [r6, #4]
 800cbce:	dd07      	ble.n	800cbe0 <_vfiprintf_r+0x76c>
 800cbd0:	4639      	mov	r1, r7
 800cbd2:	4648      	mov	r0, r9
 800cbd4:	aa0e      	add	r2, sp, #56	; 0x38
 800cbd6:	f7ff fc1a 	bl	800c40e <__sprint_r>
 800cbda:	2800      	cmp	r0, #0
 800cbdc:	d16b      	bne.n	800ccb6 <_vfiprintf_r+0x842>
 800cbde:	a911      	add	r1, sp, #68	; 0x44
 800cbe0:	460e      	mov	r6, r1
 800cbe2:	3c10      	subs	r4, #16
 800cbe4:	e696      	b.n	800c914 <_vfiprintf_r+0x4a0>
 800cbe6:	460e      	mov	r6, r1
 800cbe8:	e6af      	b.n	800c94a <_vfiprintf_r+0x4d6>
 800cbea:	bf00      	nop
 800cbec:	0800feec 	.word	0x0800feec
 800cbf0:	0800fefc 	.word	0x0800fefc
 800cbf4:	0800fbb1 	.word	0x0800fbb1
 800cbf8:	4639      	mov	r1, r7
 800cbfa:	4648      	mov	r0, r9
 800cbfc:	aa0e      	add	r2, sp, #56	; 0x38
 800cbfe:	f7ff fc06 	bl	800c40e <__sprint_r>
 800cc02:	2800      	cmp	r0, #0
 800cc04:	d157      	bne.n	800ccb6 <_vfiprintf_r+0x842>
 800cc06:	ae11      	add	r6, sp, #68	; 0x44
 800cc08:	e6b1      	b.n	800c96e <_vfiprintf_r+0x4fa>
 800cc0a:	4639      	mov	r1, r7
 800cc0c:	4648      	mov	r0, r9
 800cc0e:	aa0e      	add	r2, sp, #56	; 0x38
 800cc10:	f7ff fbfd 	bl	800c40e <__sprint_r>
 800cc14:	2800      	cmp	r0, #0
 800cc16:	d14e      	bne.n	800ccb6 <_vfiprintf_r+0x842>
 800cc18:	ae11      	add	r6, sp, #68	; 0x44
 800cc1a:	e6b8      	b.n	800c98e <_vfiprintf_r+0x51a>
 800cc1c:	2010      	movs	r0, #16
 800cc1e:	2b07      	cmp	r3, #7
 800cc20:	4402      	add	r2, r0
 800cc22:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800cc26:	6070      	str	r0, [r6, #4]
 800cc28:	dd07      	ble.n	800cc3a <_vfiprintf_r+0x7c6>
 800cc2a:	4639      	mov	r1, r7
 800cc2c:	4648      	mov	r0, r9
 800cc2e:	aa0e      	add	r2, sp, #56	; 0x38
 800cc30:	f7ff fbed 	bl	800c40e <__sprint_r>
 800cc34:	2800      	cmp	r0, #0
 800cc36:	d13e      	bne.n	800ccb6 <_vfiprintf_r+0x842>
 800cc38:	a911      	add	r1, sp, #68	; 0x44
 800cc3a:	460e      	mov	r6, r1
 800cc3c:	3c10      	subs	r4, #16
 800cc3e:	e6ae      	b.n	800c99e <_vfiprintf_r+0x52a>
 800cc40:	460e      	mov	r6, r1
 800cc42:	e6c7      	b.n	800c9d4 <_vfiprintf_r+0x560>
 800cc44:	2010      	movs	r0, #16
 800cc46:	2b07      	cmp	r3, #7
 800cc48:	4401      	add	r1, r0
 800cc4a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800cc4e:	6070      	str	r0, [r6, #4]
 800cc50:	dd06      	ble.n	800cc60 <_vfiprintf_r+0x7ec>
 800cc52:	4639      	mov	r1, r7
 800cc54:	4648      	mov	r0, r9
 800cc56:	aa0e      	add	r2, sp, #56	; 0x38
 800cc58:	f7ff fbd9 	bl	800c40e <__sprint_r>
 800cc5c:	bb58      	cbnz	r0, 800ccb6 <_vfiprintf_r+0x842>
 800cc5e:	aa11      	add	r2, sp, #68	; 0x44
 800cc60:	4616      	mov	r6, r2
 800cc62:	3c10      	subs	r4, #16
 800cc64:	e6bb      	b.n	800c9de <_vfiprintf_r+0x56a>
 800cc66:	4616      	mov	r6, r2
 800cc68:	e6d3      	b.n	800ca12 <_vfiprintf_r+0x59e>
 800cc6a:	4639      	mov	r1, r7
 800cc6c:	4648      	mov	r0, r9
 800cc6e:	aa0e      	add	r2, sp, #56	; 0x38
 800cc70:	f7ff fbcd 	bl	800c40e <__sprint_r>
 800cc74:	b9f8      	cbnz	r0, 800ccb6 <_vfiprintf_r+0x842>
 800cc76:	ab11      	add	r3, sp, #68	; 0x44
 800cc78:	e6da      	b.n	800ca30 <_vfiprintf_r+0x5bc>
 800cc7a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800cc7e:	1a54      	subs	r4, r2, r1
 800cc80:	2c00      	cmp	r4, #0
 800cc82:	f77f aed9 	ble.w	800ca38 <_vfiprintf_r+0x5c4>
 800cc86:	2610      	movs	r6, #16
 800cc88:	4d39      	ldr	r5, [pc, #228]	; (800cd70 <_vfiprintf_r+0x8fc>)
 800cc8a:	2c10      	cmp	r4, #16
 800cc8c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800cc90:	601d      	str	r5, [r3, #0]
 800cc92:	f102 0201 	add.w	r2, r2, #1
 800cc96:	dc1d      	bgt.n	800ccd4 <_vfiprintf_r+0x860>
 800cc98:	605c      	str	r4, [r3, #4]
 800cc9a:	2a07      	cmp	r2, #7
 800cc9c:	440c      	add	r4, r1
 800cc9e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800cca2:	f77f aec9 	ble.w	800ca38 <_vfiprintf_r+0x5c4>
 800cca6:	4639      	mov	r1, r7
 800cca8:	4648      	mov	r0, r9
 800ccaa:	aa0e      	add	r2, sp, #56	; 0x38
 800ccac:	f7ff fbaf 	bl	800c40e <__sprint_r>
 800ccb0:	2800      	cmp	r0, #0
 800ccb2:	f43f aec1 	beq.w	800ca38 <_vfiprintf_r+0x5c4>
 800ccb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ccb8:	07d9      	lsls	r1, r3, #31
 800ccba:	d405      	bmi.n	800ccc8 <_vfiprintf_r+0x854>
 800ccbc:	89bb      	ldrh	r3, [r7, #12]
 800ccbe:	059a      	lsls	r2, r3, #22
 800ccc0:	d402      	bmi.n	800ccc8 <_vfiprintf_r+0x854>
 800ccc2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ccc4:	f7fe fd0b 	bl	800b6de <__retarget_lock_release_recursive>
 800ccc8:	89bb      	ldrh	r3, [r7, #12]
 800ccca:	065b      	lsls	r3, r3, #25
 800cccc:	f57f ac03 	bpl.w	800c4d6 <_vfiprintf_r+0x62>
 800ccd0:	f7ff bbfe 	b.w	800c4d0 <_vfiprintf_r+0x5c>
 800ccd4:	3110      	adds	r1, #16
 800ccd6:	2a07      	cmp	r2, #7
 800ccd8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800ccdc:	605e      	str	r6, [r3, #4]
 800ccde:	dc02      	bgt.n	800cce6 <_vfiprintf_r+0x872>
 800cce0:	3308      	adds	r3, #8
 800cce2:	3c10      	subs	r4, #16
 800cce4:	e7d1      	b.n	800cc8a <_vfiprintf_r+0x816>
 800cce6:	4639      	mov	r1, r7
 800cce8:	4648      	mov	r0, r9
 800ccea:	aa0e      	add	r2, sp, #56	; 0x38
 800ccec:	f7ff fb8f 	bl	800c40e <__sprint_r>
 800ccf0:	2800      	cmp	r0, #0
 800ccf2:	d1e0      	bne.n	800ccb6 <_vfiprintf_r+0x842>
 800ccf4:	ab11      	add	r3, sp, #68	; 0x44
 800ccf6:	e7f4      	b.n	800cce2 <_vfiprintf_r+0x86e>
 800ccf8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ccfa:	b913      	cbnz	r3, 800cd02 <_vfiprintf_r+0x88e>
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd00:	e7d9      	b.n	800ccb6 <_vfiprintf_r+0x842>
 800cd02:	4639      	mov	r1, r7
 800cd04:	4648      	mov	r0, r9
 800cd06:	aa0e      	add	r2, sp, #56	; 0x38
 800cd08:	f7ff fb81 	bl	800c40e <__sprint_r>
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	d0f5      	beq.n	800ccfc <_vfiprintf_r+0x888>
 800cd10:	e7d1      	b.n	800ccb6 <_vfiprintf_r+0x842>
 800cd12:	ea54 0205 	orrs.w	r2, r4, r5
 800cd16:	f8cd a014 	str.w	sl, [sp, #20]
 800cd1a:	f43f ada4 	beq.w	800c866 <_vfiprintf_r+0x3f2>
 800cd1e:	2b01      	cmp	r3, #1
 800cd20:	f43f aed8 	beq.w	800cad4 <_vfiprintf_r+0x660>
 800cd24:	2b02      	cmp	r3, #2
 800cd26:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800cd2a:	f43f af23 	beq.w	800cb74 <_vfiprintf_r+0x700>
 800cd2e:	08e2      	lsrs	r2, r4, #3
 800cd30:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800cd34:	08e8      	lsrs	r0, r5, #3
 800cd36:	f004 0307 	and.w	r3, r4, #7
 800cd3a:	4605      	mov	r5, r0
 800cd3c:	4614      	mov	r4, r2
 800cd3e:	3330      	adds	r3, #48	; 0x30
 800cd40:	ea54 0205 	orrs.w	r2, r4, r5
 800cd44:	4641      	mov	r1, r8
 800cd46:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800cd4a:	d1f0      	bne.n	800cd2e <_vfiprintf_r+0x8ba>
 800cd4c:	9a05      	ldr	r2, [sp, #20]
 800cd4e:	07d0      	lsls	r0, r2, #31
 800cd50:	d506      	bpl.n	800cd60 <_vfiprintf_r+0x8ec>
 800cd52:	2b30      	cmp	r3, #48	; 0x30
 800cd54:	d004      	beq.n	800cd60 <_vfiprintf_r+0x8ec>
 800cd56:	2330      	movs	r3, #48	; 0x30
 800cd58:	f808 3c01 	strb.w	r3, [r8, #-1]
 800cd5c:	f1a1 0802 	sub.w	r8, r1, #2
 800cd60:	ab3a      	add	r3, sp, #232	; 0xe8
 800cd62:	eba3 0308 	sub.w	r3, r3, r8
 800cd66:	9d01      	ldr	r5, [sp, #4]
 800cd68:	f8dd a014 	ldr.w	sl, [sp, #20]
 800cd6c:	9301      	str	r3, [sp, #4]
 800cd6e:	e5b6      	b.n	800c8de <_vfiprintf_r+0x46a>
 800cd70:	0800feec 	.word	0x0800feec

0800cd74 <__sbprintf>:
 800cd74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd76:	461f      	mov	r7, r3
 800cd78:	898b      	ldrh	r3, [r1, #12]
 800cd7a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800cd7e:	f023 0302 	bic.w	r3, r3, #2
 800cd82:	f8ad 300c 	strh.w	r3, [sp, #12]
 800cd86:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800cd88:	4615      	mov	r5, r2
 800cd8a:	9319      	str	r3, [sp, #100]	; 0x64
 800cd8c:	89cb      	ldrh	r3, [r1, #14]
 800cd8e:	4606      	mov	r6, r0
 800cd90:	f8ad 300e 	strh.w	r3, [sp, #14]
 800cd94:	69cb      	ldr	r3, [r1, #28]
 800cd96:	a816      	add	r0, sp, #88	; 0x58
 800cd98:	9307      	str	r3, [sp, #28]
 800cd9a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800cd9c:	460c      	mov	r4, r1
 800cd9e:	9309      	str	r3, [sp, #36]	; 0x24
 800cda0:	ab1a      	add	r3, sp, #104	; 0x68
 800cda2:	9300      	str	r3, [sp, #0]
 800cda4:	9304      	str	r3, [sp, #16]
 800cda6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cdaa:	9302      	str	r3, [sp, #8]
 800cdac:	9305      	str	r3, [sp, #20]
 800cdae:	2300      	movs	r3, #0
 800cdb0:	9306      	str	r3, [sp, #24]
 800cdb2:	f7fe fc91 	bl	800b6d8 <__retarget_lock_init_recursive>
 800cdb6:	462a      	mov	r2, r5
 800cdb8:	463b      	mov	r3, r7
 800cdba:	4669      	mov	r1, sp
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	f7ff fb59 	bl	800c474 <_vfiprintf_r>
 800cdc2:	1e05      	subs	r5, r0, #0
 800cdc4:	db07      	blt.n	800cdd6 <__sbprintf+0x62>
 800cdc6:	4669      	mov	r1, sp
 800cdc8:	4630      	mov	r0, r6
 800cdca:	f7fe f955 	bl	800b078 <_fflush_r>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	bf18      	it	ne
 800cdd2:	f04f 35ff 	movne.w	r5, #4294967295
 800cdd6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800cdda:	9816      	ldr	r0, [sp, #88]	; 0x58
 800cddc:	065b      	lsls	r3, r3, #25
 800cdde:	bf42      	ittt	mi
 800cde0:	89a3      	ldrhmi	r3, [r4, #12]
 800cde2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800cde6:	81a3      	strhmi	r3, [r4, #12]
 800cde8:	f7fe fc77 	bl	800b6da <__retarget_lock_close_recursive>
 800cdec:	4628      	mov	r0, r5
 800cdee:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800cdf2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cdf4 <__swbuf_r>:
 800cdf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdf6:	460e      	mov	r6, r1
 800cdf8:	4614      	mov	r4, r2
 800cdfa:	4605      	mov	r5, r0
 800cdfc:	b118      	cbz	r0, 800ce06 <__swbuf_r+0x12>
 800cdfe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ce00:	b90b      	cbnz	r3, 800ce06 <__swbuf_r+0x12>
 800ce02:	f7fe f9a5 	bl	800b150 <__sinit>
 800ce06:	69a3      	ldr	r3, [r4, #24]
 800ce08:	60a3      	str	r3, [r4, #8]
 800ce0a:	89a3      	ldrh	r3, [r4, #12]
 800ce0c:	0719      	lsls	r1, r3, #28
 800ce0e:	d529      	bpl.n	800ce64 <__swbuf_r+0x70>
 800ce10:	6923      	ldr	r3, [r4, #16]
 800ce12:	b33b      	cbz	r3, 800ce64 <__swbuf_r+0x70>
 800ce14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce18:	b2f6      	uxtb	r6, r6
 800ce1a:	049a      	lsls	r2, r3, #18
 800ce1c:	4637      	mov	r7, r6
 800ce1e:	d52a      	bpl.n	800ce76 <__swbuf_r+0x82>
 800ce20:	6823      	ldr	r3, [r4, #0]
 800ce22:	6920      	ldr	r0, [r4, #16]
 800ce24:	1a18      	subs	r0, r3, r0
 800ce26:	6963      	ldr	r3, [r4, #20]
 800ce28:	4283      	cmp	r3, r0
 800ce2a:	dc04      	bgt.n	800ce36 <__swbuf_r+0x42>
 800ce2c:	4621      	mov	r1, r4
 800ce2e:	4628      	mov	r0, r5
 800ce30:	f7fe f922 	bl	800b078 <_fflush_r>
 800ce34:	b9e0      	cbnz	r0, 800ce70 <__swbuf_r+0x7c>
 800ce36:	68a3      	ldr	r3, [r4, #8]
 800ce38:	3001      	adds	r0, #1
 800ce3a:	3b01      	subs	r3, #1
 800ce3c:	60a3      	str	r3, [r4, #8]
 800ce3e:	6823      	ldr	r3, [r4, #0]
 800ce40:	1c5a      	adds	r2, r3, #1
 800ce42:	6022      	str	r2, [r4, #0]
 800ce44:	701e      	strb	r6, [r3, #0]
 800ce46:	6963      	ldr	r3, [r4, #20]
 800ce48:	4283      	cmp	r3, r0
 800ce4a:	d004      	beq.n	800ce56 <__swbuf_r+0x62>
 800ce4c:	89a3      	ldrh	r3, [r4, #12]
 800ce4e:	07db      	lsls	r3, r3, #31
 800ce50:	d506      	bpl.n	800ce60 <__swbuf_r+0x6c>
 800ce52:	2e0a      	cmp	r6, #10
 800ce54:	d104      	bne.n	800ce60 <__swbuf_r+0x6c>
 800ce56:	4621      	mov	r1, r4
 800ce58:	4628      	mov	r0, r5
 800ce5a:	f7fe f90d 	bl	800b078 <_fflush_r>
 800ce5e:	b938      	cbnz	r0, 800ce70 <__swbuf_r+0x7c>
 800ce60:	4638      	mov	r0, r7
 800ce62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce64:	4621      	mov	r1, r4
 800ce66:	4628      	mov	r0, r5
 800ce68:	f7fd f9c2 	bl	800a1f0 <__swsetup_r>
 800ce6c:	2800      	cmp	r0, #0
 800ce6e:	d0d1      	beq.n	800ce14 <__swbuf_r+0x20>
 800ce70:	f04f 37ff 	mov.w	r7, #4294967295
 800ce74:	e7f4      	b.n	800ce60 <__swbuf_r+0x6c>
 800ce76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ce7a:	81a3      	strh	r3, [r4, #12]
 800ce7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ce7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ce82:	6663      	str	r3, [r4, #100]	; 0x64
 800ce84:	e7cc      	b.n	800ce20 <__swbuf_r+0x2c>

0800ce86 <__ascii_wctomb>:
 800ce86:	4603      	mov	r3, r0
 800ce88:	4608      	mov	r0, r1
 800ce8a:	b141      	cbz	r1, 800ce9e <__ascii_wctomb+0x18>
 800ce8c:	2aff      	cmp	r2, #255	; 0xff
 800ce8e:	d904      	bls.n	800ce9a <__ascii_wctomb+0x14>
 800ce90:	228a      	movs	r2, #138	; 0x8a
 800ce92:	f04f 30ff 	mov.w	r0, #4294967295
 800ce96:	601a      	str	r2, [r3, #0]
 800ce98:	4770      	bx	lr
 800ce9a:	2001      	movs	r0, #1
 800ce9c:	700a      	strb	r2, [r1, #0]
 800ce9e:	4770      	bx	lr

0800cea0 <_write_r>:
 800cea0:	b538      	push	{r3, r4, r5, lr}
 800cea2:	4604      	mov	r4, r0
 800cea4:	4608      	mov	r0, r1
 800cea6:	4611      	mov	r1, r2
 800cea8:	2200      	movs	r2, #0
 800ceaa:	4d05      	ldr	r5, [pc, #20]	; (800cec0 <_write_r+0x20>)
 800ceac:	602a      	str	r2, [r5, #0]
 800ceae:	461a      	mov	r2, r3
 800ceb0:	f7f5 fb7a 	bl	80025a8 <_write>
 800ceb4:	1c43      	adds	r3, r0, #1
 800ceb6:	d102      	bne.n	800cebe <_write_r+0x1e>
 800ceb8:	682b      	ldr	r3, [r5, #0]
 800ceba:	b103      	cbz	r3, 800cebe <_write_r+0x1e>
 800cebc:	6023      	str	r3, [r4, #0]
 800cebe:	bd38      	pop	{r3, r4, r5, pc}
 800cec0:	2000105c 	.word	0x2000105c

0800cec4 <__register_exitproc>:
 800cec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cec8:	4d1c      	ldr	r5, [pc, #112]	; (800cf3c <__register_exitproc+0x78>)
 800ceca:	4606      	mov	r6, r0
 800cecc:	6828      	ldr	r0, [r5, #0]
 800cece:	4698      	mov	r8, r3
 800ced0:	460f      	mov	r7, r1
 800ced2:	4691      	mov	r9, r2
 800ced4:	f7fe fc02 	bl	800b6dc <__retarget_lock_acquire_recursive>
 800ced8:	4b19      	ldr	r3, [pc, #100]	; (800cf40 <__register_exitproc+0x7c>)
 800ceda:	4628      	mov	r0, r5
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800cee2:	b91c      	cbnz	r4, 800ceec <__register_exitproc+0x28>
 800cee4:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800cee8:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800ceec:	6865      	ldr	r5, [r4, #4]
 800ceee:	6800      	ldr	r0, [r0, #0]
 800cef0:	2d1f      	cmp	r5, #31
 800cef2:	dd05      	ble.n	800cf00 <__register_exitproc+0x3c>
 800cef4:	f7fe fbf3 	bl	800b6de <__retarget_lock_release_recursive>
 800cef8:	f04f 30ff 	mov.w	r0, #4294967295
 800cefc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf00:	b19e      	cbz	r6, 800cf2a <__register_exitproc+0x66>
 800cf02:	2201      	movs	r2, #1
 800cf04:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800cf08:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800cf0c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800cf10:	40aa      	lsls	r2, r5
 800cf12:	4313      	orrs	r3, r2
 800cf14:	2e02      	cmp	r6, #2
 800cf16:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800cf1a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800cf1e:	bf02      	ittt	eq
 800cf20:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800cf24:	431a      	orreq	r2, r3
 800cf26:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800cf2a:	1c6b      	adds	r3, r5, #1
 800cf2c:	3502      	adds	r5, #2
 800cf2e:	6063      	str	r3, [r4, #4]
 800cf30:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800cf34:	f7fe fbd3 	bl	800b6de <__retarget_lock_release_recursive>
 800cf38:	2000      	movs	r0, #0
 800cf3a:	e7df      	b.n	800cefc <__register_exitproc+0x38>
 800cf3c:	20000878 	.word	0x20000878
 800cf40:	0800fb8c 	.word	0x0800fb8c

0800cf44 <__assert_func>:
 800cf44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf46:	4614      	mov	r4, r2
 800cf48:	461a      	mov	r2, r3
 800cf4a:	4b09      	ldr	r3, [pc, #36]	; (800cf70 <__assert_func+0x2c>)
 800cf4c:	4605      	mov	r5, r0
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	68d8      	ldr	r0, [r3, #12]
 800cf52:	b14c      	cbz	r4, 800cf68 <__assert_func+0x24>
 800cf54:	4b07      	ldr	r3, [pc, #28]	; (800cf74 <__assert_func+0x30>)
 800cf56:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cf5a:	9100      	str	r1, [sp, #0]
 800cf5c:	462b      	mov	r3, r5
 800cf5e:	4906      	ldr	r1, [pc, #24]	; (800cf78 <__assert_func+0x34>)
 800cf60:	f000 f8a4 	bl	800d0ac <fiprintf>
 800cf64:	f000 f97a 	bl	800d25c <abort>
 800cf68:	4b04      	ldr	r3, [pc, #16]	; (800cf7c <__assert_func+0x38>)
 800cf6a:	461c      	mov	r4, r3
 800cf6c:	e7f3      	b.n	800cf56 <__assert_func+0x12>
 800cf6e:	bf00      	nop
 800cf70:	20000038 	.word	0x20000038
 800cf74:	0800ff0c 	.word	0x0800ff0c
 800cf78:	0800ff19 	.word	0x0800ff19
 800cf7c:	0800ff47 	.word	0x0800ff47

0800cf80 <_calloc_r>:
 800cf80:	b510      	push	{r4, lr}
 800cf82:	4351      	muls	r1, r2
 800cf84:	f7fa fa20 	bl	80073c8 <_malloc_r>
 800cf88:	4604      	mov	r4, r0
 800cf8a:	b198      	cbz	r0, 800cfb4 <_calloc_r+0x34>
 800cf8c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800cf90:	f022 0203 	bic.w	r2, r2, #3
 800cf94:	3a04      	subs	r2, #4
 800cf96:	2a24      	cmp	r2, #36	; 0x24
 800cf98:	d81b      	bhi.n	800cfd2 <_calloc_r+0x52>
 800cf9a:	2a13      	cmp	r2, #19
 800cf9c:	d917      	bls.n	800cfce <_calloc_r+0x4e>
 800cf9e:	2100      	movs	r1, #0
 800cfa0:	2a1b      	cmp	r2, #27
 800cfa2:	e9c0 1100 	strd	r1, r1, [r0]
 800cfa6:	d807      	bhi.n	800cfb8 <_calloc_r+0x38>
 800cfa8:	f100 0308 	add.w	r3, r0, #8
 800cfac:	2200      	movs	r2, #0
 800cfae:	e9c3 2200 	strd	r2, r2, [r3]
 800cfb2:	609a      	str	r2, [r3, #8]
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	bd10      	pop	{r4, pc}
 800cfb8:	2a24      	cmp	r2, #36	; 0x24
 800cfba:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800cfbe:	bf11      	iteee	ne
 800cfc0:	f100 0310 	addne.w	r3, r0, #16
 800cfc4:	6101      	streq	r1, [r0, #16]
 800cfc6:	f100 0318 	addeq.w	r3, r0, #24
 800cfca:	6141      	streq	r1, [r0, #20]
 800cfcc:	e7ee      	b.n	800cfac <_calloc_r+0x2c>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	e7ec      	b.n	800cfac <_calloc_r+0x2c>
 800cfd2:	2100      	movs	r1, #0
 800cfd4:	f7fa fc48 	bl	8007868 <memset>
 800cfd8:	e7ec      	b.n	800cfb4 <_calloc_r+0x34>
	...

0800cfdc <_close_r>:
 800cfdc:	b538      	push	{r3, r4, r5, lr}
 800cfde:	2300      	movs	r3, #0
 800cfe0:	4d05      	ldr	r5, [pc, #20]	; (800cff8 <_close_r+0x1c>)
 800cfe2:	4604      	mov	r4, r0
 800cfe4:	4608      	mov	r0, r1
 800cfe6:	602b      	str	r3, [r5, #0]
 800cfe8:	f000 f9fa 	bl	800d3e0 <_close>
 800cfec:	1c43      	adds	r3, r0, #1
 800cfee:	d102      	bne.n	800cff6 <_close_r+0x1a>
 800cff0:	682b      	ldr	r3, [r5, #0]
 800cff2:	b103      	cbz	r3, 800cff6 <_close_r+0x1a>
 800cff4:	6023      	str	r3, [r4, #0]
 800cff6:	bd38      	pop	{r3, r4, r5, pc}
 800cff8:	2000105c 	.word	0x2000105c

0800cffc <_fclose_r>:
 800cffc:	b570      	push	{r4, r5, r6, lr}
 800cffe:	4606      	mov	r6, r0
 800d000:	460c      	mov	r4, r1
 800d002:	b911      	cbnz	r1, 800d00a <_fclose_r+0xe>
 800d004:	2500      	movs	r5, #0
 800d006:	4628      	mov	r0, r5
 800d008:	bd70      	pop	{r4, r5, r6, pc}
 800d00a:	b118      	cbz	r0, 800d014 <_fclose_r+0x18>
 800d00c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d00e:	b90b      	cbnz	r3, 800d014 <_fclose_r+0x18>
 800d010:	f7fe f89e 	bl	800b150 <__sinit>
 800d014:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d016:	07d8      	lsls	r0, r3, #31
 800d018:	d405      	bmi.n	800d026 <_fclose_r+0x2a>
 800d01a:	89a3      	ldrh	r3, [r4, #12]
 800d01c:	0599      	lsls	r1, r3, #22
 800d01e:	d402      	bmi.n	800d026 <_fclose_r+0x2a>
 800d020:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d022:	f7fe fb5b 	bl	800b6dc <__retarget_lock_acquire_recursive>
 800d026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d02a:	b93b      	cbnz	r3, 800d03c <_fclose_r+0x40>
 800d02c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800d02e:	f015 0501 	ands.w	r5, r5, #1
 800d032:	d1e7      	bne.n	800d004 <_fclose_r+0x8>
 800d034:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d036:	f7fe fb52 	bl	800b6de <__retarget_lock_release_recursive>
 800d03a:	e7e4      	b.n	800d006 <_fclose_r+0xa>
 800d03c:	4621      	mov	r1, r4
 800d03e:	4630      	mov	r0, r6
 800d040:	f7fd ff8c 	bl	800af5c <__sflush_r>
 800d044:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800d046:	4605      	mov	r5, r0
 800d048:	b133      	cbz	r3, 800d058 <_fclose_r+0x5c>
 800d04a:	4630      	mov	r0, r6
 800d04c:	69e1      	ldr	r1, [r4, #28]
 800d04e:	4798      	blx	r3
 800d050:	2800      	cmp	r0, #0
 800d052:	bfb8      	it	lt
 800d054:	f04f 35ff 	movlt.w	r5, #4294967295
 800d058:	89a3      	ldrh	r3, [r4, #12]
 800d05a:	061a      	lsls	r2, r3, #24
 800d05c:	d503      	bpl.n	800d066 <_fclose_r+0x6a>
 800d05e:	4630      	mov	r0, r6
 800d060:	6921      	ldr	r1, [r4, #16]
 800d062:	f7fe f905 	bl	800b270 <_free_r>
 800d066:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d068:	b141      	cbz	r1, 800d07c <_fclose_r+0x80>
 800d06a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d06e:	4299      	cmp	r1, r3
 800d070:	d002      	beq.n	800d078 <_fclose_r+0x7c>
 800d072:	4630      	mov	r0, r6
 800d074:	f7fe f8fc 	bl	800b270 <_free_r>
 800d078:	2300      	movs	r3, #0
 800d07a:	6323      	str	r3, [r4, #48]	; 0x30
 800d07c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800d07e:	b121      	cbz	r1, 800d08a <_fclose_r+0x8e>
 800d080:	4630      	mov	r0, r6
 800d082:	f7fe f8f5 	bl	800b270 <_free_r>
 800d086:	2300      	movs	r3, #0
 800d088:	6463      	str	r3, [r4, #68]	; 0x44
 800d08a:	f7fe f849 	bl	800b120 <__sfp_lock_acquire>
 800d08e:	2300      	movs	r3, #0
 800d090:	81a3      	strh	r3, [r4, #12]
 800d092:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d094:	07db      	lsls	r3, r3, #31
 800d096:	d402      	bmi.n	800d09e <_fclose_r+0xa2>
 800d098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d09a:	f7fe fb20 	bl	800b6de <__retarget_lock_release_recursive>
 800d09e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d0a0:	f7fe fb1b 	bl	800b6da <__retarget_lock_close_recursive>
 800d0a4:	f7fe f842 	bl	800b12c <__sfp_lock_release>
 800d0a8:	e7ad      	b.n	800d006 <_fclose_r+0xa>
	...

0800d0ac <fiprintf>:
 800d0ac:	b40e      	push	{r1, r2, r3}
 800d0ae:	b503      	push	{r0, r1, lr}
 800d0b0:	4601      	mov	r1, r0
 800d0b2:	ab03      	add	r3, sp, #12
 800d0b4:	4805      	ldr	r0, [pc, #20]	; (800d0cc <fiprintf+0x20>)
 800d0b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0ba:	6800      	ldr	r0, [r0, #0]
 800d0bc:	9301      	str	r3, [sp, #4]
 800d0be:	f7ff f9d9 	bl	800c474 <_vfiprintf_r>
 800d0c2:	b002      	add	sp, #8
 800d0c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0c8:	b003      	add	sp, #12
 800d0ca:	4770      	bx	lr
 800d0cc:	20000038 	.word	0x20000038

0800d0d0 <__fputwc>:
 800d0d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d0d4:	4680      	mov	r8, r0
 800d0d6:	460e      	mov	r6, r1
 800d0d8:	4615      	mov	r5, r2
 800d0da:	f7fe faf3 	bl	800b6c4 <__locale_mb_cur_max>
 800d0de:	2801      	cmp	r0, #1
 800d0e0:	4604      	mov	r4, r0
 800d0e2:	d11b      	bne.n	800d11c <__fputwc+0x4c>
 800d0e4:	1e73      	subs	r3, r6, #1
 800d0e6:	2bfe      	cmp	r3, #254	; 0xfe
 800d0e8:	d818      	bhi.n	800d11c <__fputwc+0x4c>
 800d0ea:	f88d 6004 	strb.w	r6, [sp, #4]
 800d0ee:	2700      	movs	r7, #0
 800d0f0:	f10d 0904 	add.w	r9, sp, #4
 800d0f4:	42a7      	cmp	r7, r4
 800d0f6:	d020      	beq.n	800d13a <__fputwc+0x6a>
 800d0f8:	68ab      	ldr	r3, [r5, #8]
 800d0fa:	f817 1009 	ldrb.w	r1, [r7, r9]
 800d0fe:	3b01      	subs	r3, #1
 800d100:	2b00      	cmp	r3, #0
 800d102:	60ab      	str	r3, [r5, #8]
 800d104:	da04      	bge.n	800d110 <__fputwc+0x40>
 800d106:	69aa      	ldr	r2, [r5, #24]
 800d108:	4293      	cmp	r3, r2
 800d10a:	db1a      	blt.n	800d142 <__fputwc+0x72>
 800d10c:	290a      	cmp	r1, #10
 800d10e:	d018      	beq.n	800d142 <__fputwc+0x72>
 800d110:	682b      	ldr	r3, [r5, #0]
 800d112:	1c5a      	adds	r2, r3, #1
 800d114:	602a      	str	r2, [r5, #0]
 800d116:	7019      	strb	r1, [r3, #0]
 800d118:	3701      	adds	r7, #1
 800d11a:	e7eb      	b.n	800d0f4 <__fputwc+0x24>
 800d11c:	4632      	mov	r2, r6
 800d11e:	4640      	mov	r0, r8
 800d120:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800d124:	a901      	add	r1, sp, #4
 800d126:	f000 f883 	bl	800d230 <_wcrtomb_r>
 800d12a:	1c42      	adds	r2, r0, #1
 800d12c:	4604      	mov	r4, r0
 800d12e:	d1de      	bne.n	800d0ee <__fputwc+0x1e>
 800d130:	4606      	mov	r6, r0
 800d132:	89ab      	ldrh	r3, [r5, #12]
 800d134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d138:	81ab      	strh	r3, [r5, #12]
 800d13a:	4630      	mov	r0, r6
 800d13c:	b003      	add	sp, #12
 800d13e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d142:	462a      	mov	r2, r5
 800d144:	4640      	mov	r0, r8
 800d146:	f7ff fe55 	bl	800cdf4 <__swbuf_r>
 800d14a:	1c43      	adds	r3, r0, #1
 800d14c:	d1e4      	bne.n	800d118 <__fputwc+0x48>
 800d14e:	4606      	mov	r6, r0
 800d150:	e7f3      	b.n	800d13a <__fputwc+0x6a>

0800d152 <_fputwc_r>:
 800d152:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d154:	b570      	push	{r4, r5, r6, lr}
 800d156:	07db      	lsls	r3, r3, #31
 800d158:	4605      	mov	r5, r0
 800d15a:	460e      	mov	r6, r1
 800d15c:	4614      	mov	r4, r2
 800d15e:	d405      	bmi.n	800d16c <_fputwc_r+0x1a>
 800d160:	8993      	ldrh	r3, [r2, #12]
 800d162:	0598      	lsls	r0, r3, #22
 800d164:	d402      	bmi.n	800d16c <_fputwc_r+0x1a>
 800d166:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800d168:	f7fe fab8 	bl	800b6dc <__retarget_lock_acquire_recursive>
 800d16c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d170:	0499      	lsls	r1, r3, #18
 800d172:	d406      	bmi.n	800d182 <_fputwc_r+0x30>
 800d174:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d178:	81a3      	strh	r3, [r4, #12]
 800d17a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d17c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d180:	6663      	str	r3, [r4, #100]	; 0x64
 800d182:	4622      	mov	r2, r4
 800d184:	4628      	mov	r0, r5
 800d186:	4631      	mov	r1, r6
 800d188:	f7ff ffa2 	bl	800d0d0 <__fputwc>
 800d18c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d18e:	4605      	mov	r5, r0
 800d190:	07da      	lsls	r2, r3, #31
 800d192:	d405      	bmi.n	800d1a0 <_fputwc_r+0x4e>
 800d194:	89a3      	ldrh	r3, [r4, #12]
 800d196:	059b      	lsls	r3, r3, #22
 800d198:	d402      	bmi.n	800d1a0 <_fputwc_r+0x4e>
 800d19a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d19c:	f7fe fa9f 	bl	800b6de <__retarget_lock_release_recursive>
 800d1a0:	4628      	mov	r0, r5
 800d1a2:	bd70      	pop	{r4, r5, r6, pc}

0800d1a4 <_fstat_r>:
 800d1a4:	b538      	push	{r3, r4, r5, lr}
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	4d06      	ldr	r5, [pc, #24]	; (800d1c4 <_fstat_r+0x20>)
 800d1aa:	4604      	mov	r4, r0
 800d1ac:	4608      	mov	r0, r1
 800d1ae:	4611      	mov	r1, r2
 800d1b0:	602b      	str	r3, [r5, #0]
 800d1b2:	f7f5 f945 	bl	8002440 <_fstat>
 800d1b6:	1c43      	adds	r3, r0, #1
 800d1b8:	d102      	bne.n	800d1c0 <_fstat_r+0x1c>
 800d1ba:	682b      	ldr	r3, [r5, #0]
 800d1bc:	b103      	cbz	r3, 800d1c0 <_fstat_r+0x1c>
 800d1be:	6023      	str	r3, [r4, #0]
 800d1c0:	bd38      	pop	{r3, r4, r5, pc}
 800d1c2:	bf00      	nop
 800d1c4:	2000105c 	.word	0x2000105c

0800d1c8 <_isatty_r>:
 800d1c8:	b538      	push	{r3, r4, r5, lr}
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	4d05      	ldr	r5, [pc, #20]	; (800d1e4 <_isatty_r+0x1c>)
 800d1ce:	4604      	mov	r4, r0
 800d1d0:	4608      	mov	r0, r1
 800d1d2:	602b      	str	r3, [r5, #0]
 800d1d4:	f000 f92a 	bl	800d42c <_isatty>
 800d1d8:	1c43      	adds	r3, r0, #1
 800d1da:	d102      	bne.n	800d1e2 <_isatty_r+0x1a>
 800d1dc:	682b      	ldr	r3, [r5, #0]
 800d1de:	b103      	cbz	r3, 800d1e2 <_isatty_r+0x1a>
 800d1e0:	6023      	str	r3, [r4, #0]
 800d1e2:	bd38      	pop	{r3, r4, r5, pc}
 800d1e4:	2000105c 	.word	0x2000105c

0800d1e8 <_lseek_r>:
 800d1e8:	b538      	push	{r3, r4, r5, lr}
 800d1ea:	4604      	mov	r4, r0
 800d1ec:	4608      	mov	r0, r1
 800d1ee:	4611      	mov	r1, r2
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	4d05      	ldr	r5, [pc, #20]	; (800d208 <_lseek_r+0x20>)
 800d1f4:	602a      	str	r2, [r5, #0]
 800d1f6:	461a      	mov	r2, r3
 800d1f8:	f000 f8e2 	bl	800d3c0 <_lseek>
 800d1fc:	1c43      	adds	r3, r0, #1
 800d1fe:	d102      	bne.n	800d206 <_lseek_r+0x1e>
 800d200:	682b      	ldr	r3, [r5, #0]
 800d202:	b103      	cbz	r3, 800d206 <_lseek_r+0x1e>
 800d204:	6023      	str	r3, [r4, #0]
 800d206:	bd38      	pop	{r3, r4, r5, pc}
 800d208:	2000105c 	.word	0x2000105c

0800d20c <_read_r>:
 800d20c:	b538      	push	{r3, r4, r5, lr}
 800d20e:	4604      	mov	r4, r0
 800d210:	4608      	mov	r0, r1
 800d212:	4611      	mov	r1, r2
 800d214:	2200      	movs	r2, #0
 800d216:	4d05      	ldr	r5, [pc, #20]	; (800d22c <_read_r+0x20>)
 800d218:	602a      	str	r2, [r5, #0]
 800d21a:	461a      	mov	r2, r3
 800d21c:	f7f5 f986 	bl	800252c <_read>
 800d220:	1c43      	adds	r3, r0, #1
 800d222:	d102      	bne.n	800d22a <_read_r+0x1e>
 800d224:	682b      	ldr	r3, [r5, #0]
 800d226:	b103      	cbz	r3, 800d22a <_read_r+0x1e>
 800d228:	6023      	str	r3, [r4, #0]
 800d22a:	bd38      	pop	{r3, r4, r5, pc}
 800d22c:	2000105c 	.word	0x2000105c

0800d230 <_wcrtomb_r>:
 800d230:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d232:	4c09      	ldr	r4, [pc, #36]	; (800d258 <_wcrtomb_r+0x28>)
 800d234:	4605      	mov	r5, r0
 800d236:	461e      	mov	r6, r3
 800d238:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800d23c:	b085      	sub	sp, #20
 800d23e:	b909      	cbnz	r1, 800d244 <_wcrtomb_r+0x14>
 800d240:	460a      	mov	r2, r1
 800d242:	a901      	add	r1, sp, #4
 800d244:	47b8      	blx	r7
 800d246:	1c43      	adds	r3, r0, #1
 800d248:	bf01      	itttt	eq
 800d24a:	2300      	moveq	r3, #0
 800d24c:	6033      	streq	r3, [r6, #0]
 800d24e:	238a      	moveq	r3, #138	; 0x8a
 800d250:	602b      	streq	r3, [r5, #0]
 800d252:	b005      	add	sp, #20
 800d254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d256:	bf00      	nop
 800d258:	2000087c 	.word	0x2000087c

0800d25c <abort>:
 800d25c:	2006      	movs	r0, #6
 800d25e:	b508      	push	{r3, lr}
 800d260:	f000 f82c 	bl	800d2bc <raise>
 800d264:	2001      	movs	r0, #1
 800d266:	f7f5 f8df 	bl	8002428 <_exit>

0800d26a <_raise_r>:
 800d26a:	291f      	cmp	r1, #31
 800d26c:	b538      	push	{r3, r4, r5, lr}
 800d26e:	4604      	mov	r4, r0
 800d270:	460d      	mov	r5, r1
 800d272:	d904      	bls.n	800d27e <_raise_r+0x14>
 800d274:	2316      	movs	r3, #22
 800d276:	6003      	str	r3, [r0, #0]
 800d278:	f04f 30ff 	mov.w	r0, #4294967295
 800d27c:	bd38      	pop	{r3, r4, r5, pc}
 800d27e:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800d282:	b112      	cbz	r2, 800d28a <_raise_r+0x20>
 800d284:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d288:	b94b      	cbnz	r3, 800d29e <_raise_r+0x34>
 800d28a:	4620      	mov	r0, r4
 800d28c:	f000 f830 	bl	800d2f0 <_getpid_r>
 800d290:	462a      	mov	r2, r5
 800d292:	4601      	mov	r1, r0
 800d294:	4620      	mov	r0, r4
 800d296:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d29a:	f000 b817 	b.w	800d2cc <_kill_r>
 800d29e:	2b01      	cmp	r3, #1
 800d2a0:	d00a      	beq.n	800d2b8 <_raise_r+0x4e>
 800d2a2:	1c59      	adds	r1, r3, #1
 800d2a4:	d103      	bne.n	800d2ae <_raise_r+0x44>
 800d2a6:	2316      	movs	r3, #22
 800d2a8:	6003      	str	r3, [r0, #0]
 800d2aa:	2001      	movs	r0, #1
 800d2ac:	e7e6      	b.n	800d27c <_raise_r+0x12>
 800d2ae:	2400      	movs	r4, #0
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d2b6:	4798      	blx	r3
 800d2b8:	2000      	movs	r0, #0
 800d2ba:	e7df      	b.n	800d27c <_raise_r+0x12>

0800d2bc <raise>:
 800d2bc:	4b02      	ldr	r3, [pc, #8]	; (800d2c8 <raise+0xc>)
 800d2be:	4601      	mov	r1, r0
 800d2c0:	6818      	ldr	r0, [r3, #0]
 800d2c2:	f7ff bfd2 	b.w	800d26a <_raise_r>
 800d2c6:	bf00      	nop
 800d2c8:	20000038 	.word	0x20000038

0800d2cc <_kill_r>:
 800d2cc:	b538      	push	{r3, r4, r5, lr}
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	4d06      	ldr	r5, [pc, #24]	; (800d2ec <_kill_r+0x20>)
 800d2d2:	4604      	mov	r4, r0
 800d2d4:	4608      	mov	r0, r1
 800d2d6:	4611      	mov	r1, r2
 800d2d8:	602b      	str	r3, [r5, #0]
 800d2da:	f7f5 f8c7 	bl	800246c <_kill>
 800d2de:	1c43      	adds	r3, r0, #1
 800d2e0:	d102      	bne.n	800d2e8 <_kill_r+0x1c>
 800d2e2:	682b      	ldr	r3, [r5, #0]
 800d2e4:	b103      	cbz	r3, 800d2e8 <_kill_r+0x1c>
 800d2e6:	6023      	str	r3, [r4, #0]
 800d2e8:	bd38      	pop	{r3, r4, r5, pc}
 800d2ea:	bf00      	nop
 800d2ec:	2000105c 	.word	0x2000105c

0800d2f0 <_getpid_r>:
 800d2f0:	f7f5 b8b5 	b.w	800245e <_getpid>

0800d2f4 <findslot>:
 800d2f4:	4b0a      	ldr	r3, [pc, #40]	; (800d320 <findslot+0x2c>)
 800d2f6:	b510      	push	{r4, lr}
 800d2f8:	4604      	mov	r4, r0
 800d2fa:	6818      	ldr	r0, [r3, #0]
 800d2fc:	b118      	cbz	r0, 800d306 <findslot+0x12>
 800d2fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d300:	b90b      	cbnz	r3, 800d306 <findslot+0x12>
 800d302:	f7fd ff25 	bl	800b150 <__sinit>
 800d306:	2c13      	cmp	r4, #19
 800d308:	d807      	bhi.n	800d31a <findslot+0x26>
 800d30a:	4806      	ldr	r0, [pc, #24]	; (800d324 <findslot+0x30>)
 800d30c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800d310:	3201      	adds	r2, #1
 800d312:	d002      	beq.n	800d31a <findslot+0x26>
 800d314:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800d318:	bd10      	pop	{r4, pc}
 800d31a:	2000      	movs	r0, #0
 800d31c:	e7fc      	b.n	800d318 <findslot+0x24>
 800d31e:	bf00      	nop
 800d320:	20000038 	.word	0x20000038
 800d324:	20000fa0 	.word	0x20000fa0

0800d328 <checkerror>:
 800d328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d32a:	1c43      	adds	r3, r0, #1
 800d32c:	4604      	mov	r4, r0
 800d32e:	d109      	bne.n	800d344 <checkerror+0x1c>
 800d330:	f7fa f820 	bl	8007374 <__errno>
 800d334:	2613      	movs	r6, #19
 800d336:	4605      	mov	r5, r0
 800d338:	2700      	movs	r7, #0
 800d33a:	4630      	mov	r0, r6
 800d33c:	4639      	mov	r1, r7
 800d33e:	beab      	bkpt	0x00ab
 800d340:	4606      	mov	r6, r0
 800d342:	602e      	str	r6, [r5, #0]
 800d344:	4620      	mov	r0, r4
 800d346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d348 <_swilseek>:
 800d348:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d34a:	460c      	mov	r4, r1
 800d34c:	4616      	mov	r6, r2
 800d34e:	f7ff ffd1 	bl	800d2f4 <findslot>
 800d352:	4605      	mov	r5, r0
 800d354:	b940      	cbnz	r0, 800d368 <_swilseek+0x20>
 800d356:	f7fa f80d 	bl	8007374 <__errno>
 800d35a:	2309      	movs	r3, #9
 800d35c:	6003      	str	r3, [r0, #0]
 800d35e:	f04f 34ff 	mov.w	r4, #4294967295
 800d362:	4620      	mov	r0, r4
 800d364:	b003      	add	sp, #12
 800d366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d368:	2e02      	cmp	r6, #2
 800d36a:	d903      	bls.n	800d374 <_swilseek+0x2c>
 800d36c:	f7fa f802 	bl	8007374 <__errno>
 800d370:	2316      	movs	r3, #22
 800d372:	e7f3      	b.n	800d35c <_swilseek+0x14>
 800d374:	2e01      	cmp	r6, #1
 800d376:	d112      	bne.n	800d39e <_swilseek+0x56>
 800d378:	6843      	ldr	r3, [r0, #4]
 800d37a:	18e4      	adds	r4, r4, r3
 800d37c:	d4f6      	bmi.n	800d36c <_swilseek+0x24>
 800d37e:	682b      	ldr	r3, [r5, #0]
 800d380:	260a      	movs	r6, #10
 800d382:	466f      	mov	r7, sp
 800d384:	e9cd 3400 	strd	r3, r4, [sp]
 800d388:	4630      	mov	r0, r6
 800d38a:	4639      	mov	r1, r7
 800d38c:	beab      	bkpt	0x00ab
 800d38e:	4606      	mov	r6, r0
 800d390:	4630      	mov	r0, r6
 800d392:	f7ff ffc9 	bl	800d328 <checkerror>
 800d396:	2800      	cmp	r0, #0
 800d398:	dbe1      	blt.n	800d35e <_swilseek+0x16>
 800d39a:	606c      	str	r4, [r5, #4]
 800d39c:	e7e1      	b.n	800d362 <_swilseek+0x1a>
 800d39e:	2e02      	cmp	r6, #2
 800d3a0:	d1ed      	bne.n	800d37e <_swilseek+0x36>
 800d3a2:	6803      	ldr	r3, [r0, #0]
 800d3a4:	260c      	movs	r6, #12
 800d3a6:	466f      	mov	r7, sp
 800d3a8:	9300      	str	r3, [sp, #0]
 800d3aa:	4630      	mov	r0, r6
 800d3ac:	4639      	mov	r1, r7
 800d3ae:	beab      	bkpt	0x00ab
 800d3b0:	4606      	mov	r6, r0
 800d3b2:	4630      	mov	r0, r6
 800d3b4:	f7ff ffb8 	bl	800d328 <checkerror>
 800d3b8:	1c43      	adds	r3, r0, #1
 800d3ba:	d0d0      	beq.n	800d35e <_swilseek+0x16>
 800d3bc:	4404      	add	r4, r0
 800d3be:	e7de      	b.n	800d37e <_swilseek+0x36>

0800d3c0 <_lseek>:
 800d3c0:	f7ff bfc2 	b.w	800d348 <_swilseek>

0800d3c4 <_swiclose>:
 800d3c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d3c6:	2402      	movs	r4, #2
 800d3c8:	9001      	str	r0, [sp, #4]
 800d3ca:	ad01      	add	r5, sp, #4
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	4629      	mov	r1, r5
 800d3d0:	beab      	bkpt	0x00ab
 800d3d2:	4604      	mov	r4, r0
 800d3d4:	4620      	mov	r0, r4
 800d3d6:	f7ff ffa7 	bl	800d328 <checkerror>
 800d3da:	b003      	add	sp, #12
 800d3dc:	bd30      	pop	{r4, r5, pc}
	...

0800d3e0 <_close>:
 800d3e0:	b538      	push	{r3, r4, r5, lr}
 800d3e2:	4605      	mov	r5, r0
 800d3e4:	f7ff ff86 	bl	800d2f4 <findslot>
 800d3e8:	4604      	mov	r4, r0
 800d3ea:	b930      	cbnz	r0, 800d3fa <_close+0x1a>
 800d3ec:	f7f9 ffc2 	bl	8007374 <__errno>
 800d3f0:	2309      	movs	r3, #9
 800d3f2:	6003      	str	r3, [r0, #0]
 800d3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3f8:	bd38      	pop	{r3, r4, r5, pc}
 800d3fa:	3d01      	subs	r5, #1
 800d3fc:	2d01      	cmp	r5, #1
 800d3fe:	d809      	bhi.n	800d414 <_close+0x34>
 800d400:	4b09      	ldr	r3, [pc, #36]	; (800d428 <_close+0x48>)
 800d402:	689a      	ldr	r2, [r3, #8]
 800d404:	691b      	ldr	r3, [r3, #16]
 800d406:	429a      	cmp	r2, r3
 800d408:	d104      	bne.n	800d414 <_close+0x34>
 800d40a:	f04f 33ff 	mov.w	r3, #4294967295
 800d40e:	6003      	str	r3, [r0, #0]
 800d410:	2000      	movs	r0, #0
 800d412:	e7f1      	b.n	800d3f8 <_close+0x18>
 800d414:	6820      	ldr	r0, [r4, #0]
 800d416:	f7ff ffd5 	bl	800d3c4 <_swiclose>
 800d41a:	2800      	cmp	r0, #0
 800d41c:	d1ec      	bne.n	800d3f8 <_close+0x18>
 800d41e:	f04f 33ff 	mov.w	r3, #4294967295
 800d422:	6023      	str	r3, [r4, #0]
 800d424:	e7e8      	b.n	800d3f8 <_close+0x18>
 800d426:	bf00      	nop
 800d428:	20000fa0 	.word	0x20000fa0

0800d42c <_isatty>:
 800d42c:	b570      	push	{r4, r5, r6, lr}
 800d42e:	f7ff ff61 	bl	800d2f4 <findslot>
 800d432:	2509      	movs	r5, #9
 800d434:	4604      	mov	r4, r0
 800d436:	b920      	cbnz	r0, 800d442 <_isatty+0x16>
 800d438:	f7f9 ff9c 	bl	8007374 <__errno>
 800d43c:	6005      	str	r5, [r0, #0]
 800d43e:	4620      	mov	r0, r4
 800d440:	bd70      	pop	{r4, r5, r6, pc}
 800d442:	4628      	mov	r0, r5
 800d444:	4621      	mov	r1, r4
 800d446:	beab      	bkpt	0x00ab
 800d448:	4604      	mov	r4, r0
 800d44a:	2c01      	cmp	r4, #1
 800d44c:	d0f7      	beq.n	800d43e <_isatty+0x12>
 800d44e:	f7f9 ff91 	bl	8007374 <__errno>
 800d452:	2400      	movs	r4, #0
 800d454:	4605      	mov	r5, r0
 800d456:	2613      	movs	r6, #19
 800d458:	4630      	mov	r0, r6
 800d45a:	4621      	mov	r1, r4
 800d45c:	beab      	bkpt	0x00ab
 800d45e:	4606      	mov	r6, r0
 800d460:	602e      	str	r6, [r5, #0]
 800d462:	e7ec      	b.n	800d43e <_isatty+0x12>

0800d464 <_init>:
 800d464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d466:	bf00      	nop
 800d468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d46a:	bc08      	pop	{r3}
 800d46c:	469e      	mov	lr, r3
 800d46e:	4770      	bx	lr

0800d470 <_fini>:
 800d470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d472:	bf00      	nop
 800d474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d476:	bc08      	pop	{r3}
 800d478:	469e      	mov	lr, r3
 800d47a:	4770      	bx	lr
