# My-MIPS
Project of a processor architecture based on MIPS mono-cycle implemented in Verilog using software Quartus Lite.
