Project Information                             c:\max2work\d1test\d1v75v3.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 05/26/97 13:50:54

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

d1v75v3   EPM7128LC84-15   49       12       0      97      59          75 %

User Pins:                 49       12       0  



Project Information                             c:\max2work\d1test\d1v75v3.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 5, File c:\max2work\d1test\lumblnk1.tdf:
   Symbolic name "txt7" was declared but never used
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'TMS' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TCK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PAGE1' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                             c:\max2work\d1test\d1v75v3.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                             c:\max2work\d1test\d1v75v3.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

d1v75v3@24                        ADDEN
d1v75v3@22                        ADJUST
d1v75v3@25                        CHECKSUM
d1v75v3@83                        CLK
d1v75v3@75                        C0
d1v75v3@74                        C1
d1v75v3@73                        C2
d1v75v3@70                        C3
d1v75v3@69                        C4
d1v75v3@68                        C5
d1v75v3@67                        C6
d1v75v3@65                        C7
d1v75v3@64                        C8
d1v75v3@63                        C9
d1v75v3@4                         HLOAD
d1v75v3@28                        H0
d1v75v3@84                        PAGE1
d1v75v3@9                         PD0
d1v75v3@10                        PD1
d1v75v3@11                        PD2
d1v75v3@12                        PD3
d1v75v3@15                        PD4
d1v75v3@16                        PD5
d1v75v3@17                        PD6
d1v75v3@18                        PD7
d1v75v3@20                        PD8
d1v75v3@21                        PD9
d1v75v3@27                        RAMDATA
d1v75v3@30                        SD0
d1v75v3@31                        SD1
d1v75v3@33                        SD2
d1v75v3@34                        SD3
d1v75v3@35                        SD4
d1v75v3@36                        SD5
d1v75v3@37                        SD6
d1v75v3@29                        SD7
d1v75v3@40                        SD8
d1v75v3@41                        SD9
d1v75v3@62                        TCK
d1v75v3@14                        TDI
d1v75v3@71                        TDO
d1v75v3@23                        TMS
d1v75v3@80                        TXT0
d1v75v3@81                        TXT1
d1v75v3@77                        TXT2
d1v75v3@76                        TXT3
d1v75v3@60                        TXT4
d1v75v3@58                        TXT5
d1v75v3@57                        TXT6
d1v75v3@56                        TXT7
d1v75v3@55                        Y0
d1v75v3@54                        Y1
d1v75v3@52                        Y2
d1v75v3@51                        Y3
d1v75v3@50                        Y4
d1v75v3@49                        Y5
d1v75v3@48                        Y6
d1v75v3@61                        Y7
d1v75v3@45                        Y8
d1v75v3@44                        Y9
d1v75v3@5                         3OR4


Project Information                             c:\max2work\d1test\d1v75v3.rpt

** FILE HIERARCHY **



|notdff:26|
|vidgend1:31|
|vidgend1:31|lpm_add_sub:chkadd|
|vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add1|
|vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|
|count8:33|
|count5:36|
|chrblank:38|
|lumblnk1:41|
|lumblnk1:41|lpm_add_sub:textadd|
|lumblnk1:41|lpm_add_sub:textadd|p8fadd:lookahead_add0|


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

***** Logic for device 'd1v75v3' compiled without errors.




Device: EPM7128LC84-15
Turbo: ON
Security: OFF


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** ERROR SUMMARY **

Info: Chip 'd1v75v3' in device 'EPM7128LC84-15' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                       R     R                                R              
                       E     E                                E              
                       S     S                                S              
                       E     E     H           P              E              
                       R     R  3  L           A        T  T  R     T  T     
              P  P  P  V  G  V  O  O  V  G  G  G  C  G  X  X  V  V  X  X     
              D  D  D  E  N  E  R  A  C  N  N  E  L  N  T  T  E  C  T  T  C  
              2  1  0  D  D  D  4  D  C  D  D  1  K  D  1  0  D  C  2  3  0  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     PD3 | 12                                                              74 | C1 
     VCC | 13                                                              73 | C2 
     TDI | 14                                                              72 | GND 
     PD4 | 15                                                              71 | TDO 
     PD5 | 16                                                              70 | C3 
     PD6 | 17                                                              69 | C4 
     PD7 | 18                                                              68 | C5 
     GND | 19                                                              67 | C6 
     PD8 | 20                                                              66 | VCC 
     PD9 | 21                                                              65 | C7 
  ADJUST | 22                        EPM7128LC84-15                        64 | C8 
     TMS | 23                                                              63 | C9 
   ADDEN | 24                                                              62 | TCK 
CHECKSUM | 25                                                              61 | Y7 
     VCC | 26                                                              60 | TXT4 
 RAMDATA | 27                                                              59 | GND 
      H0 | 28                                                              58 | TXT5 
     SD7 | 29                                                              57 | TXT6 
     SD0 | 30                                                              56 | TXT7 
     SD1 | 31                                                              55 | Y0 
     GND | 32                                                              54 | Y1 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              S  S  S  S  S  V  R  S  S  G  V  Y  Y  R  G  Y  Y  Y  Y  Y  V  
              D  D  D  D  D  C  E  D  D  N  C  9  8  E  N  6  5  4  3  2  C  
              2  3  4  5  6  C  S  8  9  D  C        S  D                 C  
                                E                    E                       
                                R                    R                       
                                V                    V                       
                                E                    E                       
                                D                    D                       


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   6/ 8( 75%)  13/16( 81%)  19/36( 52%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)  12/16( 75%)  21/36( 58%) 
C:    LC33 - LC48     7/16( 43%)   8/ 8(100%)  12/16( 75%)  19/36( 52%) 
D:    LC49 - LC64     9/16( 56%)   7/ 8( 87%)   8/16( 50%)  30/36( 83%) 
E:    LC65 - LC80    16/16(100%)   7/ 8( 87%)  13/16( 81%)  25/36( 69%) 
F:    LC81 - LC96    16/16(100%)   8/ 8(100%)  16/16(100%)  27/36( 75%) 
G:   LC97 - LC112     6/16( 37%)   8/ 8(100%)  16/16(100%)  17/36( 47%) 
H:  LC113 - LC128    11/16( 68%)   7/ 8( 87%)   9/16( 56%)  21/36( 58%) 


Total dedicated input pins used:                 2/4    ( 50%)
Total I/O pins used:                            59/64   ( 92%)
Total logic cells used:                         97/128  ( 75%)
Total shareable expanders used:                 59/128  ( 46%)
Total Turbo logic cells used:                   97/128  ( 75%)
Total shareable expanders not available (n/a):  40/128  ( 31%)

Total input pins required:                      49
Total output pins required:                     12
Total bidirectional pins required:               0
Total logic cells required:                     97
Total flipflops required:                       78
Total shareable expanders in database:          55

Synthesized logic cells:                        10/ 128 (  7%)



Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  24   (46)  (C)      INPUT              0      0   0    0    0    0    9  ADDEN
  25   (45)  (C)      INPUT              0      0   0    0    0   10    0  CHECKSUM
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  75  (118)  (H)      INPUT              0      0   0    0    0    0    1  C0
  74  (117)  (H)      INPUT              0      0   0    0    0    0    3  C1
  73  (115)  (H)      INPUT              0      0   0    0    0    0    2  C2
  70  (109)  (G)      INPUT              0      0   0    0    0    0    2  C3
  69  (107)  (G)      INPUT              0      0   0    0    0    0    3  C4
  68  (105)  (G)      INPUT              0      0   0    0    0    0    3  C5
  67  (104)  (G)      INPUT              0      0   0    0    0    0    4  C6
  65  (101)  (G)      INPUT              0      0   0    0    0    0    2  C7
  64   (99)  (G)      INPUT              0      0   0    0    0    0    4  C8
  63   (97)  (G)      INPUT              0      0   0    0    0    0    8  C9
   4   (16)  (A)      INPUT              0      0   0    0    0    0    9  HLOAD
  28   (40)  (C)      INPUT              0      0   0    0    0    0    1  H0
  84      -   -       INPUT              0      0   0    0    0    0    0  PAGE1
  27   (43)  (C)      INPUT              0      0   0    0    0    0    1  RAMDATA
  30   (37)  (C)      INPUT              0      0   0    0    0    0    1  SD0
  31   (35)  (C)      INPUT              0      0   0    0    0    1    1  SD1
  33   (64)  (D)      INPUT              0      0   0    0    0    1    1  SD2
  34   (61)  (D)      INPUT              0      0   0    0    0    0    1  SD3
  35   (59)  (D)      INPUT              0      0   0    0    0    0    1  SD4
  36   (57)  (D)      INPUT              0      0   0    0    0    0    1  SD5
  37   (56)  (D)      INPUT              0      0   0    0    0    0    1  SD6
  29   (38)  (C)      INPUT              0      0   0    0    0    0    1  SD7
  40   (51)  (D)      INPUT              0      0   0    0    0    0    1  SD8
  41   (49)  (D)      INPUT              0      0   0    0    0    0    1  SD9
  62   (96)  (F)      INPUT              0      0   0    0    0    0    0  TCK
  14   (32)  (B)      INPUT              0      0   0    0    0    1    0  TDI
  23   (48)  (C)      INPUT              0      0   0    0    0    0    0  TMS
  80  (126)  (H)      INPUT              0      0   0    0    0    0    5  TXT0
  81  (128)  (H)      INPUT              0      0   0    0    0    0    4  TXT1
  77  (123)  (H)      INPUT              0      0   0    0    0    0    3  TXT2
  76  (120)  (H)      INPUT              0      0   0    0    0    0    2  TXT3
  60   (93)  (F)      INPUT              0      0   0    0    0    0    3  TXT4
  58   (91)  (F)      INPUT              0      0   0    0    0    0    2  TXT5
  57   (88)  (F)      INPUT              0      0   0    0    0    0    1  TXT6
  56   (86)  (F)      INPUT              0      0   0    0    0    0    4  TXT7
  55   (85)  (F)      INPUT              0      0   0    0    0    0    1  Y0
  54   (83)  (F)      INPUT              0      0   0    0    0    0    1  Y1
  52   (80)  (E)      INPUT              0      0   0    0    0    0    1  Y2
  51   (77)  (E)      INPUT              0      0   0    0    0    0    1  Y3
  50   (75)  (E)      INPUT              0      0   0    0    0    0    2  Y4
  49   (73)  (E)      INPUT              0      0   0    0    0    0    1  Y5
  48   (72)  (E)      INPUT              0      0   0    0    0    0   15  Y6
  61   (94)  (F)      INPUT              0      0   0    0    0    0   16  Y7
  45   (67)  (E)      INPUT              0      0   0    0    0    0   15  Y8
  44   (65)  (E)      INPUT              0      0   0    0    0    0   16  Y9
   5   (14)  (A)      INPUT              0      0   0    0    0    0    2  3OR4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  22     17    B     OUTPUT     t        0      0   0    2    0    0    0  ADJUST
   9      8    A         FF  +  t        0      0   0    1    2    0    0  PD0 (|vidgend1:31|:119)
  10      6    A         FF  +  t        0      0   0    1    2    0    0  PD1 (|vidgend1:31|:118)
  11      5    A         FF  +  t        0      0   0    1    2    0    0  PD2 (|vidgend1:31|:117)
  12      3    A         FF  +  t        0      0   0    1    2    0    0  PD3 (|vidgend1:31|:116)
  15     29    B         FF  +  t        0      0   0    1    2    0    0  PD4 (|vidgend1:31|:115)
  16     27    B         FF  +  t        0      0   0    1    2    0    0  PD5 (|vidgend1:31|:114)
  17     25    B         FF  +  t        0      0   0    1    2    0    0  PD6 (|vidgend1:31|:113)
  18     24    B         FF  +  t        0      0   0    1    2    0    0  PD7 (|vidgend1:31|:112)
  20     21    B         FF  +  t        0      0   0    1    2    0    0  PD8 (|vidgend1:31|:111)
  21     19    B         FF  +  t        0      0   0    1    2    0    0  PD9 (|vidgend1:31|:110)
  71    112    G     OUTPUT     t        0      0   0    1    0    0    0  TDO


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     92    F       DFFE  +  t        0      0   0    1    4    0    1  |chrblank:38|dout0
 (25)    45    C       DFFE  +  t        0      0   0    1    4    0    1  |chrblank:38|dout1
 (29)    38    C       DFFE  +  t        0      0   0    1    4    0    1  |chrblank:38|dout2
 (30)    37    C       DFFE  +  t        7      2   1    5    4    0    1  |chrblank:38|dout3
   -     41    C       DFFE  +  t        4      0   0    4    5    0    1  |chrblank:38|dout4
 (69)   107    G       DFFE  +  t        7      2   1    5    4    0    1  |chrblank:38|dout5
 (65)   101    G       DFFE  +  t        6      4   1    4    4    0    1  |chrblank:38|dout6
   -    100    G       DFFE  +  t        7      4   1    4    4    0    1  |chrblank:38|dout7
   -     98    G       DFFE  +  t        1      0   1    2    4    0    1  |chrblank:38|dout8
   -     34    C       DFFE  +  t        0      0   0    1    4    0    1  |chrblank:38|dout9
 (57)    88    F       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout9 (|chrblank:38|:52)
   -     89    F       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout8 (|chrblank:38|:53)
   -    116    H       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout7 (|chrblank:38|:54)
 (34)    61    D       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout6 (|chrblank:38|:55)
   -    121    H       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout5 (|chrblank:38|:56)
   -    124    H       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout4 (|chrblank:38|:57)
 (79)   125    H       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout3 (|chrblank:38|:58)
   -     74    E       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout2 (|chrblank:38|:59)
 (44)    65    E       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout1 (|chrblank:38|:60)
 (52)    80    E       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout0 (|chrblank:38|:61)
   -     44    C       SOFT   s t        1      0   1    4    3    0    1  |chrblank:38|~217~1
   -     82    F       TFFE     t        0      0   0    1    5    0    4  |count5:36|carrybit
   -     79    E       DFFE     t        3      0   1    1    5    0   30  |count5:36.flb2 (|count5:36|:32)
   -     78    E       DFFE     t        1      0   1    1    4    0   33  |count5:36.flb1 (|count5:36|:33)
 (58)    91    F       DFFE     t        0      0   0    1    3    0   34  |count5:36.flb0 (|count5:36|:34)
 (46)    69    E       DFFE  +  t        0      0   0    1    0    0    3  |count8:33|st
   -     71    E       DFFE  +  t        2      1   1    0    4    0   13  |count8:33.sb2 (|count8:33|:32)
   -     70    E       DFFE  +  t        1      1   0    0    4    0   13  |count8:33.sb1 (|count8:33|:33)
   -     68    E       DFFE  +  t        1      1   0    0    4    0   13  |count8:33.sb0 (|count8:33|:34)
   -     95    F       DFFE  +  t        0      0   0    1    4    0    1  |lumblnk1:41|dout0
 (60)    93    F       DFFE  +  t        0      0   0    1    4    0    1  |lumblnk1:41|dout1
   -     90    F       DFFE  +  t        0      0   0    1    4    0    1  |lumblnk1:41|dout2
 (81)   128    H       DFFE  +  t        1      0   1    5    4    0    5  |lumblnk1:41|dout3
 (54)    83    F       DFFE  +  t        3      0   0    4    7    0    4  |lumblnk1:41|dout4
   -     84    F       DFFE  +  t        3      0   1    5    6    0    3  |lumblnk1:41|dout5
 (55)    85    F       DFFE  +  t        4      2   1    4    6    0    2  |lumblnk1:41|dout6
 (56)    86    F       DFFE  +  t        2      0   1    4    5    0    3  |lumblnk1:41|dout7
   -     87    F       DFFE  +  t        1      0   1    4    5    0    2  |lumblnk1:41|dout8
   -    113    H       DFFE  +  t        0      0   0    3    4    0    1  |lumblnk1:41|dout9
 (75)   118    H       SOFT     t        4      4   0    4    4    0    3  |lumblnk1:41|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60
 (49)    73    E       DFFE  +  t        5      2   1    3    5    0    1  |lumblnk1:41.yout9 (|lumblnk1:41|:87)
   -     76    E       DFFE  +  t        3      2   0    2    4    0    1  |lumblnk1:41.yout8 (|lumblnk1:41|:88)
 (50)    75    E       DFFE  +  t        2      1   0    1    3    0    1  |lumblnk1:41.yout7 (|lumblnk1:41|:89)
 (73)   115    H       DFFE  +  t        5      4   1    4    5    0    1  |lumblnk1:41.yout6 (|lumblnk1:41|:90)
   -    122    H       DFFE  +  t        3      2   0    3    4    0    1  |lumblnk1:41.yout5 (|lumblnk1:41|:91)
   -    114    H       DFFE  +  t        3      1   1    2    3    0    1  |lumblnk1:41.yout4 (|lumblnk1:41|:92)
 (76)   120    H       DFFE  +  t        0      0   0    1    2    0    1  |lumblnk1:41.yout3 (|lumblnk1:41|:93)
 (48)    72    E       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk1:41.yout2 (|lumblnk1:41|:94)
 (45)    67    E       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk1:41.yout1 (|lumblnk1:41|:95)
   -     66    E       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk1:41.yout0 (|lumblnk1:41|:96)
   -      7    A       SOFT   s t        1      0   1    4    2    0    1  |lumblnk1:41|~591~1
  (8)    11    A       SOFT   s t        1      0   1    4    2    0    1  |lumblnk1:41|~768~1
 (61)    94    F       SOFT   s t        1      0   1    4    3    0    1  |lumblnk1:41|~768~2
 (62)    96    F       SOFT   s t        1      0   1    5    3    0    1  |lumblnk1:41|~837~1
  (5)    14    A       SOFT   s t        1      0   1    4    3    0    1  |lumblnk1:41|~837~2
  (4)    16    A       SOFT   s t        1      0   1    4    3    0    1  |lumblnk1:41|~837~3
   -      1    A       SOFT   s t        1      0   1    4    3    0    1  |lumblnk1:41|~841~1
   -      2    A       SOFT   s t        1      0   1    4    3    0    1  |lumblnk1:41|~841~2
   -     81    F       SOFT   s t        1      0   1    4    3    0    1  |lumblnk1:41|~842~1
 (51)    77    E       DFFE  +  t        0      0   0    1    0    0   54  |notdff:26.d0 (|notdff:26|:30)
   -     50    D       DFFE  +  t        1      0   1    1    6    1    5  |vidgend1:31|hd0
   -     62    D       DFFE  +  t        1      0   1    1    6    1    4  |vidgend1:31|hd1
   -     58    D       DFFE  +  t        1      0   1    2    6    1    3  |vidgend1:31|hd2
 (36)    57    D       DFFE  +  t        1      0   1    1    6    1    2  |vidgend1:31|hd3
 (37)    56    D       DFFE  +  t        1      0   1    2    6    1    5  |vidgend1:31|hd4
   -     54    D       DFFE  +  t        1      0   1    1    6    1    4  |vidgend1:31|hd5
   -     52    D       DFFE  +  t        1      0   1    1    6    1    3  |vidgend1:31|hd6
 (41)    49    D       DFFE  +  t        1      0   1    1    6    1    2  |vidgend1:31|hd7
 (31)    35    C       DFFE  +  t        0      0   0    1    6    1    1  |vidgend1:31|hd8
   -    102    G       DFFE  +  t        1      0   1    1    6    1    0  |vidgend1:31|hd9
  (6)    13    A       SOFT     t        4      4   0    0    8    0    5  |vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:60
   -     22    B       SOFT     t        6      5   1    0    9    0    1  |vidgend1:31|lpm_add_sub:chkadd.result7 (|vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:128)
   -     20    B       SOFT     t        6      5   1    0    9    0    1  |vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0.cout (|vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:130)
   -     28    B       SOFT     t        4      3   0    0    7    0    1  |vidgend1:31|lpm_add_sub:chkadd.result6 (|vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:131)
   -     12    A       SOFT     t        4      4   0    0    8    0    1  |vidgend1:31|lpm_add_sub:chkadd.result3 (|vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:134)
   -      9    A       SOFT     t        2      1   0    0    4    0    1  |vidgend1:31|lpm_add_sub:chkadd.result1 (|vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:136)
   -     15    A       TFFE  +  t        0      0   0    2    1    1    4  |vidgend1:31|sum0
   -     26    B       DFFE  +  t        0      0   0    2    1    1    4  |vidgend1:31|sum1
   -     10    A       DFFE  +  t        4      2   1    2    6    1    3  |vidgend1:31|sum2
   -     30    B       DFFE  +  t        0      0   0    2    1    1    2  |vidgend1:31|sum3
   -     23    B       DFFE  +  t        2      1   0    2    3    1    5  |vidgend1:31|sum4
 (14)    32    B       DFFE  +  t        4      2   1    2    5    1    4  |vidgend1:31|sum5
   -     18    B       DFFE  +  t        0      0   0    2    1    1    3  |vidgend1:31|sum6
   -      4    A       DFFE  +  t        0      0   0    2    1    1    2  |vidgend1:31|sum7
   -     31    B       DFFE  +  t        1      0   1    2    3    2    1  |vidgend1:31|sum8


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC7 |lumblnk1:41|~591~1
        | +----------------------------- LC11 |lumblnk1:41|~768~1
        | | +--------------------------- LC14 |lumblnk1:41|~837~2
        | | | +------------------------- LC16 |lumblnk1:41|~837~3
        | | | | +----------------------- LC1 |lumblnk1:41|~841~1
        | | | | | +--------------------- LC2 |lumblnk1:41|~841~2
        | | | | | | +------------------- LC8 PD0
        | | | | | | | +----------------- LC6 PD1
        | | | | | | | | +--------------- LC5 PD2
        | | | | | | | | | +------------- LC3 PD3
        | | | | | | | | | | +----------- LC13 |vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:60
        | | | | | | | | | | | +--------- LC12 |vidgend1:31|lpm_add_sub:chkadd.result3
        | | | | | | | | | | | | +------- LC9 |vidgend1:31|lpm_add_sub:chkadd.result1
        | | | | | | | | | | | | | +----- LC15 |vidgend1:31|sum0
        | | | | | | | | | | | | | | +--- LC10 |vidgend1:31|sum2
        | | | | | | | | | | | | | | | +- LC4 |vidgend1:31|sum7
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'A':
LC15 -> - - - - - - * - - - * * * * * - | * - - - - - - - | <-- |vidgend1:31|sum0
LC10 -> - - - - - - - - * - * * - - * - | * - - - - - - - | <-- |vidgend1:31|sum2

Pin
24   -> - - - - - - - - - - - - - * * * | * * - - - - - - | <-- ADDEN
25   -> - - - - - - * * * * - - - - - - | * * - - - - - - | <-- CHECKSUM
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
4    -> - - - - - - - - - - - - - * * * | * * - - - - - - | <-- HLOAD
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
48   -> * * * * * * - - - - - - - - - - | * - - - - * - * | <-- Y6
61   -> * * * * * * - - - - - - - - - - | * - - - - * - * | <-- Y7
45   -> * * * * * * - - - - - - - - - - | * - - - - * - * | <-- Y8
44   -> * * * * * * - - - - - - - - - - | * - - - - * - * | <-- Y9
LC79 -> - - * * * * - - - - - - - - - - | * - * - * * * * | <-- |count5:36.flb2
LC78 -> * * * * * * - - - - - - - - - - | * - * - * * * * | <-- |count5:36.flb1
LC91 -> * * * * * * - - - - - - - - - - | * - * - * * * * | <-- |count5:36.flb0
LC50 -> - - - - - - * - - - * * * * * - | * - - - - - - - | <-- |vidgend1:31|hd0
LC62 -> - - - - - - - * - - * * * - * - | * - - - - - - - | <-- |vidgend1:31|hd1
LC58 -> - - - - - - - - * - * * - - * - | * - - - - - - - | <-- |vidgend1:31|hd2
LC57 -> - - - - - - - - - * * * - - - - | * - - - - - - - | <-- |vidgend1:31|hd3
LC22 -> - - - - - - - - - - - - - - - * | * - - - - - - - | <-- |vidgend1:31|lpm_add_sub:chkadd.result7
LC26 -> - - - - - - - * - - * * * - * - | * - - - - - - - | <-- |vidgend1:31|sum1
LC30 -> - - - - - - - - - * * * - - - - | * - - - - - - - | <-- |vidgend1:31|sum3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC17 ADJUST
        | +----------------------------- LC29 PD4
        | | +--------------------------- LC27 PD5
        | | | +------------------------- LC25 PD6
        | | | | +----------------------- LC24 PD7
        | | | | | +--------------------- LC21 PD8
        | | | | | | +------------------- LC19 PD9
        | | | | | | | +----------------- LC22 |vidgend1:31|lpm_add_sub:chkadd.result7
        | | | | | | | | +--------------- LC20 |vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0.cout
        | | | | | | | | | +------------- LC28 |vidgend1:31|lpm_add_sub:chkadd.result6
        | | | | | | | | | | +----------- LC26 |vidgend1:31|sum1
        | | | | | | | | | | | +--------- LC30 |vidgend1:31|sum3
        | | | | | | | | | | | | +------- LC23 |vidgend1:31|sum4
        | | | | | | | | | | | | | +----- LC32 |vidgend1:31|sum5
        | | | | | | | | | | | | | | +--- LC18 |vidgend1:31|sum6
        | | | | | | | | | | | | | | | +- LC31 |vidgend1:31|sum8
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':
LC20 -> - - - - - - - - - - - - - - - * | - * - - - - - - | <-- |vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0.cout
LC28 -> - - - - - - - - - - - - - - * - | - * - - - - - - | <-- |vidgend1:31|lpm_add_sub:chkadd.result6
LC23 -> - * - - - - - * * * - - * * - - | - * - - - - - - | <-- |vidgend1:31|sum4
LC32 -> - - * - - - - * * * - - - * - - | - * - - - - - - | <-- |vidgend1:31|sum5
LC18 -> - - - * - - - * * * - - - - - - | - * - - - - - - | <-- |vidgend1:31|sum6
LC31 -> - - - - - * * - - - - - - - - * | - * - - - - - - | <-- |vidgend1:31|sum8

Pin
24   -> - - - - - - - - - - * * * * * * | * * - - - - - - | <-- ADDEN
25   -> - * * * * * * - - - - - - - - - | * * - - - - - - | <-- CHECKSUM
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
4    -> - - - - - - - - - - * * * * * * | * * - - - - - - | <-- HLOAD
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
31   -> * - - - - - - - - - - - - - - - | - * - * - - - - | <-- SD1
33   -> * - - - - - - - - - - - - - - - | - * - * - - - - | <-- SD2
LC56 -> - * - - - - - * * * - - * * - - | - * - - - - - - | <-- |vidgend1:31|hd4
LC54 -> - - * - - - - * * * - - - * - - | - * - - - - - - | <-- |vidgend1:31|hd5
LC52 -> - - - * - - - * * * - - - - - - | - * - - - - - - | <-- |vidgend1:31|hd6
LC49 -> - - - - * - - * * - - - - - - - | - * - - - - - - | <-- |vidgend1:31|hd7
LC35 -> - - - - - * - - - - - - - - - * | - * - - - - - - | <-- |vidgend1:31|hd8
LC102-> - - - - - - * - - - - - - - - - | - * - - - - - - | <-- |vidgend1:31|hd9
LC13 -> - - - - - - - * * * - - * * - - | - * - - - - - - | <-- |vidgend1:31|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:60
LC12 -> - - - - - - - - - - - * - - - - | - * - - - - - - | <-- |vidgend1:31|lpm_add_sub:chkadd.result3
LC9  -> - - - - - - - - - - * - - - - - | - * - - - - - - | <-- |vidgend1:31|lpm_add_sub:chkadd.result1
LC4  -> - - - - * - - * * - - - - - - - | - * - - - - - - | <-- |vidgend1:31|sum7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                       Logic cells placed in LAB 'C'
        +------------- LC45 |chrblank:38|dout1
        | +----------- LC38 |chrblank:38|dout2
        | | +--------- LC37 |chrblank:38|dout3
        | | | +------- LC41 |chrblank:38|dout4
        | | | | +----- LC34 |chrblank:38|dout9
        | | | | | +--- LC44 |chrblank:38|~217~1
        | | | | | | +- LC35 |vidgend1:31|hd8
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':
LC44 -> - - - * - - - | - - * - - - - - | <-- |chrblank:38|~217~1

Pin
83   -> - - - - - - - | - - - - - - - - | <-- CLK
74   -> * - - * - * - | - - * - - - - - | <-- C1
73   -> - * * - - - - | - - * - - - - - | <-- C2
70   -> - - * * - - - | - - * - - - - - | <-- C3
69   -> - - * * - - - | - - * - - - * - | <-- C4
68   -> - - - - - * - | - - * - - - * - | <-- C5
67   -> - - * - - - - | - - * - - - * - | <-- C6
65   -> - - - - - * - | - - * - - - * - | <-- C7
63   -> - - * * * * - | - - * - - - * - | <-- C9
84   -> - - - - - - - | - - - - - - - - | <-- PAGE1
40   -> - - - - - - * | - - * - - - - - | <-- SD8
LC89 -> - - - - - - * | - - * - - - - - | <-- |chrblank:38.cout8
LC79 -> * * * * * * - | * - * - * * * * | <-- |count5:36.flb2
LC78 -> * * * * * * - | * - * - * * * * | <-- |count5:36.flb1
LC91 -> * * * * * * - | * - * - * * * * | <-- |count5:36.flb0
LC71 -> - - - - - - * | - - * * * - * - | <-- |count8:33.sb2
LC70 -> - - - - - - * | - - * * * - * - | <-- |count8:33.sb1
LC68 -> - - - - - - * | - - * * * - * - | <-- |count8:33.sb0
LC76 -> - - - - - - * | - - * - - - - - | <-- |lumblnk1:41.yout8
LC77 -> * * * * * - * | - - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                           Logic cells placed in LAB 'D'
        +----------------- LC61 |chrblank:38.cout6
        | +--------------- LC50 |vidgend1:31|hd0
        | | +------------- LC62 |vidgend1:31|hd1
        | | | +----------- LC58 |vidgend1:31|hd2
        | | | | +--------- LC57 |vidgend1:31|hd3
        | | | | | +------- LC56 |vidgend1:31|hd4
        | | | | | | +----- LC54 |vidgend1:31|hd5
        | | | | | | | +--- LC52 |vidgend1:31|hd6
        | | | | | | | | +- LC49 |vidgend1:31|hd7
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC61 -> - - - - - - - * - | - - - * - - - - | <-- |chrblank:38.cout6

Pin
83   -> - - - - - - - - - | - - - - - - - - | <-- CLK
84   -> - - - - - - - - - | - - - - - - - - | <-- PAGE1
30   -> - * - - - - - - - | - - - * - - - - | <-- SD0
31   -> - - * - - - - - - | - * - * - - - - | <-- SD1
33   -> - - - * - - - - - | - * - * - - - - | <-- SD2
34   -> - - - - * - - - - | - - - * - - - - | <-- SD3
35   -> - - - - - * - - - | - - - * - - - - | <-- SD4
36   -> - - - - - - * - - | - - - * - - - - | <-- SD5
37   -> - - - - - - - * - | - - - * - - - - | <-- SD6
29   -> - - - - - - - - * | - - - * - - - - | <-- SD7
5    -> - - - * - * - - - | - - - * - - - - | <-- 3OR4
LC101-> * - - - - - - - - | - - - * - - - - | <-- |chrblank:38|dout6
LC116-> - - - - - - - - * | - - - * - - - - | <-- |chrblank:38.cout7
LC121-> - - - - - - * - - | - - - * - - - - | <-- |chrblank:38.cout5
LC124-> - - - - - * - - - | - - - * - - - - | <-- |chrblank:38.cout4
LC125-> - - - - * - - - - | - - - * - - - - | <-- |chrblank:38.cout3
LC74 -> - - - * - - - - - | - - - * - - - - | <-- |chrblank:38.cout2
LC65 -> - - * - - - - - - | - - - * - - - - | <-- |chrblank:38.cout1
LC80 -> - * - - - - - - - | - - - * - - - - | <-- |chrblank:38.cout0
LC71 -> - * * * * * * * * | - - * * * - * - | <-- |count8:33.sb2
LC70 -> - * * * * * * * * | - - * * * - * - | <-- |count8:33.sb1
LC68 -> - * * * * * * * * | - - * * * - * - | <-- |count8:33.sb0
LC75 -> - - - - - - - - * | - - - * - - - - | <-- |lumblnk1:41.yout7
LC115-> - - - - - - - * - | - - - * - - - - | <-- |lumblnk1:41.yout6
LC122-> - - - - - - * - - | - - - * - - - - | <-- |lumblnk1:41.yout5
LC114-> - - - - - * - - - | - - - * - - - - | <-- |lumblnk1:41.yout4
LC120-> - - - - * - - - - | - - - * - - - - | <-- |lumblnk1:41.yout3
LC72 -> - - - * - - - - - | - - - * - - - - | <-- |lumblnk1:41.yout2
LC67 -> - - * - - - - - - | - - - * - - - - | <-- |lumblnk1:41.yout1
LC66 -> - * - - - - - - - | - - - * - - - - | <-- |lumblnk1:41.yout0
LC77 -> * * * * * * * * * | - - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC74 |chrblank:38.cout2
        | +----------------------------- LC65 |chrblank:38.cout1
        | | +--------------------------- LC80 |chrblank:38.cout0
        | | | +------------------------- LC79 |count5:36.flb2
        | | | | +----------------------- LC78 |count5:36.flb1
        | | | | | +--------------------- LC69 |count8:33|st
        | | | | | | +------------------- LC71 |count8:33.sb2
        | | | | | | | +----------------- LC70 |count8:33.sb1
        | | | | | | | | +--------------- LC68 |count8:33.sb0
        | | | | | | | | | +------------- LC73 |lumblnk1:41.yout9
        | | | | | | | | | | +----------- LC76 |lumblnk1:41.yout8
        | | | | | | | | | | | +--------- LC75 |lumblnk1:41.yout7
        | | | | | | | | | | | | +------- LC72 |lumblnk1:41.yout2
        | | | | | | | | | | | | | +----- LC67 |lumblnk1:41.yout1
        | | | | | | | | | | | | | | +--- LC66 |lumblnk1:41.yout0
        | | | | | | | | | | | | | | | +- LC77 |notdff:26.d0
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC79 -> - - - * - - - - - - - - - - - - | * - * - * * * * | <-- |count5:36.flb2
LC78 -> - - - * * - - - - - - - - - - - | * - * - * * * * | <-- |count5:36.flb1
LC69 -> - - - - - - * * * - - - - - - - | - - - - * - - - | <-- |count8:33|st
LC71 -> - - - - - - * * * - - - - - - - | - - * * * - * - | <-- |count8:33.sb2
LC70 -> - - - - - - * * * - - - - - - - | - - * * * - * - | <-- |count8:33.sb1
LC68 -> - - - - - - * * * - - - - - - - | - - * * * - * - | <-- |count8:33.sb0
LC77 -> * * * * * - - - - * * * * * * - | - - * * * * * * | <-- |notdff:26.d0

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
28   -> - - - - - - - - - - - - - - - * | - - - - * - - - | <-- H0
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
27   -> - - - - - * - - - - - - - - - - | - - - - * - - - | <-- RAMDATA
60   -> - - - - - - - - - * * * - - - - | - - - - * - - - | <-- TXT4
58   -> - - - - - - - - - * * - - - - - | - - - - * - - - | <-- TXT5
57   -> - - - - - - - - - * - - - - - - | - - - - * - - - | <-- TXT6
56   -> - - - * * - - - - - - - - - - - | - - - - * * - - | <-- TXT7
LC92 -> - - * - - - - - - - - - - - - - | - - - - * - - - | <-- |chrblank:38|dout0
LC45 -> - * - - - - - - - - - - - - - - | - - - - * - - - | <-- |chrblank:38|dout1
LC38 -> * - - - - - - - - - - - - - - - | - - - - * - - - | <-- |chrblank:38|dout2
LC82 -> - - - * * - - - - - - - - - - - | - - - - * * - - | <-- |count5:36|carrybit
LC91 -> - - - * * - - - - - - - - - - - | * - * - * * * * | <-- |count5:36.flb0
LC95 -> - - - - - - - - - - - - - - * - | - - - - * - - - | <-- |lumblnk1:41|dout0
LC93 -> - - - - - - - - - - - - - * - - | - - - - * - - - | <-- |lumblnk1:41|dout1
LC90 -> - - - - - - - - - - - - * - - - | - - - - * - - - | <-- |lumblnk1:41|dout2
LC86 -> - - - - - - - - - * * * - - - - | - - - - * - - - | <-- |lumblnk1:41|dout7
LC87 -> - - - - - - - - - * * - - - - - | - - - - * - - - | <-- |lumblnk1:41|dout8
LC113-> - - - - - - - - - * - - - - - - | - - - - * - - - | <-- |lumblnk1:41|dout9
LC118-> - - - - - - - - - * * * - - - - | - - - - * - - - | <-- |lumblnk1:41|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC92 |chrblank:38|dout0
        | +----------------------------- LC88 |chrblank:38.cout9
        | | +--------------------------- LC89 |chrblank:38.cout8
        | | | +------------------------- LC82 |count5:36|carrybit
        | | | | +----------------------- LC91 |count5:36.flb0
        | | | | | +--------------------- LC95 |lumblnk1:41|dout0
        | | | | | | +------------------- LC93 |lumblnk1:41|dout1
        | | | | | | | +----------------- LC90 |lumblnk1:41|dout2
        | | | | | | | | +--------------- LC83 |lumblnk1:41|dout4
        | | | | | | | | | +------------- LC84 |lumblnk1:41|dout5
        | | | | | | | | | | +----------- LC85 |lumblnk1:41|dout6
        | | | | | | | | | | | +--------- LC86 |lumblnk1:41|dout7
        | | | | | | | | | | | | +------- LC87 |lumblnk1:41|dout8
        | | | | | | | | | | | | | +----- LC94 |lumblnk1:41|~768~2
        | | | | | | | | | | | | | | +--- LC96 |lumblnk1:41|~837~1
        | | | | | | | | | | | | | | | +- LC81 |lumblnk1:41|~842~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC82 -> - - - * * - - - - - - - - - - - | - - - - * * - - | <-- |count5:36|carrybit
LC91 -> * - - * * * * * * * * * * * * * | * - * - * * * * | <-- |count5:36.flb0
LC94 -> - - - - - - - - - - * - - - - - | - - - - - * - - | <-- |lumblnk1:41|~768~2
LC96 -> - - - - - - - - * - - - - - - - | - - - - - * - - | <-- |lumblnk1:41|~837~1
LC81 -> - - - - - - - - - - - * - - - - | - - - - - * - - | <-- |lumblnk1:41|~842~1

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
75   -> * - - - - - - - - - - - - - - - | - - - - - * - - | <-- C0
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
56   -> - - - * * - - - - - - - - - - - | - - - - * * - - | <-- TXT7
55   -> - - - - - * - - - - - - - - - - | - - - - - * - - | <-- Y0
54   -> - - - - - - * - - - - - - - - - | - - - - - * - - | <-- Y1
52   -> - - - - - - - * - - - - - - - - | - - - - - * - - | <-- Y2
50   -> - - - - - - - - * - - - - - * - | - - - - - * - - | <-- Y4
49   -> - - - - - - - - - * - - - - - - | - - - - - * - - | <-- Y5
48   -> - - - - - - - - * * * * * * * * | * - - - - * - * | <-- Y6
61   -> - - - - - - - - * * * * * * * * | * - - - - * - * | <-- Y7
45   -> - - - - - - - - - * * * * * * * | * - - - - * - * | <-- Y8
44   -> - - - - - - - - * * * * * * * * | * - - - - * - * | <-- Y9
LC98 -> - - * - - - - - - - - - - - - - | - - - - - * - - | <-- |chrblank:38|dout8
LC34 -> - * - - - - - - - - - - - - - - | - - - - - * - - | <-- |chrblank:38|dout9
LC79 -> * - - * - * * * * * * * * * * * | * - * - * * * * | <-- |count5:36.flb2
LC78 -> * - - * - * * * * * * * * * * * | * - * - * * * * | <-- |count5:36.flb1
LC7  -> - - - - - - - - - - - - * - - - | - - - - - * - - | <-- |lumblnk1:41|~591~1
LC11 -> - - - - - - - - - - * - - - - - | - - - - - * - - | <-- |lumblnk1:41|~768~1
LC14 -> - - - - - - - - * - - - - - - - | - - - - - * - - | <-- |lumblnk1:41|~837~2
LC16 -> - - - - - - - - * - - - - - - - | - - - - - * - - | <-- |lumblnk1:41|~837~3
LC1  -> - - - - - - - - - * - - - - - - | - - - - - * - - | <-- |lumblnk1:41|~841~1
LC2  -> - - - - - - - - - * - - - - - - | - - - - - * - - | <-- |lumblnk1:41|~841~2
LC77 -> * * * * * * * * * * * * * - - - | - - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                     Logic cells placed in LAB 'G'
        +----------- LC107 |chrblank:38|dout5
        | +--------- LC101 |chrblank:38|dout6
        | | +------- LC100 |chrblank:38|dout7
        | | | +----- LC98 |chrblank:38|dout8
        | | | | +--- LC112 TDO
        | | | | | +- LC102 |vidgend1:31|hd9
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'G'
LC      | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':

Pin
83   -> - - - - - - | - - - - - - - - | <-- CLK
69   -> * - - - - - | - - * - - - * - | <-- C4
68   -> * * - - - - | - - * - - - * - | <-- C5
67   -> * * * - - - | - - * - - - * - | <-- C6
65   -> - - * - - - | - - * - - - * - | <-- C7
64   -> * * * * - - | - - - - - - * - | <-- C8
63   -> * * * * - - | - - * - - - * - | <-- C9
84   -> - - - - - - | - - - - - - - - | <-- PAGE1
41   -> - - - - - * | - - - - - - * - | <-- SD9
14   -> - - - - * - | - - - - - - * - | <-- TDI
LC88 -> - - - - - * | - - - - - - * - | <-- |chrblank:38.cout9
LC79 -> * * * * - - | * - * - * * * * | <-- |count5:36.flb2
LC78 -> * * * * - - | * - * - * * * * | <-- |count5:36.flb1
LC91 -> * * * * - - | * - * - * * * * | <-- |count5:36.flb0
LC71 -> - - - - - * | - - * * * - * - | <-- |count8:33.sb2
LC70 -> - - - - - * | - - * * * - * - | <-- |count8:33.sb1
LC68 -> - - - - - * | - - * * * - * - | <-- |count8:33.sb0
LC73 -> - - - - - * | - - - - - - * - | <-- |lumblnk1:41.yout9
LC77 -> * * * * - * | - - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                               Logic cells placed in LAB 'H'
        +--------------------- LC116 |chrblank:38.cout7
        | +------------------- LC121 |chrblank:38.cout5
        | | +----------------- LC124 |chrblank:38.cout4
        | | | +--------------- LC125 |chrblank:38.cout3
        | | | | +------------- LC128 |lumblnk1:41|dout3
        | | | | | +----------- LC113 |lumblnk1:41|dout9
        | | | | | | +--------- LC118 |lumblnk1:41|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60
        | | | | | | | +------- LC115 |lumblnk1:41.yout6
        | | | | | | | | +----- LC122 |lumblnk1:41.yout5
        | | | | | | | | | +--- LC114 |lumblnk1:41.yout4
        | | | | | | | | | | +- LC120 |lumblnk1:41.yout3
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC128-> - - - - - - * * * * * | - - - - - - - * | <-- |lumblnk1:41|dout3

Pin
83   -> - - - - - - - - - - - | - - - - - - - - | <-- CLK
84   -> - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
80   -> - - - - - - * * * * * | - - - - - - - * | <-- TXT0
81   -> - - - - - - * * * * - | - - - - - - - * | <-- TXT1
77   -> - - - - - - * * * - - | - - - - - - - * | <-- TXT2
76   -> - - - - - - * * - - - | - - - - - - - * | <-- TXT3
51   -> - - - - * - - - - - - | - - - - - - - * | <-- Y3
48   -> - - - - * - - - - - - | * - - - - * - * | <-- Y6
61   -> - - - - * * - - - - - | * - - - - * - * | <-- Y7
45   -> - - - - * * - - - - - | * - - - - * - * | <-- Y8
44   -> - - - - * * - - - - - | * - - - - * - * | <-- Y9
LC37 -> - - - * - - - - - - - | - - - - - - - * | <-- |chrblank:38|dout3
LC41 -> - - * - - - - - - - - | - - - - - - - * | <-- |chrblank:38|dout4
LC107-> - * - - - - - - - - - | - - - - - - - * | <-- |chrblank:38|dout5
LC100-> * - - - - - - - - - - | - - - - - - - * | <-- |chrblank:38|dout7
LC79 -> - - - - * * - - - - - | * - * - * * * * | <-- |count5:36.flb2
LC78 -> - - - - * * - - - - - | * - * - * * * * | <-- |count5:36.flb1
LC91 -> - - - - * * - - - - - | * - * - * * * * | <-- |count5:36.flb0
LC83 -> - - - - - - * * * * - | - - - - - - - * | <-- |lumblnk1:41|dout4
LC84 -> - - - - - - * * * - - | - - - - - - - * | <-- |lumblnk1:41|dout5
LC85 -> - - - - - - * * - - - | - - - - - - - * | <-- |lumblnk1:41|dout6
LC77 -> * * * * * * - * * * * | - - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v75v3.rpt
d1v75v3

** EQUATIONS **

ADDEN    : INPUT;
CHECKSUM : INPUT;
CLK      : INPUT;
C0       : INPUT;
C1       : INPUT;
C2       : INPUT;
C3       : INPUT;
C4       : INPUT;
C5       : INPUT;
C6       : INPUT;
C7       : INPUT;
C8       : INPUT;
C9       : INPUT;
HLOAD    : INPUT;
H0       : INPUT;
PAGE1    : INPUT;
RAMDATA  : INPUT;
SD0      : INPUT;
SD1      : INPUT;
SD2      : INPUT;
SD3      : INPUT;
SD4      : INPUT;
SD5      : INPUT;
SD6      : INPUT;
SD7      : INPUT;
SD8      : INPUT;
SD9      : INPUT;
TCK      : INPUT;
TDI      : INPUT;
TMS      : INPUT;
TXT0     : INPUT;
TXT1     : INPUT;
TXT2     : INPUT;
TXT3     : INPUT;
TXT4     : INPUT;
TXT5     : INPUT;
TXT6     : INPUT;
TXT7     : INPUT;
Y0       : INPUT;
Y1       : INPUT;
Y2       : INPUT;
Y3       : INPUT;
Y4       : INPUT;
Y5       : INPUT;
Y6       : INPUT;
Y7       : INPUT;
Y8       : INPUT;
Y9       : INPUT;
3OR4     : INPUT;

-- Node name is 'ADJUST' 
-- Equation name is 'ADJUST', location is LC017, type is output.
 ADJUST  = LCELL( _EQ001 $  GND);
  _EQ001 =  SD1 & !SD2;

-- Node name is 'PD0' = '|vidgend1:31.hdout0' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD0', type is output 
 PD0     = DFFE( _EQ002 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ002 =  CHECKSUM &  _LC015
         # !CHECKSUM &  _LC050;

-- Node name is 'PD1' = '|vidgend1:31.hdout1' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD1', type is output 
 PD1     = DFFE( _EQ003 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ003 =  CHECKSUM &  _LC026
         # !CHECKSUM &  _LC062;

-- Node name is 'PD2' = '|vidgend1:31.hdout2' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD2', type is output 
 PD2     = DFFE( _EQ004 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ004 =  CHECKSUM &  _LC010
         # !CHECKSUM &  _LC058;

-- Node name is 'PD3' = '|vidgend1:31.hdout3' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD3', type is output 
 PD3     = DFFE( _EQ005 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ005 =  CHECKSUM &  _LC030
         # !CHECKSUM &  _LC057;

-- Node name is 'PD4' = '|vidgend1:31.hdout4' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD4', type is output 
 PD4     = DFFE( _EQ006 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ006 =  CHECKSUM &  _LC023
         # !CHECKSUM &  _LC056;

-- Node name is 'PD5' = '|vidgend1:31.hdout5' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD5', type is output 
 PD5     = DFFE( _EQ007 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ007 =  CHECKSUM &  _LC032
         # !CHECKSUM &  _LC054;

-- Node name is 'PD6' = '|vidgend1:31.hdout6' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD6', type is output 
 PD6     = DFFE( _EQ008 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ008 =  CHECKSUM &  _LC018
         # !CHECKSUM &  _LC052;

-- Node name is 'PD7' = '|vidgend1:31.hdout7' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD7', type is output 
 PD7     = DFFE( _EQ009 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ009 =  CHECKSUM &  _LC004
         # !CHECKSUM &  _LC049;

-- Node name is 'PD8' = '|vidgend1:31.hdout8' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD8', type is output 
 PD8     = DFFE( _EQ010 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ010 =  CHECKSUM &  _LC031
         # !CHECKSUM &  _LC035;

-- Node name is 'PD9' = '|vidgend1:31.hdout9' from file "vidgend1.tdf" line 12, column 16
-- Equation name is 'PD9', type is output 
 PD9     = DFFE( _EQ011 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ011 =  CHECKSUM & !_LC031
         # !CHECKSUM &  _LC102;

-- Node name is 'TDO' 
-- Equation name is 'TDO', location is LC112, type is output.
 TDO     = LCELL( TDI $  GND);

-- Node name is '|chrblank:38|:61' = '|chrblank:38.cout0' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC080', type is buried 
_LC080   = DFFE( _LC092 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:60' = '|chrblank:38.cout1' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC065', type is buried 
_LC065   = DFFE( _LC045 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:59' = '|chrblank:38.cout2' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC074', type is buried 
_LC074   = DFFE( _LC038 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:58' = '|chrblank:38.cout3' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC125', type is buried 
_LC125   = DFFE( _LC037 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:57' = '|chrblank:38.cout4' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC124', type is buried 
_LC124   = DFFE( _LC041 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:56' = '|chrblank:38.cout5' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC121', type is buried 
_LC121   = DFFE( _LC107 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:55' = '|chrblank:38.cout6' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( _LC101 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:54' = '|chrblank:38.cout7' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC116', type is buried 
_LC116   = DFFE( _LC100 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:53' = '|chrblank:38.cout8' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC089', type is buried 
_LC089   = DFFE( _LC098 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|:52' = '|chrblank:38.cout9' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC088', type is buried 
_LC088   = DFFE( _LC034 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|chrblank:38|dout0' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC092', type is buried 
_LC092   = DFFE( _EQ012 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ012 =  C0 & !_LC078 & !_LC079 & !_LC091;

-- Node name is '|chrblank:38|dout1' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( _EQ013 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ013 =  C1 & !_LC078 & !_LC079 & !_LC091;

-- Node name is '|chrblank:38|dout2' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( _EQ014 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ014 =  C2 & !_LC078 & !_LC079 & !_LC091;

-- Node name is '|chrblank:38|dout3' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( _EQ015 $  _EQ016, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ015 = !C6 &  C9 &  _LC078 &  _LC091 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006
         # !C4 &  C9 & !_LC078 &  _LC091 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006
         # !C4 &  C9 &  _LC078 & !_LC091 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X003  = EXP(!C2 & !C9 & !_LC078 &  _LC091);
  _X004  = EXP(!C2 & !C9 &  _LC078 & !_LC091);
  _X005  = EXP(!C3 & !_LC078 & !_LC079 & !_LC091);
  _X006  = EXP(!C6 &  C9 &  _LC079);
  _EQ016 =  _X001 &  _X002 &  _X003 &  _X004 &  _X005 &  _X006;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X003  = EXP(!C2 & !C9 & !_LC078 &  _LC091);
  _X004  = EXP(!C2 & !C9 &  _LC078 & !_LC091);
  _X005  = EXP(!C3 & !_LC078 & !_LC079 & !_LC091);
  _X006  = EXP(!C6 &  C9 &  _LC079);

-- Node name is '|chrblank:38|dout4' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( _EQ017 $  VCC, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ017 = !_LC044 &  _X007 &  _X008 &  _X009 &  _X010;
  _X007  = EXP( C3 & !C9 & !_LC078 & !_LC079 &  _LC091);
  _X008  = EXP( C3 & !C9 &  _LC078 & !_LC079 & !_LC091);
  _X009  = EXP( C1 & !C9 & !_LC078 &  _LC079 & !_LC091);
  _X010  = EXP( C4 & !_LC078 & !_LC079 & !_LC091);

-- Node name is '|chrblank:38|dout5' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC107', type is buried 
_LC107   = DFFE( _EQ018 $  _EQ019, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ018 = !C8 &  C9 &  _LC078 &  _LC091 &  _X001 &  _X002 &  _X011 &  _X012 & 
              _X013 &  _X014
         # !C6 &  C9 & !_LC078 &  _LC091 &  _X001 &  _X002 &  _X011 &  _X012 & 
              _X013 &  _X014
         # !C6 &  C9 &  _LC078 & !_LC091 &  _X001 &  _X002 &  _X011 &  _X012 & 
              _X013 &  _X014;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X011  = EXP(!C4 & !C9 & !_LC078 &  _LC091);
  _X012  = EXP(!C4 & !C9 &  _LC078 & !_LC091);
  _X013  = EXP(!C5 & !_LC078 & !_LC079 & !_LC091);
  _X014  = EXP(!C8 &  C9 &  _LC079);
  _EQ019 =  _X001 &  _X002 &  _X011 &  _X012 &  _X013 &  _X014;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X011  = EXP(!C4 & !C9 & !_LC078 &  _LC091);
  _X012  = EXP(!C4 & !C9 &  _LC078 & !_LC091);
  _X013  = EXP(!C5 & !_LC078 & !_LC079 & !_LC091);
  _X014  = EXP(!C8 &  C9 &  _LC079);

-- Node name is '|chrblank:38|dout6' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC101', type is buried 
_LC101   = DFFE( _EQ020 $  _EQ021, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ020 = !C5 & !C8 & !C9 & !_LC078 &  _LC091 &  _X001 &  _X002 &  _X015 & 
              _X016 &  _X017
         # !C5 & !C8 & !C9 &  _LC078 & !_LC091 &  _X001 &  _X002 &  _X015 & 
              _X016 &  _X017
         # !C6 & !_LC078 & !_LC079 & !_LC091 &  _X001 &  _X002 &  _X015 & 
              _X016 &  _X017;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X015  = EXP( C9 &  _LC078 &  _LC091);
  _X016  = EXP(!C6 & !C8 &  C9);
  _X017  = EXP( C9 &  _LC079);
  _EQ021 =  _X001 &  _X002 &  _X015 &  _X016 &  _X017;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X015  = EXP( C9 &  _LC078 &  _LC091);
  _X016  = EXP(!C6 & !C8 &  C9);
  _X017  = EXP( C9 &  _LC079);

-- Node name is '|chrblank:38|dout7' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC100', type is buried 
_LC100   = DFFE( _EQ022 $  _EQ023, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ022 = !C6 & !C7 & !C9 & !_LC078 &  _LC091 &  _X001 &  _X002 &  _X015 & 
              _X017 &  _X018 &  _X019
         # !C6 & !C7 & !C9 &  _LC078 & !_LC091 &  _X001 &  _X002 &  _X015 & 
              _X017 &  _X018 &  _X019
         # !C7 & !_LC078 & !_LC079 & !_LC091 &  _X001 &  _X002 &  _X015 & 
              _X017 &  _X018 &  _X019;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X015  = EXP( C9 &  _LC078 &  _LC091);
  _X017  = EXP( C9 &  _LC079);
  _X018  = EXP(!C8 &  C9 &  _LC078);
  _X019  = EXP(!C8 &  C9 &  _LC091);
  _EQ023 =  _X001 &  _X002 &  _X015 &  _X017 &  _X018 &  _X019;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X015  = EXP( C9 &  _LC078 &  _LC091);
  _X017  = EXP( C9 &  _LC079);
  _X018  = EXP(!C8 &  C9 &  _LC078);
  _X019  = EXP(!C8 &  C9 &  _LC091);

-- Node name is '|chrblank:38|dout8' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC098', type is buried 
_LC098   = DFFE( _EQ024 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ024 =  C8 & !_LC078 & !_LC079 & !_LC091
         # !C9 &  _LC078 & !_LC079 & !_LC091
         # !C9 & !_LC078 &  _LC079 & !_LC091
         # !C9 & !_LC079 &  _LC091;

-- Node name is '|chrblank:38|dout9' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( _EQ025 $  _LC079, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ025 = !C9 & !_LC078 &  _LC079 & !_LC091
         #  C9 & !_LC079;

-- Node name is '|chrblank:38|~217~1' from file "chrblank.tdf" line 90, column 16
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ026 $  GND);
  _EQ026 =  C7 &  C9 &  _LC078 & !_LC079 &  _LC091
         #  C5 &  C9 & !_LC078 & !_LC079 &  _LC091
         #  C5 &  C9 &  _LC078 & !_LC079 & !_LC091
         #  C1 & !C9 &  _LC078 & !_LC079 &  _LC091
         #  C7 &  C9 & !_LC078 &  _LC079 & !_LC091;

-- Node name is '|count5:36|carrybit' from file "count5.tdf" line 8, column 2
-- Equation name is '_LC082', type is buried 
_LC082   = TFFE( _EQ027,  _LC077, !_EQ028,  VCC,  VCC);
  _EQ027 = !_LC078 &  _LC079 & !_LC082 &  _LC091;
  _EQ028 = !_LC078 & !_LC079 & !_LC091 & !TXT7;

-- Node name is '|count5:36|:34' = '|count5:36.flb0' from file "count5.tdf" line 7, column 5
-- Equation name is '_LC091', type is buried 
_LC091   = DFFE( _EQ029 $  TXT7,  _LC077,  VCC,  VCC,  VCC);
  _EQ029 = !_LC082 &  _LC091 &  TXT7
         #  _LC082 & !_LC091;

-- Node name is '|count5:36|:33' = '|count5:36.flb1' from file "count5.tdf" line 7, column 5
-- Equation name is '_LC078', type is buried 
_LC078   = DFFE( _EQ030 $  GND,  _LC077,  VCC,  VCC,  VCC);
  _EQ030 = !_LC078 & !_LC082 &  _LC091 &  TXT7
         # !_LC078 &  _LC082 & !_LC091 & !TXT7
         #  _LC078 &  _LC082 &  _LC091
         #  _LC078 & !_LC091 &  TXT7;

-- Node name is '|count5:36|:32' = '|count5:36.flb2' from file "count5.tdf" line 7, column 5
-- Equation name is '_LC079', type is buried 
_LC079   = DFFE( _EQ031 $  GND,  _LC077,  VCC,  VCC,  VCC);
  _EQ031 =  _LC078 & !_LC079 & !_LC082 &  _LC091 &  TXT7
         # !_LC078 & !_LC079 &  _LC082 & !_LC091 & !TXT7
         #  _LC079 &  _LC082 &  _X020
         #  _LC079 &  TXT7 &  _X021;
  _X020  = EXP(!_LC078 & !_LC091);
  _X021  = EXP( _LC078 &  _LC091);

-- Node name is '|count8:33|:34' = '|count8:33.sb0' from file "count8.tdf" line 7, column 4
-- Equation name is '_LC068', type is buried 
_LC068   = DFFE( _EQ032 $  GND, GLOBAL( CLK),  _LC069,  VCC,  _EQ033);
  _EQ032 = !_LC068 &  _LC069;
  _EQ033 =  _X022;
  _X022  = EXP( _LC068 &  _LC070 &  _LC071);

-- Node name is '|count8:33|:33' = '|count8:33.sb1' from file "count8.tdf" line 7, column 4
-- Equation name is '_LC070', type is buried 
_LC070   = DFFE( _EQ034 $  GND, GLOBAL( CLK),  _LC069,  VCC,  _EQ035);
  _EQ034 = !_LC068 &  _LC069 &  _LC070
         #  _LC068 &  _LC069 & !_LC070;
  _EQ035 =  _X022;
  _X022  = EXP( _LC068 &  _LC070 &  _LC071);

-- Node name is '|count8:33|:32' = '|count8:33.sb2' from file "count8.tdf" line 7, column 4
-- Equation name is '_LC071', type is buried 
_LC071   = DFFE( _EQ036 $  GND, GLOBAL( CLK),  _LC069,  VCC,  _EQ037);
  _EQ036 =  _LC068 &  _LC069 &  _LC070 & !_LC071
         # !_LC068 &  _LC069 &  _LC071
         #  _LC069 & !_LC070 &  _LC071;
  _EQ037 =  _X022;
  _X022  = EXP( _LC068 &  _LC070 &  _LC071);

-- Node name is '|count8:33|st' from file "count8.tdf" line 8, column 2
-- Equation name is '_LC069', type is buried 
_LC069   = DFFE( RAMDATA $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|lumblnk1:41|dout0' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC095', type is buried 
_LC095   = DFFE( _EQ038 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ038 = !_LC078 & !_LC079 & !_LC091 &  Y0;

-- Node name is '|lumblnk1:41|dout1' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC093', type is buried 
_LC093   = DFFE( _EQ039 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ039 = !_LC078 & !_LC079 & !_LC091 &  Y1;

-- Node name is '|lumblnk1:41|dout2' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC090', type is buried 
_LC090   = DFFE( _EQ040 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ040 = !_LC078 & !_LC079 & !_LC091 &  Y2;

-- Node name is '|lumblnk1:41|dout3' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC128', type is buried 
_LC128   = DFFE( _EQ041 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ041 = !_LC078 & !_LC079 &  _LC091 &  Y6 & !Y7 & !Y8 & !Y9
         #  _LC078 & !_LC079 &  _LC091 & !Y6 & !Y7 & !Y8 & !Y9
         # !_LC078 &  _LC079 & !_LC091 &  Y6 & !Y7 & !Y8 & !Y9
         # !_LC078 & !_LC079 & !_LC091 &  Y3;

-- Node name is '|lumblnk1:41|dout4' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC083', type is buried 
_LC083   = DFFE( _EQ042 $  VCC, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ042 = !_LC014 & !_LC016 & !_LC096 &  _X023 &  _X024 &  _X025;
  _X023  = EXP( _LC078 & !_LC079 & !Y6 & !Y7 & !Y9);
  _X024  = EXP(!_LC078 &  _LC079 & !_LC091 & !Y7 & !Y9);
  _X025  = EXP(!_LC078 & !_LC079 & !_LC091 &  Y4);

-- Node name is '|lumblnk1:41|dout5' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC084', type is buried 
_LC084   = DFFE( _EQ043 $  _EQ044, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ043 = !_LC001 & !_LC002 & !_LC078 &  _LC079 & !_LC091 &  _X026 &  _X027 & 
              Y6 &  Y7 &  Y8 & !Y9
         # !_LC001 & !_LC002 & !_LC079 &  _LC091 &  _X026 &  _X027 &  Y6 & 
             !Y7 & !Y8 & !Y9
         # !_LC001 & !_LC002 &  _LC078 & !_LC079 &  _X026 &  _X027 & !Y6 & 
             !Y7 & !Y8 &  Y9;
  _X026  = EXP(!_LC078 &  _LC079 & !_LC091 & !Y7 & !Y8);
  _X027  = EXP(!_LC078 & !_LC079 & !_LC091 & !Y5);
  _EQ044 = !_LC001 & !_LC002 &  _X026 &  _X027;
  _X026  = EXP(!_LC078 &  _LC079 & !_LC091 & !Y7 & !Y8);
  _X027  = EXP(!_LC078 & !_LC079 & !_LC091 & !Y5);

-- Node name is '|lumblnk1:41|dout6' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC085', type is buried 
_LC085   = DFFE( _EQ045 $  _EQ046, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ045 = !_LC011 & !_LC079 & !_LC091 & !_LC094 &  _X001 &  _X002 &  _X028 & 
             !Y6 & !Y7 &  Y8 &  Y9
         # !_LC011 &  _LC078 &  _LC091 & !_LC094 &  _X001 &  _X002 &  _X028 & 
              Y7 &  Y8 &  Y9
         # !_LC011 & !_LC078 &  _LC091 & !_LC094 &  _X001 &  _X002 &  _X028 & 
              Y6 &  Y8 &  Y9;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X028  = EXP( _LC079 & !Y7 & !Y9);
  _EQ046 = !_LC011 & !_LC094 &  _X001 &  _X002 &  _X028;
  _X001  = EXP( _LC078 &  _LC079);
  _X002  = EXP( _LC079 &  _LC091);
  _X028  = EXP( _LC079 & !Y7 & !Y9);

-- Node name is '|lumblnk1:41|dout7' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC086', type is buried 
_LC086   = DFFE( _EQ047 $  _EQ048, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ047 =  _LC078 & !_LC079 & !_LC081 &  _LC091 &  _X029 &  Y6 &  Y7 &  Y8 & 
             !Y9
         #  _LC078 & !_LC079 & !_LC081 & !_LC091 &  _X029 & !Y6 &  Y7 &  Y8 & 
             !Y9
         #  _LC078 & !_LC079 & !_LC081 & !_LC091 &  _X029 &  Y6 &  Y7 &  Y9;
  _X029  = EXP(!_LC078 & !_LC079 & !Y7);
  _EQ048 = !_LC081 &  _X029;
  _X029  = EXP(!_LC078 & !_LC079 & !Y7);

-- Node name is '|lumblnk1:41|dout8' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC087', type is buried 
_LC087   = DFFE( _EQ049 $  _EQ050, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ049 = !_LC007 &  _LC078 & !_LC079 & !_LC091 & !Y6 &  Y7 &  Y9
         # !_LC007 &  _LC078 & !_LC079 & !_LC091 & !Y7 &  Y8 &  Y9
         # !_LC007 &  _LC078 & !_LC079 & !_LC091 & !Y6 & !Y7 &  Y8;
  _EQ050 = !_LC007 & !_LC079;

-- Node name is '|lumblnk1:41|dout9' from file "lumblnk1.tdf" line 10, column 6
-- Equation name is '_LC113', type is buried 
_LC113   = DFFE( _EQ051 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ051 =  _LC078 & !_LC079 & !_LC091 &  Y7 & !Y8 &  Y9
         #  _LC078 & !_LC079 & !_LC091 &  Y8 &  Y9
         # !_LC078 & !_LC079 &  Y9;

-- Node name is '|lumblnk1:41|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60' 
-- Equation name is '_LC118', type is buried 
_LC118   = LCELL( _EQ052 $  _EQ053);
  _EQ052 =  _LC128 &  TXT0 &  _X030 &  _X031 &  _X032 &  _X033
         #  _LC083 &  TXT1 &  _X031 &  _X032 &  _X033
         #  _LC084 &  TXT2 &  _X031 &  _X033;
  _X030  = EXP(!_LC083 & !TXT1);
  _X031  = EXP( _LC085 &  TXT3);
  _X032  = EXP(!_LC084 & !TXT2);
  _X033  = EXP(!_LC085 & !TXT3);
  _EQ053 =  _LC085 &  TXT3;

-- Node name is '|lumblnk1:41|:96' = '|lumblnk1:41.yout0' from file "lumblnk1.tdf" line 10, column 17
-- Equation name is '_LC066', type is buried 
_LC066   = DFFE( _LC095 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|lumblnk1:41|:95' = '|lumblnk1:41.yout1' from file "lumblnk1.tdf" line 10, column 17
-- Equation name is '_LC067', type is buried 
_LC067   = DFFE( _LC093 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|lumblnk1:41|:94' = '|lumblnk1:41.yout2' from file "lumblnk1.tdf" line 10, column 17
-- Equation name is '_LC072', type is buried 
_LC072   = DFFE( _LC090 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|lumblnk1:41|:93' = '|lumblnk1:41.yout3' from file "lumblnk1.tdf" line 10, column 17
-- Equation name is '_LC120', type is buried 
_LC120   = DFFE( TXT0 $  _LC128, GLOBAL( CLK),  VCC,  VCC,  _LC077);

-- Node name is '|lumblnk1:41|:92' = '|lumblnk1:41.yout4' from file "lumblnk1.tdf" line 10, column 17
-- Equation name is '_LC114', type is buried 
_LC114   = DFFE( _EQ054 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ054 =  _LC083 &  _LC128 &  TXT0 &  TXT1
         # !_LC083 &  _LC128 &  TXT0 & !TXT1
         # !_LC128 &  _X030 &  _X034
         # !TXT0 &  _X030 &  _X034;
  _X030  = EXP(!_LC083 & !TXT1);
  _X034  = EXP( _LC083 &  TXT1);

-- Node name is '|lumblnk1:41|:91' = '|lumblnk1:41.yout5' from file "lumblnk1.tdf" line 10, column 17
-- Equation name is '_LC122', type is buried 
_LC122   = DFFE( _EQ055 $  _EQ056, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ055 =  _LC128 &  TXT0 &  _X030
         #  _LC083 &  TXT1;
  _X030  = EXP(!_LC083 & !TXT1);
  _EQ056 =  _X032 &  _X035;
  _X032  = EXP(!_LC084 & !TXT2);
  _X035  = EXP( _LC084 &  TXT2);

-- Node name is '|lumblnk1:41|:90' = '|lumblnk1:41.yout6' from file "lumblnk1.tdf" line 10, column 17
-- Equation name is '_LC115', type is buried 
_LC115   = DFFE( _EQ057 $  _EQ058, GLOBAL( CLK),  VCC,  VCC,  _LC077);
  _EQ057 =  _LC128 &  TXT0 &  _X030 &  _X032
         #  _LC083 &  TXT1 &  _X032
         #  _LC084 &  TXT2;
  _X030  = EXP(!_LC083 & !TXT1);
  _X032  = EXP(!_LC084 & !TXT2);
  _EQ058 =  _X031 &  _X033;
  _X031  = EXP( _LC085 &  TXT3);
  _X033  = EXP(!_LC085 & !TXT3);

-- Node name is '|lumblnk1:41|:89' = 