Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/SUB_data_tb_isim_beh.exe" -prj "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/SUB_data_tb_beh.prj" "work.SUB_data_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/mux_generics.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/register.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/multiplekser.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/DEC.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/CU.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/cnt.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/ALU.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/procesor.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/SUB_data_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package mux_generics
Compiling package numeric_std
Compiling architecture behavioral of entity ALU [\ALU(16,1)\]
Compiling architecture behavioral of entity reg [\reg(16,1)\]
Compiling architecture behavioral of entity reg [\reg(10,1)\]
Compiling architecture behavioral of entity DEC [dec_default]
Compiling architecture behavioral of entity cnt [\cnt(16)\]
Compiling architecture behavioral of entity multiplekser [\multiplekser(16,10)\]
Compiling architecture behavioral of entity CU [cu_default]
Compiling architecture proc_arch of entity procesor [\procesor(16)\]
Compiling architecture behavior of entity sub_data_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procesor/SUB_data_tb_isim_beh.exe
Fuse Memory Usage: 35980 KB
Fuse CPU Usage: 561 ms
