---
title: "RISC-V CPU Design"
excerpt: "Fully pipelined RISC-V CPU design (ALU, RegFile, Datapath, Control) in logic gate simulator <br/><img src='/images/datapath_fpic.jpg'>"
collection: portfolio
---


