#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Feb 22 16:09:57 2018
# Process ID: 10692
# Current directory: /home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1
# Command line: vivado -log conv_2_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_2_tb.tcl
# Log file: /home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/conv_2_tb.vds
# Journal file: /home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source conv_2_tb.tcl -notrace
Command: synth_design -top conv_2_tb -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10701 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.645 ; gain = 68.000 ; free physical = 2718 ; free virtual = 57415
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv_2_tb' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:13]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'conv_relu_pool' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:9' bound to instance 'crp' of component 'conv_relu_pool' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:126]
INFO: [Synth 8-638] synthesizing module 'conv_relu_pool' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:23]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'conv_layer_0' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:9' bound to instance 'conv0' of component 'conv_layer_0' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:74]
INFO: [Synth 8-638] synthesizing module 'conv_layer_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:19]
INFO: [Synth 8-3491] module 'conv_0' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:9' bound to instance 'h0' of component 'conv_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:80]
INFO: [Synth 8-638] synthesizing module 'conv_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:18]
INFO: [Synth 8-3491] module 'fir128_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fir128_0_stub.vhdl:5' bound to instance 'F' of component 'fir128_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:42]
INFO: [Synth 8-638] synthesizing module 'fir128_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fir128_0_stub.vhdl:20]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'conv_0' (1#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:18]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_128_0' of component 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'mux_0' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_8' (2#1) [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:17]
INFO: [Synth 8-3491] module 'mux2_1_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:28' bound to instance 'mux_1' of component 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_1' (3#1) [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_0' (4#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:19]
INFO: [Synth 8-3491] module 'conv_layer_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:9' bound to instance 'conv1' of component 'conv_layer_1' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:82]
INFO: [Synth 8-638] synthesizing module 'conv_layer_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:19]
INFO: [Synth 8-3491] module 'conv_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:9' bound to instance 'h1' of component 'conv_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'conv_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:18]
INFO: [Synth 8-3491] module 'fir128_1' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fir128_1_stub.vhdl:5' bound to instance 'F' of component 'fir128_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'fir128_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fir128_1_stub.vhdl:20]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'conv_1' (5#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:18]
WARNING: [Synth 8-5640] Port 'data_count' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:34]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_128_1' of component 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:88]
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'mux_0' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:99]
INFO: [Synth 8-3491] module 'mux2_1_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:28' bound to instance 'mux_1' of component 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element counter_signal_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_1' (6#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Relu' [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Relu' (7#1) [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'conv_relu_pool' (8#1) [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:23]
INFO: [Synth 8-3491] module 'fifo_7680' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fifo_7680_stub.vhdl:5' bound to instance 'fifo1' of component 'fifo_7680' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:135]
INFO: [Synth 8-638] synthesizing module 'fifo_7680' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fifo_7680_stub.vhdl:20]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:146]
INFO: [Synth 8-638] synthesizing module 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fifo_16_stub.vhdl:20]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:156]
WARNING: [Synth 8-5640] Port 'last_fifo_empty' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'o_fifo_full' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'x_fifo_empty' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'h_fifo_empty' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'o_fifo_empty' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'x_fifo_prog_full' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'h_fifo_prog_full' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'mac_enable' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'filter_input_enable' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'ctr_rst' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'relu_ready' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
WARNING: [Synth 8-5640] Port 'result_ready' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:66]
INFO: [Synth 8-3491] module 'conv2_controller' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:21' bound to instance 'controller' of component 'conv2_controller' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:166]
INFO: [Synth 8-638] synthesizing module 'conv2_controller' [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:64]
	Parameter N_filters bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element o_counter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'conv2_controller' (9#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:64]
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'x_mux' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:193]
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'h_mux' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:200]
INFO: [Synth 8-3491] module 'dist_mem_gen_2' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/dist_mem_gen_2_stub.vhdl:5' bound to instance 'filter_rom' of component 'dist_mem_gen_2' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:212]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_2' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/realtime/dist_mem_gen_2_stub.vhdl:14]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:221]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'conv_2_tb' (10#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:13]
WARNING: [Synth 8-3331] design conv2_controller has unconnected port x_fifo_prog_full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.145 ; gain = 109.500 ; free physical = 2714 ; free virtual = 57416
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin controller:last_fifo_empty to constant 0 [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:166]
WARNING: [Synth 8-3295] tying undriven pin controller:o_fifo_full to constant 0 [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:166]
WARNING: [Synth 8-3295] tying undriven pin controller:x_fifo_empty to constant 0 [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:166]
WARNING: [Synth 8-3295] tying undriven pin controller:h_fifo_empty to constant 0 [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:166]
WARNING: [Synth 8-3295] tying undriven pin controller:o_fifo_empty to constant 0 [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:166]
WARNING: [Synth 8-3295] tying undriven pin controller:h_fifo_prog_full to constant 0 [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:166]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.145 ; gain = 109.500 ; free physical = 2717 ; free virtual = 57419
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp19/fifo_generator_0_in_context.xdc] for cell 'fifo1'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp19/fifo_generator_0_in_context.xdc] for cell 'fifo1'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp21/fir128_0_in_context.xdc] for cell 'crp/conv0/h0/F'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp21/fir128_0_in_context.xdc] for cell 'crp/conv0/h0/F'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp23/fir128_1_in_context.xdc] for cell 'crp/conv1/h1/F'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp23/fir128_1_in_context.xdc] for cell 'crp/conv1/h1/F'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp25/fifo_generator_0_in_context.xdc] for cell 'crp/conv0/fifo_128_0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp25/fifo_generator_0_in_context.xdc] for cell 'crp/conv0/fifo_128_0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp25/fifo_generator_0_in_context.xdc] for cell 'crp/conv1/fifo_128_1'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp25/fifo_generator_0_in_context.xdc] for cell 'crp/conv1/fifo_128_1'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp29/fifo_16_in_context.xdc] for cell 'x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp29/fifo_16_in_context.xdc] for cell 'x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp29/fifo_16_in_context.xdc] for cell 'h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp29/fifo_16_in_context.xdc] for cell 'h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp31/dist_mem_gen_2_in_context.xdc] for cell 'filter_rom'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/.Xil/Vivado-10692-nezin-desktop/dcp31/dist_mem_gen_2_in_context.xdc] for cell 'filter_rom'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==xbip_multadd_0 || ORIG_REF_NAME==xbip_multadd_0}'. [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/dont_touch.xdc:5]
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/dont_touch.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/dont_touch.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/conv_2_tb_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.598 ; gain = 0.000 ; free physical = 2448 ; free virtual = 57146
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1653.598 ; gain = 513.953 ; free physical = 2479 ; free virtual = 57181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1653.598 ; gain = 513.953 ; free physical = 2479 ; free virtual = 57181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for crp/conv0/fifo_128_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for crp/conv0/h0/F. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for crp/conv1/fifo_128_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for crp/conv1/h1/F. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for filter_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1653.598 ; gain = 513.953 ; free physical = 2479 ; free virtual = 57181
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'conv2_controller'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:100]
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "relu_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mac_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "filter_input_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctr_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "result_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h_fifo_rden_assert" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "curr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "curr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:100]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE5 |                              101 |                             0110
                 iSTATE4 |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'conv2_controller'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:224]
WARNING: [Synth 8-327] inferring latch for variable 'input_x_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sim_1/new/conv_2_tb.vhd:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1653.598 ; gain = 513.953 ; free physical = 2483 ; free virtual = 57184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   7 Input     32 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv_2_tb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module conv_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux2_1_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module conv_layer_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module conv_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module conv_layer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module conv_relu_pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module conv2_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 8     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'conv1/h1/init_reg[31:0]' into 'conv0/h0/init_reg[31:0]' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element conv1/h1/init_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:62]
INFO: [Synth 8-5545] ROM "conv0/h0/j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv0/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv0/is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctr_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "relu_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O310" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "filter_input_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design conv2_controller has unconnected port x_fifo_prog_full
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[31]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[30]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[29]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[28]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[27]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[26]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[25]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[24]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[23]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[22]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[21]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[20]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[19]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[18]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[17]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[16]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[15]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[14]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[13]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[12]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ram_counter_reg[11]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[31]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[30]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[29]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[28]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[27]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[26]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[25]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[24]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[23]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[22]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[21]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[20]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[19]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[18]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[17]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[16]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[15]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[14]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[13]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[12]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[11]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[10]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[9]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[8]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[7]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[6]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[5]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[4]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[3]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[2]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[1]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/counter6_reg[0]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/prev_state_reg[0]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/o_mux_reg) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/o_fifo_rden_assert_reg) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/o_fifo_wren_assert_reg) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/mac_enable_reg) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/filter_input_enable_reg) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/ctr_rst_reg) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/relu_ready_reg) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (controller/result_ready_reg) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[31]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[30]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[29]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[28]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[27]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[26]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[25]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[24]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[23]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[22]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[21]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[20]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[19]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[18]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[17]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[16]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[15]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[14]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[13]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[12]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[11]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[10]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[9]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (i_reg[8]) is unused and will be removed from module conv_2_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1653.598 ; gain = 513.953 ; free physical = 2475 ; free virtual = 57176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1653.598 ; gain = 513.953 ; free physical = 2371 ; free virtual = 57066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1653.598 ; gain = 513.953 ; free physical = 2370 ; free virtual = 57065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[31]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[30]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[29]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[28]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[27]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[26]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[25]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[24]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[23]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[22]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[21]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[20]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[19]) is unused and will be removed from module conv_2_tb.
WARNING: [Synth 8-3332] Sequential element (crp/conv0/h0/i_reg[18]) is unused and will be removed from module conv_2_tb.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.629 ; gain = 526.984 ; free physical = 2366 ; free virtual = 57061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.629 ; gain = 526.984 ; free physical = 2366 ; free virtual = 57061
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.629 ; gain = 526.984 ; free physical = 2366 ; free virtual = 57061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.629 ; gain = 526.984 ; free physical = 2366 ; free virtual = 57061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.629 ; gain = 526.984 ; free physical = 2366 ; free virtual = 57061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.629 ; gain = 526.984 ; free physical = 2366 ; free virtual = 57061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.629 ; gain = 526.984 ; free physical = 2366 ; free virtual = 57061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_7680        |         1|
|2     |fifo_16          |         2|
|3     |dist_mem_gen_2   |         1|
|4     |maxpool2_1       |         1|
|5     |fifo_generator_0 |         2|
|6     |fir128_0         |         1|
|7     |fir128_1         |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |dist_mem_gen_2_bbox     |     1|
|2     |fifo_16_bbox            |     1|
|3     |fifo_16_bbox_1          |     1|
|4     |fifo_7680_bbox          |     1|
|5     |fifo_generator_0_bbox   |     1|
|6     |fifo_generator_0_bbox_0 |     1|
|7     |fir128_0_bbox           |     1|
|8     |fir128_1_bbox           |     1|
|9     |maxpool2_1_bbox         |     1|
|10    |BUFG                    |     2|
|11    |CARRY4                  |   134|
|12    |LUT1                    |   261|
|13    |LUT2                    |   131|
|14    |LUT3                    |   136|
|15    |LUT4                    |   168|
|16    |LUT5                    |    94|
|17    |LUT6                    |   408|
|18    |FDRE                    |   370|
|19    |LD                      |    14|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+-----------------+------+
|      |Instance     |Module           |Cells |
+------+-------------+-----------------+------+
|1     |top          |                 |  1876|
|2     |  controller |conv2_controller |  1015|
|3     |  crp        |conv_relu_pool   |   768|
|4     |    conv0    |conv_layer_0     |   372|
|5     |      h0     |conv_0           |   169|
|6     |    conv1    |conv_layer_1     |   340|
|7     |      h1     |conv_1           |   137|
|8     |  h_mux      |mux2_1_8         |     8|
|9     |  x_mux      |mux2_1_8_0       |     8|
+------+-------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.629 ; gain = 526.984 ; free physical = 2366 ; free virtual = 57061
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1666.629 ; gain = 122.531 ; free physical = 2423 ; free virtual = 57119
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.637 ; gain = 526.984 ; free physical = 2423 ; free virtual = 57119
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

108 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1698.645 ; gain = 579.582 ; free physical = 2417 ; free virtual = 57104
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/synth_1/conv_2_tb.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1722.656 ; gain = 0.000 ; free physical = 2415 ; free virtual = 57102
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 16:10:42 2018...
