# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:55:13 on Nov 22,2024
# vlog -reportprogress 300 -vlog01compat -work presynth C:/New Folder2/J312300948_Gate/hdl/lzy_gate.v 
# -- Compiling module lzy_BasGate
# 
# Top level modules:
# 	lzy_BasGate
# End time: 11:55:13 on Nov 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:55:13 on Nov 22,2024
# vlog -reportprogress 300 "+incdir+C:/New Folder2/J312300948_Gate/stimulus" -vlog01compat -work presynth C:/New Folder2/J312300948_Gate/stimulus/test_gate.v 
# -- Compiling module test_lzy_BasGate
# 
# Top level modules:
# 	test_lzy_BasGate
# End time: 11:55:13 on Nov 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.test_gate 
# Start time: 11:55:13 on Nov 22,2024
# ** Error: (vsim-3170) Could not find 'test_gate'.
#         Searched libraries:
#             C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3
#             C:/New Folder2/J312300948_Gate/simulation/presynth
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
# End time: 11:55:16 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
