Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\DynamicFilter\xupv5-lx110t_std_ip_pcores\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\DynamicFilter\xupv5-lx110t_std_ip_pcores\pcores\" "D:\Users\Julio\Downloads\xupv5-lx110t_std_ip_pcores\xupv5-lx110t_std_ip_pcores\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
    Set property "BUFFER_TYPE = BUFGP" for signal <fpga_0_SysACE_CompactFlash_SysACE_CLK_pin> in unit <system>.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 3819: Unconnected output port 'Interrupt' of component 'system_xps_uartlite_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 3868: Unconnected output port 'GenerateOut0' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 3868: Unconnected output port 'GenerateOut1' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 3868: Unconnected output port 'PWM0' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 3969: Unconnected output port 'Gpo' of component 'system_xps_iic_2_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 3969: Unconnected output port 'IIC2INTC_Irpt' of component 'system_xps_iic_2_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4023: Unconnected output port 'Gpo' of component 'system_xps_iic_1_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4023: Unconnected output port 'IIC2INTC_Irpt' of component 'system_xps_iic_1_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4084: Unconnected output port 'RstcPPCresetcore_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4084: Unconnected output port 'RstcPPCresetchip_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4084: Unconnected output port 'RstcPPCresetsys_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4084: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4084: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4084: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4108: Unconnected output port 'TFT_LCD_DPS' of component 'system_plbv46_dvi_cntlr_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4108: Unconnected output port 'MD_error' of component 'system_plbv46_dvi_cntlr_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4208: Unconnected output port 'PLB_dcrRst' of component 'system_plbv46_dcr_bridge_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_ABort' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_ABus' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_UABus' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_BE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_busLock' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_lockErr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_MSize' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_priority' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_rdBurst' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_request' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_RNW' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_size' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_TAttribute' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_type' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_wrBurst' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'IPLB_M_wrDBus' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Instruction' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Valid_Instr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_PC' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Reg_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Reg_Addr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_MSR_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_PID_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_New_Reg_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Exception_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Exception_Kind' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Jump_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Delay_Slot' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Data_Address' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Data_Access' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Data_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Data_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Data_Write_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_DCache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_DCache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_DCache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_DCache_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_ICache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_ICache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_ICache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_OF_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_EX_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_MEM_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'Trace_Jump_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL0_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL0_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL0_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL0_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL0_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL0_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL1_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL1_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL1_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL1_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL1_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL1_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL2_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL2_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL2_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL2_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL2_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL2_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL3_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL3_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL3_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL3_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL3_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL3_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL4_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL4_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL4_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL4_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL4_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL4_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL5_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL5_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL5_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL5_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL5_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL5_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL6_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL6_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL6_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL6_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL6_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL6_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL7_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL7_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL7_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL7_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL7_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL7_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL8_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL8_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL8_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL8_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL8_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL8_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL9_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL9_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL9_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL9_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL9_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL9_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL10_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL10_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL10_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL10_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL10_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL10_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL11_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL11_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL11_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL11_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL11_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL11_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL12_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL12_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL12_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL12_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL12_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL12_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL13_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL13_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL13_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL13_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL13_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL13_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL14_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL14_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL14_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL14_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL14_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL14_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL15_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL15_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL15_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL15_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL15_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'FSL15_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4262: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Interrupt' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'MDM_DBus' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'MDM_errAck' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'MDM_retry' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'MDM_toutSup' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'MDM_xferAck' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Clk_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_TDI_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Reg_En_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Capture_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Shift_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Update_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Rst_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Clk_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_TDI_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Reg_En_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Capture_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Shift_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Update_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Rst_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Clk_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_TDI_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Reg_En_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Capture_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Shift_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Update_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Rst_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Clk_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_TDI_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Reg_En_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Capture_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Shift_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Update_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Rst_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Clk_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_TDI_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Reg_En_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Capture_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Shift_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Update_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Rst_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Clk_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_TDI_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Reg_En_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Capture_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Shift_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Update_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Rst_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Clk_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_TDI_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Reg_En_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Capture_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Shift_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Update_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Dbg_Rst_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'bscan_tdi' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'bscan_reset' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'bscan_shift' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'bscan_update' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'bscan_capture' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'bscan_sel1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'bscan_drck1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'FSL0_S_CLK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'FSL0_S_READ' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'FSL0_M_CLK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'FSL0_M_WRITE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'FSL0_M_DATA' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'FSL0_M_CONTROL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Ext_JTAG_DRCK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Ext_JTAG_RESET' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Ext_JTAG_SEL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Ext_JTAG_SHIFT' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Ext_JTAG_UPDATE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4567: Unconnected output port 'Ext_JTAG_TDI' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_dcrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_dcrDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SaddrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SMRdErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SMWrErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SMBusy' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SrdBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SrdComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SrdDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SrdDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SrdWdAddr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_Srearbitrate' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_Sssize' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_Swait' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SwrBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SwrComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'PLB_SwrDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4720: Unconnected output port 'Bus_Error_Det' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 4943: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH0_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH0_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH0_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH0_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH1_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH1_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH1_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH1_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH2_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH2_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH2_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH2_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH3_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH3_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH3_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'MCH3_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'Mem_RPN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'Mem_QWEN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'Mem_CE' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'Mem_CKEN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5028: Unconnected output port 'Mem_RNW' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5122: Unconnected output port 'IP2INTC_Irpt' of component 'system_push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5122: Unconnected output port 'GPIO2_IO_O' of component 'system_push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5122: Unconnected output port 'GPIO2_IO_T' of component 'system_push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5175: Unconnected output port 'IP2INTC_Irpt' of component 'system_leds_positions_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5175: Unconnected output port 'GPIO2_IO_O' of component 'system_leds_positions_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5175: Unconnected output port 'GPIO2_IO_T' of component 'system_leds_positions_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5228: Unconnected output port 'IP2INTC_Irpt' of component 'system_leds_8bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5228: Unconnected output port 'GPIO2_IO_O' of component 'system_leds_8bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5228: Unconnected output port 'GPIO2_IO_T' of component 'system_leds_8bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5281: Unconnected output port 'Gpo' of component 'system_iic_eeprom_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5335: Unconnected output port 'IP2INTC_Irpt' of component 'system_dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5335: Unconnected output port 'GPIO2_IO_O' of component 'system_dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5335: Unconnected output port 'GPIO2_IO_T' of component 'system_dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL0_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL0_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL0_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL0_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL0_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL0_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL0_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL0_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM0_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM0_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM0_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC0_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC0_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC0_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC0_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC0_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB0_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL1_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL1_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL1_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL1_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL1_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL1_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL1_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL1_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM1_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM1_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM1_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC1_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC1_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC1_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC1_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC1_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB1_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL2_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL2_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL2_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL2_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL2_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL2_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL2_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL2_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM2_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM2_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM2_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC2_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC2_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC2_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC2_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC2_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB2_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL3_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL3_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL3_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL3_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL3_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL3_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL3_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL3_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM3_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM3_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM3_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC3_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC3_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC3_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC3_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC3_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB3_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL4_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL4_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL4_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL4_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL4_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL4_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL4_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL4_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM4_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM4_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM4_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC4_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC4_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC4_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC4_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC4_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB4_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL5_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL5_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL5_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL5_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL5_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL5_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL5_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL5_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM5_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM5_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM5_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC5_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC5_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC5_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC5_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC5_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB5_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL6_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL6_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL6_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL6_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL6_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL6_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL6_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL6_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM6_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM6_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM6_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC6_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC6_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC6_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC6_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC6_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB6_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL7_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL7_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL7_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL7_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL7_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL7_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL7_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'FSL7_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM7_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM7_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PIM7_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC7_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC7_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC7_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC7_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC7_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MCB7_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_ECC_Intr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_DCM_PSEN' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'SDRAM_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'SDRAM_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'DDR_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'DDR_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR2_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_ODT' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'DDR3_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'DDR3_Reset_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'DDR3_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'DDR3_DQS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_ba' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_ras_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_cas_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_we_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_cke' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'mcbx_dram_dq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'mcbx_dram_dqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'mcbx_dram_dqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'mcbx_dram_udqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'mcbx_dram_udqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_udm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_ldm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_odt' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected output port 'selfrefresh_mode' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'rzq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 5388: Unconnected inout port 'zio' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7215: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7223: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7231: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7239: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7247: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7255: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7263: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7271: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7279: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7287: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7295: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7303: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7311: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7319: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7327: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7335: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7343: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7351: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7359: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7367: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7375: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7383: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7391: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7399: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7407: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7415: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7423: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7431: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7439: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7447: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7455: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7463: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7471: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7479: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7487: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7495: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7503: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7511: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7519: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7527: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7535: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7543: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7551: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7559: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7567: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7575: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7583: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7591: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7599: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7607: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7615: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7623: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7631: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7639: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7647: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7655: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7711: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7719: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7727: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7735: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7743: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7751: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7759: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7767: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7775: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7783: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7791: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7799: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7807: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7815: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7823: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7831: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7839: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7847: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7855: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd" line 7863: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "D:/DynamicFilter/xupv5-lx110t_std_ip_pcores/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign4<0:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign4<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mb_plb_MPLB_Rst<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_xps_uartlite_0_wrapper.ngc>.
Reading core <../implementation/system_xps_timer_0_wrapper.ngc>.
Reading core <../implementation/system_xps_intc_0_wrapper.ngc>.
Reading core <../implementation/system_xps_iic_2_wrapper.ngc>.
Reading core <../implementation/system_xps_iic_1_wrapper.ngc>.
Reading core <../implementation/system_util_vector_logic_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_plbv46_dvi_cntlr_0_wrapper.ngc>.
Reading core <../implementation/system_plbv46_dcr_bridge_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_sysace_compactflash_wrapper.ngc>.
Reading core <../implementation/system_sram_wrapper.ngc>.
Reading core <../implementation/system_push_buttons_5bit_wrapper.ngc>.
Reading core <../implementation/system_leds_positions_wrapper.ngc>.
Reading core <../implementation/system_leds_8bit_wrapper.ngc>.
Reading core <../implementation/system_iic_eeprom_wrapper.ngc>.
Reading core <../implementation/system_dip_switches_8bit_wrapper.ngc>.
Reading core <../implementation/system_ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/system_hardware_communication_module_0_wrapper.ngc>.
Loading core <system_xps_uartlite_0_wrapper> for timing and area information for instance <xps_uartlite_0>.
Loading core <system_xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <system_xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <system_xps_iic_2_wrapper> for timing and area information for instance <xps_iic_2>.
Loading core <system_xps_iic_1_wrapper> for timing and area information for instance <xps_iic_1>.
Loading core <system_util_vector_logic_0_wrapper> for timing and area information for instance <util_vector_logic_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_plbv46_dvi_cntlr_0_wrapper> for timing and area information for instance <plbv46_dvi_cntlr_0>.
Loading core <system_plbv46_dcr_bridge_0_wrapper> for timing and area information for instance <plbv46_dcr_bridge_0>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_sysace_compactflash_wrapper> for timing and area information for instance <SysACE_CompactFlash>.
Loading core <system_sram_wrapper> for timing and area information for instance <SRAM>.
Loading core <system_push_buttons_5bit_wrapper> for timing and area information for instance <Push_Buttons_5Bit>.
Loading core <system_leds_positions_wrapper> for timing and area information for instance <LEDs_Positions>.
Loading core <system_leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <system_iic_eeprom_wrapper> for timing and area information for instance <IIC_EEPROM>.
Loading core <system_dip_switches_8bit_wrapper> for timing and area information for instance <DIP_Switches_8Bit>.
Loading core <system_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <system_hardware_communication_module_0_wrapper> for timing and area information for instance <hardware_communication_module_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <plbv46_dvi_cntlr_0> is equivalent to the following FF/Latch : <plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 20 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[17].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[16].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[15].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[14].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[13].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/MEM_STEER_I/mem_dqt_t_d> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_7> in Unit <DDR2_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> <DDR2_SDRAM/Rst_tocore_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/RX_Footer_d2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/RX_Footer_d2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/Rst_topim_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <plbv46_dvi_cntlr_0> is equivalent to the following FF/Latch : <plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 20 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[17].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[16].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[15].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[14].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[13].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/MEM_STEER_I/mem_dqt_t_d> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_7> in Unit <DDR2_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> <DDR2_SDRAM/Rst_tocore_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/RX_Footer_d2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/RX_Footer_d2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/Rst_topim_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 270

Cell Usage :
# BELS                             : 12242
#      BUF                         : 14
#      GND                         : 28
#      INV                         : 283
#      LUT1                        : 333
#      LUT2                        : 1152
#      LUT3                        : 1586
#      LUT4                        : 1560
#      LUT5                        : 1645
#      LUT6                        : 3060
#      LUT6_2                      : 79
#      MULT_AND                    : 37
#      MUXCY                       : 959
#      MUXCY_L                     : 258
#      MUXF7                       : 278
#      MUXF7_L                     : 4
#      MUXF8_L                     : 2
#      OR2                         : 1
#      VCC                         : 26
#      XORCY                       : 937
# FlipFlops/Latches                : 11508
#      FD                          : 1364
#      FD_1                        : 11
#      FDC                         : 64
#      FDC_1                       : 5
#      FDCE                        : 47
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDE                         : 855
#      FDE_1                       : 5
#      FDP                         : 37
#      FDR                         : 3376
#      FDR_1                       : 3
#      FDRE                        : 3812
#      FDRE_1                      : 1
#      FDRS                        : 238
#      FDRSE                       : 546
#      FDRSE_1                     : 136
#      FDS                         : 579
#      FDS_1                       : 2
#      FDSE                        : 171
#      IDDR_2CLK                   : 64
#      ODDR                        : 160
# RAMS                             : 82
#      RAM16X1S                    : 32
#      RAM32M                      : 16
#      RAMB16                      : 18
#      RAMB36_EXP                  : 16
# Shift Registers                  : 301
#      SRL16                       : 21
#      SRL16E                      : 118
#      SRLC16E                     : 145
#      SRLC32E                     : 17
# Clock Buffers                    : 14
#      BUFG                        : 13
#      BUFGP                       : 1
# IO Buffers                       : 259
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 146
#      IOBUFDS                     : 8
#      OBUF                        : 97
#      OBUFDS                      : 2
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 3
#      DSP48E                      : 3
# Others                           : 94
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 8
#      CommunicationHardware       : 1
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           11386  out of  69120    16%  
 Number of Slice LUTs:                10095  out of  69120    14%  
    Number used as Logic:              9698  out of  69120    14%  
    Number used as Memory:              397  out of  17920     2%  
       Number used as RAM:               96
       Number used as SRL:              301

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  16855
   Number with an unused Flip Flop:    5469  out of  16855    32%  
   Number with an unused LUT:          6760  out of  16855    40%  
   Number of fully used LUT-FF pairs:  4626  out of  16855    27%  
   Number of unique control sets:      1663

IO Utilization: 
 Number of IOs:                         270
 Number of bonded IOBs:                 270  out of    640    42%  
    IOB Flip Flops/Latches:             122

Specific Feature Utilization:
 Number of Block RAM/FIFO:               25  out of    148    16%  
    Number using Block RAM only:         25
 Number of BUFG/BUFGCTRLs:               14  out of     32    43%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of DSP48Es:                       3  out of     64     4%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                            | Clock buffer(FF name)                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                    | BUFG                                                                                                                          | 10051 |
xps_timer_0/Interrupt                                                                                                                                                                                                                   | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                           | 1     |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4                                                                                                                                                                                    | BUFG                                                                                                                          | 195   |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                      | BUFG                                                                                                                          | 204   |
mdm_0/bscan_update1                                                                                                                                                                                                                     | BUFG                                                                                                                          | 35    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                                                                               | BUFGP                                                                                                                         | 95    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                    | BUFG                                                                                                                          | 316   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                    | BUFG                                                                                                                          | 926   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                          | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_plb/SPLB_Rst<8>(mb_plb/mb_plb/GEN_SPLB_RST[8].I_SPLB_RST:Q)                                                                                                                                                                      | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/Done)                                                                                               | 89    |
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                             | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)| 79    |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                             | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                         | 64    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                               | 23    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                          | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                   | 17    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                           | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                            | 12    |
SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                          | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                              | 6     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                   | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                                                          | 4     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                    | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_0)                                                                                                       | 2     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute)                                                                                                                    | 1     |
mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                          | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I)                                                                                                                      | 1     |
mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO(mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                      | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                                         | 1     |
mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO(mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                      | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                                         | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk:Q)                                                                | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk)                                                                                              | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD:Q)                                                                      | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_TClk)                                                                                                     | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd:Q)                                                                    | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_TClk)                                                                                                    | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step:Q)                                                                | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_Step_TClk)                                                                                                    | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or00001:O)                                                                                                                                   | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                                                                                      | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.393ns (Maximum Frequency: 156.421MHz)
   Minimum input arrival time before clock: 3.265ns
   Maximum output required time after clock: 6.643ns
   Maximum combinational path delay: 1.397ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 6.393ns (frequency: 156.421MHz)
  Total number of paths / destination ports: 805121 / 24966
-------------------------------------------------------------------------
Delay:               6.393ns (Levels of Logic = 5)
  Source:            DDR2_SDRAM/DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_STATE_I/CS_FSM_FFd2 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_STATE_I/CS_FSM_FFd2 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.471   1.173  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_STATE_I/CS_FSM_FFd2 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_STATE_I/CS_FSM_FFd2)
     LUT6:I0->O            4   0.094   0.352  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_PORT_CNTRL_I/Read_Port_Request_and00001 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_Read_Port_Request)
     MUXF7:S->O            6   0.329   1.096  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/Timeout_Detect_and0000 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/Timeout_Detect)
     LUT6:I0->O            3   0.094   0.800  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rd_rst_i1 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rd_rst_i)
     LUT6:I2->O            4   0.094   0.805  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/PI_RdFIFO_Flush1 (DDR2_SDRAM/NPI_RdFIFO_Flush<1>)
     LUT4:I0->O           16   0.094   0.418  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_or00001 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_or0000)
     FDRE:R                    0.573          DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_0
    ----------------------------------------
    Total                      6.393ns (1.749ns logic, 4.644ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4'
  Clock period: 3.660ns (frequency: 273.224MHz)
  Total number of paths / destination ports: 1019 / 430
-------------------------------------------------------------------------
Delay:               3.660ns (Levels of Logic = 3)
  Source:            plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0 (FF)
  Destination:       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising

  Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   0.984  plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0 (plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr<0>)
     LUT5:I0->O            1   0.094   0.480  plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_cmp_eq0000_SW0 (N116)
     LUT6:I5->O            2   0.094   0.485  plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_cmp_eq0000 (plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_cmp_eq0000)
     LUT4:I3->O           10   0.094   0.385  plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001 (plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000)
     FDRE:R                    0.573          plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9
    ----------------------------------------
    Total                      3.660ns (1.326ns logic, 2.334ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 302 / 250
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (PLB_Interconnect.JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  PLB_Interconnect.JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv)
     FDR:R                     0.573          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 5.758ns (frequency: 173.671MHz)
  Total number of paths / destination ports: 209 / 40
-------------------------------------------------------------------------
Delay:               2.879ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_TClk (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.467   0.625  PLB_Interconnect.JTAG_CONTROL_I/FDC_I (PLB_Interconnect.JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.094   1.006  PLB_Interconnect.JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT5:I0->O            9   0.094   0.380  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En_cmp_eq00001 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_TClk
    ----------------------------------------
    Total                      2.879ns (0.868ns logic, 2.011ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.224ns (frequency: 449.640MHz)
  Total number of paths / destination ports: 227 / 70
-------------------------------------------------------------------------
Delay:               2.224ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   1.080  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4)
     LUT6:I0->O            2   0.094   0.485  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3)
     LUT3:I2->O            1   0.094   0.000  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb1 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb)
     FDP:D                    -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG
    ----------------------------------------
    Total                      2.224ns (0.659ns logic, 1.565ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 5.111ns (frequency: 195.638MHz)
  Total number of paths / destination ports: 10393 / 1254
-------------------------------------------------------------------------
Delay:               5.111ns (Levels of Logic = 5)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_4 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_4 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   1.074  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_4 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r<4>)
     LUT6:I0->O            1   0.094   0.576  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or85 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or85)
     LUT6:I4->O            1   0.094   0.480  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190_SW0 (N1150)
     LUT6:I5->O            9   0.094   0.524  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or)
     LUT4:I3->O           33   0.094   0.607  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait)
     LUT4:I3->O            1   0.094   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req_or00001 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req_or0000)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req
    ----------------------------------------
    Total                      5.111ns (1.514ns logic, 3.597ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 744 / 474
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 4)
  Source:            xps_iic_2_Sda (PAD)
  Destination:       xps_iic_2/xps_iic_2/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: xps_iic_2_Sda to xps_iic_2/xps_iic_2/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          12   0.818   0.636  iobuf_76 (xps_iic_2_Sda_I)
     begin scope: 'xps_iic_2'
     LUT2:I0->O            2   0.094   1.074  xps_iic_2/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not00011 (xps_iic_2/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not0001)
     LUT6:I0->O            1   0.094   0.336  xps_iic_2/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001 (xps_iic_2/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001)
     FDSE:CE                   0.213          xps_iic_2/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
    ----------------------------------------
    Total                      3.265ns (1.219ns logic, 2.046ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.733ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'proc_sys_reset_0'
     INV:I->O              1   0.238   0.336  proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0 (proc_sys_reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.018          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.733ns (1.056ns logic, 0.677ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 129 / 96
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  PLB_Interconnect.JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv)
     FDR:R                     0.573          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              1.670ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0 (FF)
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT5:I0->O            4   0.094   0.352  MDM_SEL1 (MDM_SEL)
     FDCE:CE                   0.213          PORT_Selector_1_0
    ----------------------------------------
    Total                      1.670ns (1.318ns logic, 0.352ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> (PAD)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  iobuf_75 (fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_I<0>)
     begin scope: 'SysACE_CompactFlash'
     FDCE:D                   -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 330 / 225
-------------------------------------------------------------------------
Offset:              4.364ns (Levels of Logic = 3)
  Source:            xps_iic_1/xps_iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg (FF)
  Destination:       xps_iic_1_Sda (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: xps_iic_1/xps_iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg to xps_iic_1_Sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.471   1.011  xps_iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg (xps_iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg)
     LUT5:I0->O            1   0.094   0.336  xps_iic_1/X_IIC/IIC_CONTROL_I/Sda_T1 (Sda_T)
     end scope: 'xps_iic_1'
     IOBUF:T->IO               2.452          iobuf_77 (xps_iic_1_Sda)
    ----------------------------------------
    Total                      4.364ns (3.017ns logic, 1.347ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.838ns (Levels of Logic = 4)
  Source:            proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0 (FF)
  Destination:       vga_reset_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising

  Data Path: proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0 to vga_reset_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   0.341  proc_sys_reset_0/Peripheral_Reset_0 (Peripheral_Reset<0>)
     end scope: 'proc_sys_reset_0'
     begin scope: 'util_vector_logic_0'
     INV:I->O              1   0.238   0.336  util_vector_logic_0/Res_0_not00001_INV_0 (Res<0>)
     end scope: 'util_vector_logic_0'
     OBUF:I->O                 2.452          vga_reset_pin_OBUF (vga_reset_pin)
    ----------------------------------------
    Total                      3.838ns (3.161ns logic, 0.677ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'SysACE_CompactFlash'
     OBUF:I->O                 2.452          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 119 / 1
-------------------------------------------------------------------------
Offset:              6.643ns (Levels of Logic = 7)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.889   0.973  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<6>)
     LUT6:I1->O            1   0.094   0.973  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO42 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO42)
     LUT6:I1->O            1   0.094   0.480  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO231 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO231)
     LUT6:I5->O            1   0.094   1.069  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO387 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.789  TDO_i79 (TDO_i79)
     LUT6:I2->O            0   0.094   0.000  TDO_i225 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.643ns (2.359ns logic, 4.284ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 38 / 1
-------------------------------------------------------------------------
Offset:              5.311ns (Levels of Logic = 9)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.467   0.625  PLB_Interconnect.JTAG_CONTROL_I/FDC_I (PLB_Interconnect.JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.094   1.102  PLB_Interconnect.JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT6:I0->O            1   0.094   0.789  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO264 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO264)
     LUT6:I2->O            1   0.094   1.069  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO387 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.789  TDO_i79 (TDO_i79)
     LUT6:I2->O            0   0.094   0.000  TDO_i225 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      5.311ns (0.937ns logic, 4.374ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 203 / 203
-------------------------------------------------------------------------
Delay:               1.397ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.238   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.397ns (1.056ns logic, 0.341ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 47.00 secs
Total CPU time to Xst completion: 47.47 secs
 
--> 

Total memory usage is 506316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1121 (   0 filtered)
Number of infos    :   53 (   0 filtered)

