Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     M-2016.12-SP2
Date:        Tue Nov 19 22:15:42 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    391
    Multiply driven inputs (LINT-6)                               343
    Unconnected ports (LINT-28)                                    48

Cells                                                             274
    Cells do not drive (LINT-1)                                   226
    Connected to power or ground (LINT-32)                         48
--------------------------------------------------------------------------------

Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7363' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7366' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7368' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7374' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7427' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7435' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7437' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7444' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7489' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7496' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7525' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7531' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7542' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7559' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7576' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7583' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7590' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7592' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7593' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7932' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7933' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U7934' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8113' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8114' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8206' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8229' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8230' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8356' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8524' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8525' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8722' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U8794' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9054' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9055' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9095' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9097' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9098' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9102' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9105' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9107' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9124' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9133' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9135' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9138' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9139' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9142' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9154' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9160' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9165' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9169' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9172' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9174' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9180' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9182' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9186' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9191' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9195' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9201' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9204' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9206' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9212' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9225' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9227' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9234' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9236' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9237' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9238' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9240' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9244' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9245' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9246' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9249' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9253' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9254' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9256' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9270' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9271' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9329' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9331' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9336' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9338' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9343' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9348' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9349' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9352' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9360' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9361' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9363' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9371' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9374' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9376' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9377' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9378' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9381' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9383' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9384' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9386' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9387' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9389' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9391' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9393' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9394' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9398' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9400' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9401' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9404' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9405' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9406' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9407' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9418' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9421' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9424' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9425' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9426' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9428' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9431' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9432' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9435' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9436' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9439' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9440' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9441' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9443' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9446' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9447' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9448' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9451' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9452' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9455' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9458' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9459' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9464' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9465' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9466' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9467' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9468' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9469' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9472' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9478' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9479' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9481' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9482' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9483' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9486' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9487' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9491' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9492' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9493' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9494' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9496' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9497' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9498' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9502' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9503' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9504' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9505' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9510' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9516' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9518' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9520' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9521' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9523' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9524' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9525' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9526' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9527' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9528' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9529' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9530' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9533' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9534' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9536' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9537' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9539' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9542' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9543' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9545' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9546' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9549' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9550' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9551' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9552' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9553' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9554' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9557' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9564' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9567' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9570' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9576' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9577' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9590' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9592' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9594' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9602' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9604' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9613' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9621' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9624' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9637' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9638' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9642' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9645' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9647' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9651' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9656' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9660' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9665' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9673' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9676' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9682' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9684' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9695' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9698' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9701' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9713' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9715' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9737' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9738' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9741' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9742' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9743' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9769' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9779' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9780' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9803' does not drive any nets. (LINT-1)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', cell 'U9805' does not drive any nets. (LINT-1)
Warning: In design 'rast', input port 'tri_R10S[2][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'validTri_R10H' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH7', port 'tri_R16S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][0]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][0]' is connected to logic 0. 
1
