Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 13 01:02:03 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_controller_control_sets_placed.rpt
| Design       : UART_controller
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      5 |            2 |
|      8 |            1 |
|     10 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |              92 |           27 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |                        Enable Signal                       |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                            | reset_debouncer/reset_debounced       |                2 |              2 |
|  clk_IBUF_BUFG |                                                            | reset_IBUF                            |                1 |              2 |
|  clk_IBUF_BUFG | reset_debouncer/E[0]                                       | reset_debouncer/Reset_UART            |                1 |              4 |
|  clk_IBUF_BUFG |                                                            | reset_debouncer/counter[4]_i_1_n_0    |                1 |              5 |
|  clk_IBUF_BUFG |                                                            | write_debouncer/counter[4]_i_1__0_n_0 |                1 |              5 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[0]                                 | reset_IBUF                            |                2 |              8 |
|  clk_IBUF_BUFG |                                                            |                                       |                4 |             10 |
|  clk_IBUF_BUFG | uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE | reset_debouncer/Reset_UART            |                2 |             10 |
|  clk_IBUF_BUFG | uart_receiver_inst/baud_controller_r_inst/E[0]             | reset_debouncer/Reset_UART            |                4 |             16 |
|  clk_IBUF_BUFG |                                                            | reset_debouncer/Reset_UART            |               24 |             88 |
+----------------+------------------------------------------------------------+---------------------------------------+------------------+----------------+


