{"top":"global.fft8_unroll8_split",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},
        "modules":[
          [{"inc":["Int",1], "max":["Int",65535], "min":["Int",0], "width":["Int",16]},{
            "type":["Record",[
              ["en","BitIn"],
              ["reset","BitIn"],
              ["out",["Array",16,"Bit"]],
              ["overflow","Bit"]
            ]],
            "instances":{
              "add$binop":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
                "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
              },
              "and$c0":{
                "modref":"corebit.const",
                "modargs":{"value":["Bool",false]}
              },
              "and$lut$lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
              },
              "count$c0":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0000"]}
              },
              "count$clrMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "count$enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "count$reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
              },
              "inc":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0001"]}
              },
              "max":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'hffff"]}
              },
              "resetOr$c0":{
                "modref":"corebit.const",
                "modargs":{"value":["Bool",false]}
              },
              "resetOr$lut$lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
              },
              "ult$compop":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              }
            },
            "connections":[
              ["count$reg0.out","add$binop.data.in.0"],
              ["inc.out","add$binop.data.in.1"],
              ["count$enMux$mux.data.in.0","add$binop.data.out"],
              ["ult$compop.data.in.1","add$binop.data.out"],
              ["and$lut$lut.bit.in.2","and$c0.out"],
              ["ult$compop.bit.out","and$lut$lut.bit.in.0"],
              ["self.en","and$lut$lut.bit.in.1"],
              ["resetOr$lut$lut.bit.in.0","and$lut$lut.bit.out"],
              ["self.overflow","and$lut$lut.bit.out"],
              ["count$clrMux$mux.data.in.0","count$c0.out"],
              ["resetOr$lut$lut.bit.out","count$clrMux$mux.bit.in.0"],
              ["count$enMux$mux.data.out","count$clrMux$mux.data.in.1"],
              ["count$reg0.in","count$clrMux$mux.data.out"],
              ["self.en","count$enMux$mux.bit.in.0"],
              ["count$reg0.out","count$enMux$mux.data.in.1"],
              ["self.out","count$reg0.out"],
              ["ult$compop.data.in.0","max.out"],
              ["resetOr$lut$lut.bit.in.2","resetOr$c0.out"],
              ["self.reset","resetOr$lut$lut.bit.in.1"]
            ]
          }]
        ]
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
            "type":["Record",[
              ["in",["Array",3,"BitIn"]],
              ["out","Bit"]
            ]],
            "modparams":{"init":["BitVector",8]},
            "instances":{
              "lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
              }
            },
            "connections":[
              ["self.in","lut.bit.in"],
              ["self.out","lut.bit.out"]
            ]
          }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"sparse",[
        [{"inc":["Int",1], "max":["Int",65535], "min":["Int",0], "width":["Int",16]},["Record",[["en","BitIn"],["reset","BitIn"],["out",["Array",16,"Bit"]],["overflow","Bit"]]]]
      ]],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U126":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U134$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U135$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U136$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "coeff_2_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h006a"]}
          },
          "mul_d0__U128$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U130$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U132$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U128$binop.data.out","add_all__U134$binop.data.in.0"],
          ["mul_d1__U130$binop.data.out","add_all__U134$binop.data.in.1"],
          ["add_all__U135$binop.data.in.0","add_all__U134$binop.data.out"],
          ["mul_d2__U132$binop.data.out","add_all__U135$binop.data.in.1"],
          ["add_all__U136$binop.data.in.0","add_all__U135$binop.data.out"],
          ["const_term_U133.out","add_all__U136$binop.data.in.1"],
          ["self.out","add_all__U136$binop.data.out"],
          ["mul_d0__U128$binop.data.in.0","coeff_0_U127.out"],
          ["mul_d1__U130$binop.data.in.0","coeff_1_U129.out"],
          ["mul_d2__U132$binop.data.in.0","coeff_2_U131.out"],
          ["self.d.0","mul_d0__U128$binop.data.in.1"],
          ["self.d.1","mul_d1__U130$binop.data.in.1"],
          ["self.d.2","mul_d2__U132$binop.data.in.1"]
        ]
      },
      "aff__U149":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U157$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U158$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U159$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005d"]}
          },
          "mul_d0__U151$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U153$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U155$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U151$binop.data.out","add_all__U157$binop.data.in.0"],
          ["mul_d1__U153$binop.data.out","add_all__U157$binop.data.in.1"],
          ["add_all__U158$binop.data.in.0","add_all__U157$binop.data.out"],
          ["mul_d2__U155$binop.data.out","add_all__U158$binop.data.in.1"],
          ["add_all__U159$binop.data.in.0","add_all__U158$binop.data.out"],
          ["const_term_U156.out","add_all__U159$binop.data.in.1"],
          ["self.out","add_all__U159$binop.data.out"],
          ["mul_d0__U151$binop.data.in.0","coeff_0_U150.out"],
          ["mul_d1__U153$binop.data.in.0","coeff_1_U152.out"],
          ["mul_d2__U155$binop.data.in.0","coeff_2_U154.out"],
          ["self.d.0","mul_d0__U151$binop.data.in.1"],
          ["self.d.1","mul_d1__U153$binop.data.in.1"],
          ["self.d.2","mul_d2__U155$binop.data.in.1"]
        ]
      },
      "aff__U172":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U180$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U181$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U182$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005c"]}
          },
          "mul_d0__U174$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U176$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U178$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U174$binop.data.out","add_all__U180$binop.data.in.0"],
          ["mul_d1__U176$binop.data.out","add_all__U180$binop.data.in.1"],
          ["add_all__U181$binop.data.in.0","add_all__U180$binop.data.out"],
          ["mul_d2__U178$binop.data.out","add_all__U181$binop.data.in.1"],
          ["add_all__U182$binop.data.in.0","add_all__U181$binop.data.out"],
          ["const_term_U179.out","add_all__U182$binop.data.in.1"],
          ["self.out","add_all__U182$binop.data.out"],
          ["mul_d0__U174$binop.data.in.0","coeff_0_U173.out"],
          ["mul_d1__U176$binop.data.in.0","coeff_1_U175.out"],
          ["mul_d2__U178$binop.data.in.0","coeff_2_U177.out"],
          ["self.d.0","mul_d0__U174$binop.data.in.1"],
          ["self.d.1","mul_d1__U176$binop.data.in.1"],
          ["self.d.2","mul_d2__U178$binop.data.in.1"]
        ]
      },
      "aff__U195":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U203$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U204$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U205$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004f"]}
          },
          "mul_d0__U197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U199$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U201$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U197$binop.data.out","add_all__U203$binop.data.in.0"],
          ["mul_d1__U199$binop.data.out","add_all__U203$binop.data.in.1"],
          ["add_all__U204$binop.data.in.0","add_all__U203$binop.data.out"],
          ["mul_d2__U201$binop.data.out","add_all__U204$binop.data.in.1"],
          ["add_all__U205$binop.data.in.0","add_all__U204$binop.data.out"],
          ["const_term_U202.out","add_all__U205$binop.data.in.1"],
          ["self.out","add_all__U205$binop.data.out"],
          ["mul_d0__U197$binop.data.in.0","coeff_0_U196.out"],
          ["mul_d1__U199$binop.data.in.0","coeff_1_U198.out"],
          ["mul_d2__U201$binop.data.in.0","coeff_2_U200.out"],
          ["self.d.0","mul_d0__U197$binop.data.in.1"],
          ["self.d.1","mul_d1__U199$binop.data.in.1"],
          ["self.d.2","mul_d2__U201$binop.data.in.1"]
        ]
      },
      "aff__U218":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U226$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U227$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U228$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004e"]}
          },
          "mul_d0__U220$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U222$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U224$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U220$binop.data.out","add_all__U226$binop.data.in.0"],
          ["mul_d1__U222$binop.data.out","add_all__U226$binop.data.in.1"],
          ["add_all__U227$binop.data.in.0","add_all__U226$binop.data.out"],
          ["mul_d2__U224$binop.data.out","add_all__U227$binop.data.in.1"],
          ["add_all__U228$binop.data.in.0","add_all__U227$binop.data.out"],
          ["const_term_U225.out","add_all__U228$binop.data.in.1"],
          ["self.out","add_all__U228$binop.data.out"],
          ["mul_d0__U220$binop.data.in.0","coeff_0_U219.out"],
          ["mul_d1__U222$binop.data.in.0","coeff_1_U221.out"],
          ["mul_d2__U224$binop.data.in.0","coeff_2_U223.out"],
          ["self.d.0","mul_d0__U220$binop.data.in.1"],
          ["self.d.1","mul_d1__U222$binop.data.in.1"],
          ["self.d.2","mul_d2__U224$binop.data.in.1"]
        ]
      },
      "aff__U241":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U249$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U250$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U251$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "mul_d0__U243$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U245$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U247$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U243$binop.data.out","add_all__U249$binop.data.in.0"],
          ["mul_d1__U245$binop.data.out","add_all__U249$binop.data.in.1"],
          ["add_all__U250$binop.data.in.0","add_all__U249$binop.data.out"],
          ["mul_d2__U247$binop.data.out","add_all__U250$binop.data.in.1"],
          ["add_all__U251$binop.data.in.0","add_all__U250$binop.data.out"],
          ["const_term_U248.out","add_all__U251$binop.data.in.1"],
          ["self.out","add_all__U251$binop.data.out"],
          ["mul_d0__U243$binop.data.in.0","coeff_0_U242.out"],
          ["mul_d1__U245$binop.data.in.0","coeff_1_U244.out"],
          ["mul_d2__U247$binop.data.in.0","coeff_2_U246.out"],
          ["self.d.0","mul_d0__U243$binop.data.in.1"],
          ["self.d.1","mul_d1__U245$binop.data.in.1"],
          ["self.d.2","mul_d2__U247$binop.data.in.1"]
        ]
      },
      "aff__U264":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U273$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U266$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U268$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U266$binop.data.out","add_all__U272$binop.data.in.0"],
          ["mul_d1__U268$binop.data.out","add_all__U272$binop.data.in.1"],
          ["add_all__U273$binop.data.in.0","add_all__U272$binop.data.out"],
          ["mul_d2__U270$binop.data.out","add_all__U273$binop.data.in.1"],
          ["add_all__U274$binop.data.in.0","add_all__U273$binop.data.out"],
          ["const_term_U271.out","add_all__U274$binop.data.in.1"],
          ["self.out","add_all__U274$binop.data.out"],
          ["mul_d0__U266$binop.data.in.0","coeff_0_U265.out"],
          ["mul_d1__U268$binop.data.in.0","coeff_1_U267.out"],
          ["mul_d2__U270$binop.data.in.0","coeff_2_U269.out"],
          ["self.d.0","mul_d0__U266$binop.data.in.1"],
          ["self.d.1","mul_d1__U268$binop.data.in.1"],
          ["self.d.2","mul_d2__U270$binop.data.in.1"]
        ]
      },
      "affine_controller__U125":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U134$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U135$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U136$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "affine_func$coeff_2_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h006a"]}
          },
          "affine_func$mul_d0__U128$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U130$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U132$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U139$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U139$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U140$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U140$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U141$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U141$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U137.out"],
          ["d_1_inc$binop.data.in.1","_U1371.out"],
          ["d_2_inc$binop.data.in.1","_U1372.out"],
          ["cmp_time$compop.data.in.1","_U138.out"],
          ["affine_func$mul_d0__U128$binop.data.out","affine_func$add_all__U134$binop.data.in.0"],
          ["affine_func$mul_d1__U130$binop.data.out","affine_func$add_all__U134$binop.data.in.1"],
          ["affine_func$add_all__U135$binop.data.in.0","affine_func$add_all__U134$binop.data.out"],
          ["affine_func$mul_d2__U132$binop.data.out","affine_func$add_all__U135$binop.data.in.1"],
          ["affine_func$add_all__U136$binop.data.in.0","affine_func$add_all__U135$binop.data.out"],
          ["affine_func$const_term_U133.out","affine_func$add_all__U136$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U136$binop.data.out"],
          ["affine_func$mul_d0__U128$binop.data.in.0","affine_func$coeff_0_U127.out"],
          ["affine_func$mul_d1__U130$binop.data.in.0","affine_func$coeff_1_U129.out"],
          ["affine_func$mul_d2__U132$binop.data.in.0","affine_func$coeff_2_U131.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U128$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U130$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U132$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U139$lut$lut.bit.in.2","d_0_am__U139$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U139$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U139$lut$lut.bit.in.1"],
          ["d_0_am__U140$lut$lut.bit.in.0","d_0_am__U139$lut$lut.bit.out"],
          ["d_0_am__U140$lut$lut.bit.in.2","d_0_am__U140$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U140$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U140$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U141$lut$lut.bit.in.2","d_1_am__U141$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U141$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U141$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U141$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U148":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U157$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U158$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U159$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005d"]}
          },
          "affine_func$mul_d0__U151$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U153$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U155$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U162$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U162$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U163$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U163$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U164$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U164$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U160.out"],
          ["d_1_inc$binop.data.in.1","_U1601.out"],
          ["d_2_inc$binop.data.in.1","_U1602.out"],
          ["cmp_time$compop.data.in.1","_U161.out"],
          ["affine_func$mul_d0__U151$binop.data.out","affine_func$add_all__U157$binop.data.in.0"],
          ["affine_func$mul_d1__U153$binop.data.out","affine_func$add_all__U157$binop.data.in.1"],
          ["affine_func$add_all__U158$binop.data.in.0","affine_func$add_all__U157$binop.data.out"],
          ["affine_func$mul_d2__U155$binop.data.out","affine_func$add_all__U158$binop.data.in.1"],
          ["affine_func$add_all__U159$binop.data.in.0","affine_func$add_all__U158$binop.data.out"],
          ["affine_func$const_term_U156.out","affine_func$add_all__U159$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U159$binop.data.out"],
          ["affine_func$mul_d0__U151$binop.data.in.0","affine_func$coeff_0_U150.out"],
          ["affine_func$mul_d1__U153$binop.data.in.0","affine_func$coeff_1_U152.out"],
          ["affine_func$mul_d2__U155$binop.data.in.0","affine_func$coeff_2_U154.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U151$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U153$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U155$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U162$lut$lut.bit.in.2","d_0_am__U162$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U162$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U162$lut$lut.bit.in.1"],
          ["d_0_am__U163$lut$lut.bit.in.0","d_0_am__U162$lut$lut.bit.out"],
          ["d_0_am__U163$lut$lut.bit.in.2","d_0_am__U163$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U163$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U163$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U164$lut$lut.bit.in.2","d_1_am__U164$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U164$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U164$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U164$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U171":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1831":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U180$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U181$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U182$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005c"]}
          },
          "affine_func$mul_d0__U174$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U176$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U178$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U185$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U185$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U186$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U186$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U187$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U187$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U183.out"],
          ["d_1_inc$binop.data.in.1","_U1831.out"],
          ["d_2_inc$binop.data.in.1","_U1832.out"],
          ["cmp_time$compop.data.in.1","_U184.out"],
          ["affine_func$mul_d0__U174$binop.data.out","affine_func$add_all__U180$binop.data.in.0"],
          ["affine_func$mul_d1__U176$binop.data.out","affine_func$add_all__U180$binop.data.in.1"],
          ["affine_func$add_all__U181$binop.data.in.0","affine_func$add_all__U180$binop.data.out"],
          ["affine_func$mul_d2__U178$binop.data.out","affine_func$add_all__U181$binop.data.in.1"],
          ["affine_func$add_all__U182$binop.data.in.0","affine_func$add_all__U181$binop.data.out"],
          ["affine_func$const_term_U179.out","affine_func$add_all__U182$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U182$binop.data.out"],
          ["affine_func$mul_d0__U174$binop.data.in.0","affine_func$coeff_0_U173.out"],
          ["affine_func$mul_d1__U176$binop.data.in.0","affine_func$coeff_1_U175.out"],
          ["affine_func$mul_d2__U178$binop.data.in.0","affine_func$coeff_2_U177.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U174$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U176$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U178$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U185$lut$lut.bit.in.2","d_0_am__U185$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U185$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U185$lut$lut.bit.in.1"],
          ["d_0_am__U186$lut$lut.bit.in.0","d_0_am__U185$lut$lut.bit.out"],
          ["d_0_am__U186$lut$lut.bit.in.2","d_0_am__U186$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U186$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U186$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U187$lut$lut.bit.in.2","d_1_am__U187$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U187$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U187$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U187$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U194":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2062":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U203$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U204$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U205$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004f"]}
          },
          "affine_func$mul_d0__U197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U199$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U201$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U208$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U208$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U209$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U209$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U210$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U210$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U206.out"],
          ["d_1_inc$binop.data.in.1","_U2061.out"],
          ["d_2_inc$binop.data.in.1","_U2062.out"],
          ["cmp_time$compop.data.in.1","_U207.out"],
          ["affine_func$mul_d0__U197$binop.data.out","affine_func$add_all__U203$binop.data.in.0"],
          ["affine_func$mul_d1__U199$binop.data.out","affine_func$add_all__U203$binop.data.in.1"],
          ["affine_func$add_all__U204$binop.data.in.0","affine_func$add_all__U203$binop.data.out"],
          ["affine_func$mul_d2__U201$binop.data.out","affine_func$add_all__U204$binop.data.in.1"],
          ["affine_func$add_all__U205$binop.data.in.0","affine_func$add_all__U204$binop.data.out"],
          ["affine_func$const_term_U202.out","affine_func$add_all__U205$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U205$binop.data.out"],
          ["affine_func$mul_d0__U197$binop.data.in.0","affine_func$coeff_0_U196.out"],
          ["affine_func$mul_d1__U199$binop.data.in.0","affine_func$coeff_1_U198.out"],
          ["affine_func$mul_d2__U201$binop.data.in.0","affine_func$coeff_2_U200.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U197$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U199$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U201$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U208$lut$lut.bit.in.2","d_0_am__U208$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U208$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U208$lut$lut.bit.in.1"],
          ["d_0_am__U209$lut$lut.bit.in.0","d_0_am__U208$lut$lut.bit.out"],
          ["d_0_am__U209$lut$lut.bit.in.2","d_0_am__U209$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U209$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U209$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U210$lut$lut.bit.in.2","d_1_am__U210$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U210$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U210$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U210$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U217":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U226$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U227$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U228$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004e"]}
          },
          "affine_func$mul_d0__U220$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U222$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U224$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U231$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U231$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U232$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U232$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U233$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U233$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U229.out"],
          ["d_1_inc$binop.data.in.1","_U2291.out"],
          ["d_2_inc$binop.data.in.1","_U2292.out"],
          ["cmp_time$compop.data.in.1","_U230.out"],
          ["affine_func$mul_d0__U220$binop.data.out","affine_func$add_all__U226$binop.data.in.0"],
          ["affine_func$mul_d1__U222$binop.data.out","affine_func$add_all__U226$binop.data.in.1"],
          ["affine_func$add_all__U227$binop.data.in.0","affine_func$add_all__U226$binop.data.out"],
          ["affine_func$mul_d2__U224$binop.data.out","affine_func$add_all__U227$binop.data.in.1"],
          ["affine_func$add_all__U228$binop.data.in.0","affine_func$add_all__U227$binop.data.out"],
          ["affine_func$const_term_U225.out","affine_func$add_all__U228$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U228$binop.data.out"],
          ["affine_func$mul_d0__U220$binop.data.in.0","affine_func$coeff_0_U219.out"],
          ["affine_func$mul_d1__U222$binop.data.in.0","affine_func$coeff_1_U221.out"],
          ["affine_func$mul_d2__U224$binop.data.in.0","affine_func$coeff_2_U223.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U220$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U222$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U224$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U231$lut$lut.bit.in.2","d_0_am__U231$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U231$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U231$lut$lut.bit.in.1"],
          ["d_0_am__U232$lut$lut.bit.in.0","d_0_am__U231$lut$lut.bit.out"],
          ["d_0_am__U232$lut$lut.bit.in.2","d_0_am__U232$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U232$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U232$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U233$lut$lut.bit.in.2","d_1_am__U233$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U233$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U233$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U233$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U240":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U249$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U250$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U251$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "affine_func$mul_d0__U243$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U245$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U247$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U254$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U254$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U255$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U255$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U256$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U256$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U252.out"],
          ["d_1_inc$binop.data.in.1","_U2521.out"],
          ["d_2_inc$binop.data.in.1","_U2522.out"],
          ["cmp_time$compop.data.in.1","_U253.out"],
          ["affine_func$mul_d0__U243$binop.data.out","affine_func$add_all__U249$binop.data.in.0"],
          ["affine_func$mul_d1__U245$binop.data.out","affine_func$add_all__U249$binop.data.in.1"],
          ["affine_func$add_all__U250$binop.data.in.0","affine_func$add_all__U249$binop.data.out"],
          ["affine_func$mul_d2__U247$binop.data.out","affine_func$add_all__U250$binop.data.in.1"],
          ["affine_func$add_all__U251$binop.data.in.0","affine_func$add_all__U250$binop.data.out"],
          ["affine_func$const_term_U248.out","affine_func$add_all__U251$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U251$binop.data.out"],
          ["affine_func$mul_d0__U243$binop.data.in.0","affine_func$coeff_0_U242.out"],
          ["affine_func$mul_d1__U245$binop.data.in.0","affine_func$coeff_1_U244.out"],
          ["affine_func$mul_d2__U247$binop.data.in.0","affine_func$coeff_2_U246.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U243$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U245$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U247$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U254$lut$lut.bit.in.2","d_0_am__U254$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U254$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U254$lut$lut.bit.in.1"],
          ["d_0_am__U255$lut$lut.bit.in.0","d_0_am__U254$lut$lut.bit.out"],
          ["d_0_am__U255$lut$lut.bit.in.2","d_0_am__U255$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U255$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U255$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U256$lut$lut.bit.in.2","d_1_am__U256$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U256$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U256$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U256$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U263":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U273$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$mul_d0__U266$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U268$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U277$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U277$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U278$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U278$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U279$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U279$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U275.out"],
          ["d_1_inc$binop.data.in.1","_U2751.out"],
          ["d_2_inc$binop.data.in.1","_U2752.out"],
          ["cmp_time$compop.data.in.1","_U276.out"],
          ["affine_func$mul_d0__U266$binop.data.out","affine_func$add_all__U272$binop.data.in.0"],
          ["affine_func$mul_d1__U268$binop.data.out","affine_func$add_all__U272$binop.data.in.1"],
          ["affine_func$add_all__U273$binop.data.in.0","affine_func$add_all__U272$binop.data.out"],
          ["affine_func$mul_d2__U270$binop.data.out","affine_func$add_all__U273$binop.data.in.1"],
          ["affine_func$add_all__U274$binop.data.in.0","affine_func$add_all__U273$binop.data.out"],
          ["affine_func$const_term_U271.out","affine_func$add_all__U274$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U274$binop.data.out"],
          ["affine_func$mul_d0__U266$binop.data.in.0","affine_func$coeff_0_U265.out"],
          ["affine_func$mul_d1__U268$binop.data.in.0","affine_func$coeff_1_U267.out"],
          ["affine_func$mul_d2__U270$binop.data.in.0","affine_func$coeff_2_U269.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U266$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U268$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U270$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U277$lut$lut.bit.in.2","d_0_am__U277$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U277$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U277$lut$lut.bit.in.1"],
          ["d_0_am__U278$lut$lut.bit.in.0","d_0_am__U277$lut$lut.bit.out"],
          ["d_0_am__U278$lut$lut.bit.in.2","d_0_am__U278$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U278$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U278$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U279$lut$lut.bit.in.2","d_1_am__U279$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U279$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U279$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U279$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "cu_op_hcompute_f3_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f3_0_stencil_op_hcompute_f3_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U15$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U16$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U17$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U18$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.0","add_all__U15$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.1","add_all__U15$binop.data.in.1"],
          ["add_all__U16$binop.data.in.0","add_all__U15$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.2","add_all__U16$binop.data.in.1"],
          ["add_all__U17$binop.data.in.0","add_all__U16$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.3","add_all__U17$binop.data.in.1"],
          ["add_all__U18$binop.data.in.0","add_all__U17$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.0","add_all__U18$binop.data.in.1"],
          ["add_all__U19$binop.data.in.0","add_all__U18$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.1","add_all__U19$binop.data.in.1"],
          ["add_all__U20$binop.data.in.0","add_all__U19$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.2","add_all__U20$binop.data.in.1"],
          ["add_all__U21$binop.data.in.0","add_all__U20$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.3","add_all__U21$binop.data.in.1"],
          ["self.f3_0_stencil_op_hcompute_f3_0_stencil_write.0","add_all__U21$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f3_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f3_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U42$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.0","add_all__U36$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.1","add_all__U36$binop.data.in.1"],
          ["add_all__U37$binop.data.in.0","add_all__U36$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.2","add_all__U37$binop.data.in.1"],
          ["add_all__U38$binop.data.in.0","add_all__U37$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.3","add_all__U38$binop.data.in.1"],
          ["add_all__U39$binop.data.in.0","add_all__U38$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.0","add_all__U39$binop.data.in.1"],
          ["add_all__U40$binop.data.in.0","add_all__U39$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.1","add_all__U40$binop.data.in.1"],
          ["add_all__U41$binop.data.in.0","add_all__U40$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.2","add_all__U41$binop.data.in.1"],
          ["add_all__U42$binop.data.in.0","add_all__U41$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.3","add_all__U42$binop.data.in.1"],
          ["self.f3_1_stencil_op_hcompute_f3_1_stencil_write.0","add_all__U42$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f4_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f3_0_stencil_op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f4_0_stencil_op_hcompute_f4_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U32$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U33$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U34$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U35$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f3_0_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U29$binop.data.in.0"],
          ["self.f3_0_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U29$binop.data.in.1"],
          ["add_all__U30$binop.data.in.0","add_all__U29$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U30$binop.data.in.1"],
          ["add_all__U31$binop.data.in.0","add_all__U30$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U31$binop.data.in.1"],
          ["add_all__U32$binop.data.in.0","add_all__U31$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U32$binop.data.in.1"],
          ["add_all__U33$binop.data.in.0","add_all__U32$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U33$binop.data.in.1"],
          ["add_all__U34$binop.data.in.0","add_all__U33$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.2","add_all__U34$binop.data.in.1"],
          ["add_all__U35$binop.data.in.0","add_all__U34$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.3","add_all__U35$binop.data.in.1"],
          ["self.f4_0_stencil_op_hcompute_f4_0_stencil_write.0","add_all__U35$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f4_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f3_0_stencil_op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f4_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f3_0_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U22$binop.data.in.0"],
          ["self.f3_0_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U22$binop.data.in.1"],
          ["add_all__U23$binop.data.in.0","add_all__U22$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U23$binop.data.in.1"],
          ["add_all__U24$binop.data.in.0","add_all__U23$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U24$binop.data.in.1"],
          ["add_all__U25$binop.data.in.0","add_all__U24$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U25$binop.data.in.1"],
          ["add_all__U26$binop.data.in.0","add_all__U25$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U26$binop.data.in.1"],
          ["add_all__U27$binop.data.in.0","add_all__U26$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.2","add_all__U27$binop.data.in.1"],
          ["add_all__U28$binop.data.in.0","add_all__U27$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.3","add_all__U28$binop.data.in.1"],
          ["self.f4_1_stencil_op_hcompute_f4_1_stencil_write.0","add_all__U28$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f5_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f4_0_stencil_op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f5_0_stencil_op_hcompute_f5_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U1$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f4_0_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U1$binop.data.in.0"],
          ["self.f4_0_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U1$binop.data.in.1"],
          ["add_all__U2$binop.data.in.0","add_all__U1$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U2$binop.data.in.1"],
          ["add_all__U3$binop.data.in.0","add_all__U2$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U3$binop.data.in.1"],
          ["add_all__U4$binop.data.in.0","add_all__U3$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U4$binop.data.in.1"],
          ["add_all__U5$binop.data.in.0","add_all__U4$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U5$binop.data.in.1"],
          ["add_all__U6$binop.data.in.0","add_all__U5$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.2","add_all__U6$binop.data.in.1"],
          ["add_all__U7$binop.data.in.0","add_all__U6$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.3","add_all__U7$binop.data.in.1"],
          ["self.f5_0_stencil_op_hcompute_f5_0_stencil_write.0","add_all__U7$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f5_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f4_0_stencil_op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f5_1_stencil_op_hcompute_f5_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U10$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U11$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U12$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U13$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U14$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U8$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U9$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["add_all__U9$binop.data.out","add_all__U10$binop.data.in.0"],
          ["self.f4_1_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U10$binop.data.in.1"],
          ["add_all__U11$binop.data.in.0","add_all__U10$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U11$binop.data.in.1"],
          ["add_all__U12$binop.data.in.0","add_all__U11$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U12$binop.data.in.1"],
          ["add_all__U13$binop.data.in.0","add_all__U12$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.2","add_all__U13$binop.data.in.1"],
          ["add_all__U14$binop.data.in.0","add_all__U13$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.3","add_all__U14$binop.data.in.1"],
          ["self.f5_1_stencil_op_hcompute_f5_1_stencil_write.0","add_all__U14$binop.data.out"],
          ["self.f4_0_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U8$binop.data.in.0"],
          ["self.f4_0_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U8$binop.data.in.1"],
          ["add_all__U9$binop.data.in.0","add_all__U8$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U9$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_s0_y_yi",["Array",16,"BitIn"]],
          ["f5_0_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["f5_1_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f5_0_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U0$binop.data.in.0"],
          ["self.f5_1_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U0$binop.data.in.1"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","add_all__U0$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_twi_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read.0","self.hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "f3_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f3_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "and_all__U47$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U47$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U48$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U48$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U46"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U44"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U45"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U43"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["and_all__U47$lut$lut.bit.in.2","and_all__U47$c0_lutcnst.bit.out"],
          ["self.op_hcompute_f3_0_stencil_write_extra_ctrl","and_all__U47$lut$lut.bit.in.0"],
          ["self.op_hcompute_f3_0_stencil_write_extra_ctrl","and_all__U47$lut$lut.bit.in.1"],
          ["self.op_hcompute_f4_0_stencil_read_extra_ctrl","and_all__U47$lut$lut.bit.out"],
          ["and_all__U48$lut$lut.bit.in.2","and_all__U48$c0_lutcnst.bit.out"],
          ["self.op_hcompute_f3_0_stencil_write_extra_ctrl","and_all__U48$lut$lut.bit.in.0"],
          ["self.op_hcompute_f3_0_stencil_write_extra_ctrl","and_all__U48$lut$lut.bit.in.1"],
          ["self.op_hcompute_f4_1_stencil_read_extra_ctrl","and_all__U48$lut$lut.bit.out"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.clk_en","ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.rst_n","ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.clk_en","ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.rst_n","ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.clk_en","ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.rst_n","ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.clk_en","ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.rst_n","ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f3_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f3_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "and_all__U53$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U53$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U54$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U54$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U52"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U50"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U51"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U49"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["and_all__U53$lut$lut.bit.in.2","and_all__U53$c0_lutcnst.bit.out"],
          ["self.op_hcompute_f3_1_stencil_write_extra_ctrl","and_all__U53$lut$lut.bit.in.0"],
          ["self.op_hcompute_f3_1_stencil_write_extra_ctrl","and_all__U53$lut$lut.bit.in.1"],
          ["self.op_hcompute_f4_0_stencil_read_extra_ctrl","and_all__U53$lut$lut.bit.out"],
          ["and_all__U54$lut$lut.bit.in.2","and_all__U54$c0_lutcnst.bit.out"],
          ["self.op_hcompute_f3_1_stencil_write_extra_ctrl","and_all__U54$lut$lut.bit.in.0"],
          ["self.op_hcompute_f3_1_stencil_write_extra_ctrl","and_all__U54$lut$lut.bit.in.1"],
          ["self.op_hcompute_f4_1_stencil_read_extra_ctrl","and_all__U54$lut$lut.bit.out"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.clk_en","ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.rst_n","ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.clk_en","ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.rst_n","ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.clk_en","ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.rst_n","ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.rst_n","ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.clk_en","ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f4_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f4_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f4_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "and_all__U59$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U59$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U60$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U60$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U58"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U56"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U57"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U55"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["and_all__U59$lut$lut.bit.in.2","and_all__U59$c0_lutcnst.bit.out"],
          ["self.op_hcompute_f4_0_stencil_write_extra_ctrl","and_all__U59$lut$lut.bit.in.0"],
          ["self.op_hcompute_f4_0_stencil_write_extra_ctrl","and_all__U59$lut$lut.bit.in.1"],
          ["self.op_hcompute_f5_0_stencil_read_extra_ctrl","and_all__U59$lut$lut.bit.out"],
          ["and_all__U60$lut$lut.bit.in.2","and_all__U60$c0_lutcnst.bit.out"],
          ["self.op_hcompute_f4_0_stencil_write_extra_ctrl","and_all__U60$lut$lut.bit.in.0"],
          ["self.op_hcompute_f4_0_stencil_write_extra_ctrl","and_all__U60$lut$lut.bit.in.1"],
          ["self.op_hcompute_f5_1_stencil_read_extra_ctrl","and_all__U60$lut$lut.bit.out"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.clk_en","ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.rst_n","ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.clk_en","ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.rst_n","ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.clk_en","ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.rst_n","ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.rst_n","ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.clk_en","ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f4_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f4_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f4_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "and_all__U65$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U65$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U66$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U66$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U64"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U62"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U63"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U61"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["and_all__U65$lut$lut.bit.in.2","and_all__U65$c0_lutcnst.bit.out"],
          ["self.op_hcompute_f4_1_stencil_write_extra_ctrl","and_all__U65$lut$lut.bit.in.0"],
          ["self.op_hcompute_f4_1_stencil_write_extra_ctrl","and_all__U65$lut$lut.bit.in.1"],
          ["self.op_hcompute_f5_0_stencil_read_extra_ctrl","and_all__U65$lut$lut.bit.out"],
          ["and_all__U66$lut$lut.bit.in.2","and_all__U66$c0_lutcnst.bit.out"],
          ["self.op_hcompute_f4_1_stencil_write_extra_ctrl","and_all__U66$lut$lut.bit.in.0"],
          ["self.op_hcompute_f4_1_stencil_write_extra_ctrl","and_all__U66$lut$lut.bit.in.1"],
          ["self.op_hcompute_f5_1_stencil_read_extra_ctrl","and_all__U66$lut$lut.bit.out"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.clk_en","ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.rst_n","ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.clk_en","ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.rst_n","ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.clk_en","ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.rst_n","ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.rst_n","ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.clk_en","ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f5_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f5_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f5_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U67"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.clk","self.clk"],
          ["ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.data_in_pond_0","self.op_hcompute_f5_0_stencil_write.0"],
          ["self.op_hcompute_hw_output_stencil_read_extra_ctrl","self.op_hcompute_f5_0_stencil_write_extra_ctrl"],
          ["ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.data_out_pond_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.flush","self.reset"],
          ["ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.clk_en","ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.rst_n","ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f5_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f5_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f5_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U68"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.clk","self.clk"],
          ["ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.data_in_pond_0","self.op_hcompute_f5_1_stencil_write.0"],
          ["self.op_hcompute_hw_output_stencil_read_extra_ctrl","self.op_hcompute_f5_1_stencil_write_extra_ctrl"],
          ["ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.data_out_pond_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.flush","self.reset"],
          ["ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.clk_en","ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_clk_en_const1_lutcnst.bit.out"],
          ["ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.rst_n","ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "fft8_unroll8_split":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_en","Bit"],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "f3_0_stencil$and_all__U47$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "f3_0_stencil$and_all__U47$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "f3_0_stencil$and_all__U48$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "f3_0_stencil$and_all__U48$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U46"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U44"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U45"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U43"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$and_all__U53$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "f3_1_stencil$and_all__U53$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "f3_1_stencil$and_all__U54$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "f3_1_stencil$and_all__U54$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U52"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U50"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U51"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U49"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$and_all__U59$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "f4_0_stencil$and_all__U59$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "f4_0_stencil$and_all__U60$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "f4_0_stencil$and_all__U60$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U58"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U56"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U57"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U55"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$and_all__U65$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "f4_1_stencil$and_all__U65$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "f4_1_stencil$and_all__U66$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "f4_1_stencil$and_all__U66$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U64"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U62"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U63"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U61"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U67"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          },
          "f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U68"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U77$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U77$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U78$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U78$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U79$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U79$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U80$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U80$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U81$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U81$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U82$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$and_all__U82$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U72"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U76"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U70"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U74"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U71"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U75"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U69"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U73"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U107$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U107$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U108$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U108$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U109$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U109$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U110$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U110$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U111$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U111$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U112$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U112$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U113$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U113$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U114$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U114$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U115$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U115$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U116$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U116$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U117$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U117$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U118$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U118$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U119$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U119$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U120$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U120$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U121$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U121$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U122$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U122$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U123$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U123$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U124$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_twi_global_wrapper_stencil$and_all__U124$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U87"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U98"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U84"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U96"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U97"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U85"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U95"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U83"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U102"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U88"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U100"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U90"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U101"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U89"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U99"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U86"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U94"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U106"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U92"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U104"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U105"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U93"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U103"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U91"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_f3_0_stencil$add_all__U15$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U16$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U17$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U18$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$_U275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$_U2751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$_U2752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$_U276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U273$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_0_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_1_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_2_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$const_term_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d0__U266$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d1__U268$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d2__U270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_am__U277$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_am__U277$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_am__U278$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_am__U278$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_am__U279$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_am__U279$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil$add_all__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U42$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$_U2521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$_U2522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U249$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U250$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U251$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_0_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_1_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_2_U246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$const_term_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d0__U243$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d1__U245$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d2__U247$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_am__U254$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_am__U254$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_am__U255$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_am__U255$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_am__U256$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_am__U256$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil$add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U32$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U33$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U34$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U35$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$_U2291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$_U2292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U226$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U227$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U228$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_0_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_1_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_2_U223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$const_term_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004e"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d0__U220$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d1__U222$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d2__U224$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_am__U231$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_am__U231$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_am__U232$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_am__U232$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_am__U233$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_am__U233$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil$add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$_U2061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$_U2062":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$_U207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U203$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U204$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U205$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_0_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_1_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_2_U200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$const_term_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d0__U197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d1__U199$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d2__U201$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_am__U208$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_am__U208$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_am__U209$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_am__U209$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_am__U210$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_am__U210$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil$add_all__U1$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$_U1831":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$_U1832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U180$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U181$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U182$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_0_U173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_1_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_2_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$const_term_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005c"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d0__U174$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d1__U176$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d2__U178$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_am__U185$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_am__U185$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_am__U186$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_am__U186$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_am__U187$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_am__U187$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil$add_all__U10$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U11$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U12$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U13$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U14$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U8$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U9$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$_U160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$_U1601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$_U1602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U157$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U158$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U159$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_0_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_1_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_2_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$const_term_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005d"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d0__U151$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d1__U153$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d2__U155$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_am__U162$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_am__U162$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_am__U163$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_am__U163$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_am__U164$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_am__U164$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil$add_all__U0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U1371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U1372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U134$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U135$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U136$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$const_term_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h006a"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U128$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U130$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U132$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U139$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U139$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U140$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U140$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U141$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U141$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["f3_0_stencil$and_all__U47$lut$lut.bit.in.2","f3_0_stencil$and_all__U47$c0_lutcnst.bit.out"],
          ["f3_0_stencil$and_all__U48$lut$lut.bit.in.2","f3_0_stencil$and_all__U48$c0_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_clk_en_const1_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.rst_n","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U21$binop.data.out","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U29$binop.data.in.0","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_35_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_clk_en_const1_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.rst_n","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U21$binop.data.out","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U29$binop.data.in.1","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_0_stencil_36_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_clk_en_const1_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.rst_n","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U21$binop.data.out","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U22$binop.data.in.0","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_26_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.rst_n","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_clk_en_const1_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U21$binop.data.out","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U22$binop.data.in.1","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_op_hcompute_f3_0_stencil_52_to_f3_0_stencil_op_hcompute_f4_1_stencil_27_garnet.flush"],
          ["f3_1_stencil$and_all__U53$lut$lut.bit.in.2","f3_1_stencil$and_all__U53$c0_lutcnst.bit.out"],
          ["f3_1_stencil$and_all__U54$lut$lut.bit.in.2","f3_1_stencil$and_all__U54$c0_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_clk_en_const1_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.rst_n","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U42$binop.data.out","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U30$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_37_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_clk_en_const1_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.rst_n","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U42$binop.data.out","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U31$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_0_stencil_38_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_clk_en_const1_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.rst_n","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U42$binop.data.out","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U23$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_28_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_clk_en_const1_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.rst_n","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U42$binop.data.out","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U24$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_op_hcompute_f3_1_stencil_43_to_f3_1_stencil_op_hcompute_f4_1_stencil_29_garnet.flush"],
          ["f4_0_stencil$and_all__U59$lut$lut.bit.in.2","f4_0_stencil$and_all__U59$c0_lutcnst.bit.out"],
          ["f4_0_stencil$and_all__U60$lut$lut.bit.in.2","f4_0_stencil$and_all__U60$c0_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_clk_en_const1_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.rst_n","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U35$binop.data.out","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U1$binop.data.in.0","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_17_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_clk_en_const1_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.rst_n","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U35$binop.data.out","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U1$binop.data.in.1","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_0_stencil_18_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_clk_en_const1_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.rst_n","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U35$binop.data.out","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U8$binop.data.in.0","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_8_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_clk_en_const1_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.rst_n","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U35$binop.data.out","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U8$binop.data.in.1","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_op_hcompute_f4_0_stencil_34_to_f4_0_stencil_op_hcompute_f5_1_stencil_9_garnet.flush"],
          ["f4_1_stencil$and_all__U65$lut$lut.bit.in.2","f4_1_stencil$and_all__U65$c0_lutcnst.bit.out"],
          ["f4_1_stencil$and_all__U66$lut$lut.bit.in.2","f4_1_stencil$and_all__U66$c0_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_clk_en_const1_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.rst_n","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U28$binop.data.out","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U2$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_19_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_clk_en_const1_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.rst_n","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U28$binop.data.out","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U3$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_0_stencil_20_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_clk_en_const1_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.rst_n","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U28$binop.data.out","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U9$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_10_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_clk_en_const1_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.rst_n","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U28$binop.data.out","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U10$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_op_hcompute_f4_1_stencil_25_to_f4_1_stencil_op_hcompute_f5_1_stencil_11_garnet.flush"],
          ["f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.rst_n","f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_clk_en_const1_lutcnst.bit.out"],
          ["f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.clk_en","f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil$add_all__U7$binop.data.out","f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.data_in_pond_0"],
          ["op_hcompute_hw_output_stencil$add_all__U0$binop.data.in.0","f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f5_0_stencil$ub_f5_0_stencil_op_hcompute_f5_0_stencil_16_to_f5_0_stencil_op_hcompute_hw_output_stencil_3_garnet.flush"],
          ["f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.rst_n","f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_clk_en_const1_lutcnst.bit.out"],
          ["f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.clk_en","f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil$add_all__U14$binop.data.out","f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.data_in_pond_0"],
          ["op_hcompute_hw_output_stencil$add_all__U0$binop.data.in.1","f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.data_out_pond_0"],
          ["io1in_reset.out","f5_1_stencil$ub_f5_1_stencil_op_hcompute_f5_1_stencil_7_to_f5_1_stencil_op_hcompute_hw_output_stencil_4_garnet.flush"],
          ["hw_input_global_wrapper_stencil$and_all__U77$lut$lut.bit.in.2","hw_input_global_wrapper_stencil$and_all__U77$c0_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U78$lut$lut.bit.in.0","hw_input_global_wrapper_stencil$and_all__U77$lut$lut.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U78$lut$lut.bit.in.2","hw_input_global_wrapper_stencil$and_all__U78$c0_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U79$lut$lut.bit.in.0","hw_input_global_wrapper_stencil$and_all__U78$lut$lut.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U79$lut$lut.bit.in.2","hw_input_global_wrapper_stencil$and_all__U79$c0_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U80$lut$lut.bit.in.2","hw_input_global_wrapper_stencil$and_all__U80$c0_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U81$lut$lut.bit.in.0","hw_input_global_wrapper_stencil$and_all__U80$lut$lut.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U81$lut$lut.bit.in.2","hw_input_global_wrapper_stencil$and_all__U81$c0_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U82$lut$lut.bit.in.0","hw_input_global_wrapper_stencil$and_all__U81$lut$lut.bit.out"],
          ["hw_input_global_wrapper_stencil$and_all__U82$lut$lut.bit.in.2","hw_input_global_wrapper_stencil$and_all__U82$c0_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U15$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U15$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U16$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U17$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U36$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U36$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U37$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U38$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$and_all__U107$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U107$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U108$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U107$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U108$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U108$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U109$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U108$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U109$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U109$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U110$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U110$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U111$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U110$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U111$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U111$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U112$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U111$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U112$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U112$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U113$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U113$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U114$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U113$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U114$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U114$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U115$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U114$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U115$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U115$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U116$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U116$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U117$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U116$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U117$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U117$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U118$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U117$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U118$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U118$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U119$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U119$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U120$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U119$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U120$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U120$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U121$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U120$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U121$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U121$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U122$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U122$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U123$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U122$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U123$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U123$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U124$lut$lut.bit.in.0","hw_twi_global_wrapper_stencil$and_all__U123$lut$lut.bit.out"],
          ["hw_twi_global_wrapper_stencil$and_all__U124$lut$lut.bit.in.2","hw_twi_global_wrapper_stencil$and_all__U124$c0_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U18$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U19$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U20$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U21$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U39$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U40$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U41$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U42$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U32$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U33$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U34$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U35$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U25$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U26$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U27$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U28$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U4$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U5$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U6$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U7$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U11$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U12$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U13$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U14$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.flush"],
          ["op_hcompute_hw_output_stencil$add_all__U0$binop.data.out","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f3_0_stencil$add_all__U16$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U15$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U17$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U16$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U18$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U17$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U19$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U18$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U20$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U19$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U21$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U20$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f3_0_stencil_port_controller$_U275.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f3_0_stencil_port_controller$_U2751.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f3_0_stencil_port_controller$_U2752.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f3_0_stencil_port_controller$_U276.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d0__U266$binop.data.out","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U272$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d1__U268$binop.data.out","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U272$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U273$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U272$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d2__U270$binop.data.out","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U273$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U274$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U273$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$const_term_U271.out","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U274$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U274$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d0__U266$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_0_U265.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d1__U268$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_1_U267.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d2__U270$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_2_U269.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d0__U266$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d1__U268$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d2__U270$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$inc.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f3_0_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_am__U277$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$d_0_am__U277$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$d_0_am__U277$lut$lut.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f3_0_stencil_port_controller$d_0_am__U277$lut$lut.bit.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_am__U278$lut$lut.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_am__U277$lut$lut.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_am__U278$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$d_0_am__U278$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f3_0_stencil_port_controller$d_0_am__U278$lut$lut.bit.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_am__U278$lut$lut.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_max.out","op_hcompute_f3_0_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f3_0_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_am__U279$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$d_1_am__U279$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$d_1_am__U279$lut$lut.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f3_0_stencil_port_controller$d_1_am__U279$lut$lut.bit.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_1_am__U279$lut$lut.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_max.out","op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f3_0_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_max.out","op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f3_0_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f3_0_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U37$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U36$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U38$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U37$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U39$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U38$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U40$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U39$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U41$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U40$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U42$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U41$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f3_1_stencil_port_controller$_U252.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f3_1_stencil_port_controller$_U2521.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f3_1_stencil_port_controller$_U2522.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f3_1_stencil_port_controller$_U253.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d0__U243$binop.data.out","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U249$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d1__U245$binop.data.out","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U249$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U250$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U249$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d2__U247$binop.data.out","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U250$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U251$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U250$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$const_term_U248.out","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U251$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U251$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d0__U243$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_0_U242.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d1__U245$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_1_U244.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d2__U247$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_2_U246.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d0__U243$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d1__U245$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d2__U247$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$inc.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f3_1_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_am__U254$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$d_0_am__U254$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$d_0_am__U254$lut$lut.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f3_1_stencil_port_controller$d_0_am__U254$lut$lut.bit.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_am__U255$lut$lut.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_am__U254$lut$lut.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_am__U255$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$d_0_am__U255$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f3_1_stencil_port_controller$d_0_am__U255$lut$lut.bit.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_am__U255$lut$lut.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_max.out","op_hcompute_f3_1_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f3_1_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_am__U256$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$d_1_am__U256$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$d_1_am__U256$lut$lut.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f3_1_stencil_port_controller$d_1_am__U256$lut$lut.bit.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_1_am__U256$lut$lut.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_max.out","op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f3_1_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_max.out","op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f3_1_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f3_1_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U30$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U29$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U31$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U30$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U32$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U31$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U33$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U32$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U34$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U33$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U35$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U34$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f4_0_stencil_port_controller$_U229.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f4_0_stencil_port_controller$_U2291.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f4_0_stencil_port_controller$_U2292.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f4_0_stencil_port_controller$_U230.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d0__U220$binop.data.out","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U226$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d1__U222$binop.data.out","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U226$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U227$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U226$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d2__U224$binop.data.out","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U227$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U228$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U227$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$const_term_U225.out","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U228$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U228$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d0__U220$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_0_U219.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d1__U222$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_1_U221.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d2__U224$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_2_U223.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d0__U220$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d1__U222$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d2__U224$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$inc.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f4_0_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_am__U231$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$d_0_am__U231$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$d_0_am__U231$lut$lut.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f4_0_stencil_port_controller$d_0_am__U231$lut$lut.bit.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_am__U232$lut$lut.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_am__U231$lut$lut.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_am__U232$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$d_0_am__U232$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f4_0_stencil_port_controller$d_0_am__U232$lut$lut.bit.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_am__U232$lut$lut.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_max.out","op_hcompute_f4_0_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f4_0_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_am__U233$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$d_1_am__U233$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$d_1_am__U233$lut$lut.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f4_0_stencil_port_controller$d_1_am__U233$lut$lut.bit.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_1_am__U233$lut$lut.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_max.out","op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f4_0_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_max.out","op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f4_0_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f4_0_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U23$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U22$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U24$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U23$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U25$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U24$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U26$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U25$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U27$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U26$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U28$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U27$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f4_1_stencil_port_controller$_U206.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f4_1_stencil_port_controller$_U2061.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f4_1_stencil_port_controller$_U2062.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f4_1_stencil_port_controller$_U207.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d0__U197$binop.data.out","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U203$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d1__U199$binop.data.out","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U203$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U204$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U203$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d2__U201$binop.data.out","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U204$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U205$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U204$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$const_term_U202.out","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U205$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U205$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d0__U197$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_0_U196.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d1__U199$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_1_U198.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d2__U201$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_2_U200.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d0__U197$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d1__U199$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d2__U201$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$inc.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f4_1_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_am__U208$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$d_0_am__U208$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$d_0_am__U208$lut$lut.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f4_1_stencil_port_controller$d_0_am__U208$lut$lut.bit.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_am__U209$lut$lut.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_am__U208$lut$lut.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_am__U209$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$d_0_am__U209$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f4_1_stencil_port_controller$d_0_am__U209$lut$lut.bit.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_am__U209$lut$lut.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_max.out","op_hcompute_f4_1_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f4_1_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_am__U210$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$d_1_am__U210$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$d_1_am__U210$lut$lut.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f4_1_stencil_port_controller$d_1_am__U210$lut$lut.bit.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_1_am__U210$lut$lut.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_max.out","op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f4_1_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_max.out","op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f4_1_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f4_1_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U2$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U1$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U3$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U2$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U4$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U3$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U5$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U4$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U6$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U5$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U7$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U6$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f5_0_stencil_port_controller$_U183.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f5_0_stencil_port_controller$_U1831.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f5_0_stencil_port_controller$_U1832.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f5_0_stencil_port_controller$_U184.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d0__U174$binop.data.out","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U180$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d1__U176$binop.data.out","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U180$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U181$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U180$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d2__U178$binop.data.out","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U181$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U182$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U181$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$const_term_U179.out","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U182$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U182$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d0__U174$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_0_U173.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d1__U176$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_1_U175.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d2__U178$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_2_U177.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d0__U174$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d1__U176$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d2__U178$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$inc.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f5_0_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_am__U185$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$d_0_am__U185$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$d_0_am__U185$lut$lut.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f5_0_stencil_port_controller$d_0_am__U185$lut$lut.bit.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_am__U186$lut$lut.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_am__U185$lut$lut.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_am__U186$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$d_0_am__U186$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f5_0_stencil_port_controller$d_0_am__U186$lut$lut.bit.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_am__U186$lut$lut.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_max.out","op_hcompute_f5_0_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f5_0_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_am__U187$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$d_1_am__U187$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$d_1_am__U187$lut$lut.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f5_0_stencil_port_controller$d_1_am__U187$lut$lut.bit.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_1_am__U187$lut$lut.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_max.out","op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f5_0_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_max.out","op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f5_0_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f5_0_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U9$binop.data.out","op_hcompute_f5_1_stencil$add_all__U10$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil$add_all__U11$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U10$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U12$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U11$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U13$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U12$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U14$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U13$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U9$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U8$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f5_1_stencil_port_controller$_U160.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f5_1_stencil_port_controller$_U1601.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f5_1_stencil_port_controller$_U1602.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f5_1_stencil_port_controller$_U161.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d0__U151$binop.data.out","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U157$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d1__U153$binop.data.out","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U157$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U158$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U157$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d2__U155$binop.data.out","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U158$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U159$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U158$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$const_term_U156.out","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U159$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U159$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d0__U151$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_0_U150.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d1__U153$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_1_U152.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d2__U155$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_2_U154.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d0__U151$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d1__U153$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d2__U155$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$inc.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f5_1_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_am__U162$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$d_0_am__U162$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$d_0_am__U162$lut$lut.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f5_1_stencil_port_controller$d_0_am__U162$lut$lut.bit.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_am__U163$lut$lut.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_am__U162$lut$lut.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_am__U163$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$d_0_am__U163$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f5_1_stencil_port_controller$d_0_am__U163$lut$lut.bit.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_am__U163$lut$lut.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_max.out","op_hcompute_f5_1_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f5_1_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_am__U164$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$d_1_am__U164$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$d_1_am__U164$lut$lut.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f5_1_stencil_port_controller$d_1_am__U164$lut$lut.bit.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_1_am__U164$lut$lut.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_max.out","op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f5_1_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_max.out","op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f5_1_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f5_1_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U137.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U1371.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U1372.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U138.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U128$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U134$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U130$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U134$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U135$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U134$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U132$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U135$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U136$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U135$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$const_term_U133.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U136$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U136$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U128$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0_U127.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U130$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1_U129.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U132$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2_U131.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U128$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U130$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U132$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.out","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$inc.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U139$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U139$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U139$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U139$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U140$lut$lut.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U139$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U140$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U140$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U140$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U140$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_max.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_am__U141$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_1_am__U141$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U141$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U141$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_am__U141$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_max.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_max.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.out"]
        ]
      },
      "hcompute_f3_0_stencil":{
        "type":["Record",[
          ["out_f3_0_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f3_1_stencil":{
        "type":["Record",[
          ["out_f3_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f4_0_stencil":{
        "type":["Record",[
          ["out_f4_0_stencil",["Array",16,"Bit"]],
          ["in0_f3_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f3_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f4_1_stencil":{
        "type":["Record",[
          ["out_f4_1_stencil",["Array",16,"Bit"]],
          ["in0_f3_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f3_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f5_0_stencil":{
        "type":["Record",[
          ["out_f5_0_stencil",["Array",16,"Bit"]],
          ["in0_f4_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f4_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f5_1_stencil":{
        "type":["Record",[
          ["out_f5_1_stencil",["Array",16,"Bit"]],
          ["in0_f4_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f4_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_f5_0_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_f5_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_s0_y_yi",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_hw_twi_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_twi_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_twi_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "and_all__U77$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U77$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U78$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U78$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U79$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U79$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U80$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U80$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U81$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U81$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U82$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U82$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U72"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U76"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U70"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U74"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U71"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U75"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U69"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U73"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["and_all__U77$lut$lut.bit.in.2","and_all__U77$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","and_all__U77$lut$lut.bit.in.0"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","and_all__U77$lut$lut.bit.in.1"],
          ["and_all__U78$lut$lut.bit.in.0","and_all__U77$lut$lut.bit.out"],
          ["and_all__U78$lut$lut.bit.in.2","and_all__U78$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","and_all__U78$lut$lut.bit.in.1"],
          ["and_all__U79$lut$lut.bit.in.0","and_all__U78$lut$lut.bit.out"],
          ["and_all__U79$lut$lut.bit.in.2","and_all__U79$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","and_all__U79$lut$lut.bit.in.1"],
          ["self.op_hcompute_f3_0_stencil_read_extra_ctrl","and_all__U79$lut$lut.bit.out"],
          ["and_all__U80$lut$lut.bit.in.2","and_all__U80$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","and_all__U80$lut$lut.bit.in.0"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","and_all__U80$lut$lut.bit.in.1"],
          ["and_all__U81$lut$lut.bit.in.0","and_all__U80$lut$lut.bit.out"],
          ["and_all__U81$lut$lut.bit.in.2","and_all__U81$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","and_all__U81$lut$lut.bit.in.1"],
          ["and_all__U82$lut$lut.bit.in.0","and_all__U81$lut$lut.bit.out"],
          ["and_all__U82$lut$lut.bit.in.2","and_all__U82$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","and_all__U82$lut$lut.bit.in.1"],
          ["self.op_hcompute_f3_1_stencil_read_extra_ctrl","and_all__U82$lut$lut.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.1"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.3"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.1"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.3"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_53_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_54_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_55_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_56_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_44_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_45_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_46_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_to_hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_47_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "hw_twi_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "and_all__U107$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U107$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U108$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U108$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U109$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U109$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U110$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U110$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U111$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U111$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U112$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U112$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U113$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U113$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U114$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U114$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U115$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U115$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U116$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U116$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U117$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U117$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U118$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U118$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U119$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U119$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U120$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U120$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U121$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U121$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U122$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U122$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U123$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U123$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U124$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U124$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U87"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U98"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U84"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U96"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U97"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U85"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U95"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U83"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U102"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U88"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U100"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U90"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U101"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U89"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U99"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U86"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U94"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U106"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U92"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U104"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U105"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U93"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U103"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U91"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["and_all__U107$lut$lut.bit.in.2","and_all__U107$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U107$lut$lut.bit.in.0"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U107$lut$lut.bit.in.1"],
          ["and_all__U108$lut$lut.bit.in.0","and_all__U107$lut$lut.bit.out"],
          ["and_all__U108$lut$lut.bit.in.2","and_all__U108$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U108$lut$lut.bit.in.1"],
          ["and_all__U109$lut$lut.bit.in.0","and_all__U108$lut$lut.bit.out"],
          ["and_all__U109$lut$lut.bit.in.2","and_all__U109$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U109$lut$lut.bit.in.1"],
          ["self.op_hcompute_f3_0_stencil_read_extra_ctrl","and_all__U109$lut$lut.bit.out"],
          ["and_all__U110$lut$lut.bit.in.2","and_all__U110$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U110$lut$lut.bit.in.0"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U110$lut$lut.bit.in.1"],
          ["and_all__U111$lut$lut.bit.in.0","and_all__U110$lut$lut.bit.out"],
          ["and_all__U111$lut$lut.bit.in.2","and_all__U111$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U111$lut$lut.bit.in.1"],
          ["and_all__U112$lut$lut.bit.in.0","and_all__U111$lut$lut.bit.out"],
          ["and_all__U112$lut$lut.bit.in.2","and_all__U112$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U112$lut$lut.bit.in.1"],
          ["self.op_hcompute_f3_1_stencil_read_extra_ctrl","and_all__U112$lut$lut.bit.out"],
          ["and_all__U113$lut$lut.bit.in.2","and_all__U113$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U113$lut$lut.bit.in.0"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U113$lut$lut.bit.in.1"],
          ["and_all__U114$lut$lut.bit.in.0","and_all__U113$lut$lut.bit.out"],
          ["and_all__U114$lut$lut.bit.in.2","and_all__U114$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U114$lut$lut.bit.in.1"],
          ["and_all__U115$lut$lut.bit.in.0","and_all__U114$lut$lut.bit.out"],
          ["and_all__U115$lut$lut.bit.in.2","and_all__U115$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U115$lut$lut.bit.in.1"],
          ["self.op_hcompute_f4_0_stencil_read_extra_ctrl","and_all__U115$lut$lut.bit.out"],
          ["and_all__U116$lut$lut.bit.in.2","and_all__U116$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U116$lut$lut.bit.in.0"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U116$lut$lut.bit.in.1"],
          ["and_all__U117$lut$lut.bit.in.0","and_all__U116$lut$lut.bit.out"],
          ["and_all__U117$lut$lut.bit.in.2","and_all__U117$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U117$lut$lut.bit.in.1"],
          ["and_all__U118$lut$lut.bit.in.0","and_all__U117$lut$lut.bit.out"],
          ["and_all__U118$lut$lut.bit.in.2","and_all__U118$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U118$lut$lut.bit.in.1"],
          ["self.op_hcompute_f4_1_stencil_read_extra_ctrl","and_all__U118$lut$lut.bit.out"],
          ["and_all__U119$lut$lut.bit.in.2","and_all__U119$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U119$lut$lut.bit.in.0"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U119$lut$lut.bit.in.1"],
          ["and_all__U120$lut$lut.bit.in.0","and_all__U119$lut$lut.bit.out"],
          ["and_all__U120$lut$lut.bit.in.2","and_all__U120$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U120$lut$lut.bit.in.1"],
          ["and_all__U121$lut$lut.bit.in.0","and_all__U120$lut$lut.bit.out"],
          ["and_all__U121$lut$lut.bit.in.2","and_all__U121$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U121$lut$lut.bit.in.1"],
          ["self.op_hcompute_f5_0_stencil_read_extra_ctrl","and_all__U121$lut$lut.bit.out"],
          ["and_all__U122$lut$lut.bit.in.2","and_all__U122$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U122$lut$lut.bit.in.0"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U122$lut$lut.bit.in.1"],
          ["and_all__U123$lut$lut.bit.in.0","and_all__U122$lut$lut.bit.out"],
          ["and_all__U123$lut$lut.bit.in.2","and_all__U123$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U123$lut$lut.bit.in.1"],
          ["and_all__U124$lut$lut.bit.in.0","and_all__U123$lut$lut.bit.out"],
          ["and_all__U124$lut$lut.bit.in.2","and_all__U124$c0_lutcnst.bit.out"],
          ["self.op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","and_all__U124$lut$lut.bit.in.1"],
          ["self.op_hcompute_f5_1_stencil_read_extra_ctrl","and_all__U124$lut$lut.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_57_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_58_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_59_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_60_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_48_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_49_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_50_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_51_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_39_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_40_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_41_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_42_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_30_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_31_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_32_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_33_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_21_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_22_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_23_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_24_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_12_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_13_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_14_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_0_to_hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_15_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "op_hcompute_f3_0_stencil_exe_start_control_vars_pt__U283":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_exe_start_pt__U282":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_read_start_control_vars_pt__U281":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_read_start_pt__U280":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_write_start_control_vars_pt__U285":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_write_start_pt__U284":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_exe_start_control_vars_pt__U260":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_exe_start_pt__U259":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_read_start_control_vars_pt__U258":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_read_start_pt__U257":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_write_start_control_vars_pt__U262":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_write_start_pt__U261":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_exe_start_control_vars_pt__U237":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_exe_start_pt__U236":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_read_start_control_vars_pt__U235":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_read_start_pt__U234":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_write_start_control_vars_pt__U239":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_write_start_pt__U238":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_exe_start_control_vars_pt__U214":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_exe_start_pt__U213":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_read_start_control_vars_pt__U212":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_read_start_pt__U211":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_write_start_control_vars_pt__U216":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_write_start_pt__U215":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_exe_start_control_vars_pt__U191":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_exe_start_pt__U190":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_read_start_control_vars_pt__U189":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_read_start_pt__U188":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_write_start_control_vars_pt__U193":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_write_start_pt__U192":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_exe_start_control_vars_pt__U168":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_exe_start_pt__U167":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_read_start_control_vars_pt__U166":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_read_start_pt__U165":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_write_start_control_vars_pt__U170":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_write_start_pt__U169":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U288":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U287":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U289":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U145":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U144":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U143":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U142":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U147":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U146":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_exe_start_pt__U293":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_read_start_pt__U292":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_write_start_pt__U294":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.clk","reg0.clk"],
              ["self.in","reg0.in"],
              ["self.out","reg0.out"]
            ]
          }],
          [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.en","enMux$mux.bit.in.0"],
              ["self.in","enMux$mux.data.in.0"],
              ["reg0.out","enMux$mux.data.in.1"],
              ["reg0.in","enMux$mux.data.out"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }],
          [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"],
              ["clr","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "c0":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0000"]}
              },
              "clrMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["clrMux$mux.data.in.0","c0.out"],
              ["self.clr","clrMux$mux.bit.in.0"],
              ["enMux$mux.data.out","clrMux$mux.data.in.1"],
              ["reg0.in","clrMux$mux.data.out"],
              ["self.en","enMux$mux.bit.in.0"],
              ["self.in","enMux$mux.data.in.0"],
              ["reg0.out","enMux$mux.data.in.1"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"]]]],
        [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"],["clr","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
