// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vrtlsim_shim.h for the primary calling header

#include "Vrtlsim_shim__pch.h"
#include "Vrtlsim_shim_VX_tcu_bhf_fadd__IC1_OC1_A2.h"
#include "Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2.h"
#include "Vrtlsim_shim__Syms.h"

extern const VlWide<17>/*543:0*/ Vrtlsim_shim__ConstPool__CONST_h3dcda147_0;
extern const VlWide<17>/*543:0*/ Vrtlsim_shim__ConstPool__CONST_h00a543f7_0;

VL_ATTR_COLD void Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2___stl_sequent__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT__fedp__0(Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vrtlsim_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                      Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2___stl_sequent__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT__fedp__0\n"); );
    // Init
    CData/*0:0*/ __PVT__final_add__DOT__s1_isInf;
    __PVT__final_add__DOT__s1_isInf = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__isInfA;
    __PVT__final_add__DOT__adder__DOT__isInfA = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__eqSigns;
    __PVT__final_add__DOT__adder__DOT__eqSigns = 0;
    SData/*9:0*/ __PVT__final_add__DOT__adder__DOT__sDiffExps;
    __PVT__final_add__DOT__adder__DOT__sDiffExps = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__isMaxAlign;
    __PVT__final_add__DOT__adder__DOT__isMaxAlign = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__closeSubMags;
    __PVT__final_add__DOT__adder__DOT__closeSubMags = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__close_sSigSum;
    __PVT__final_add__DOT__adder__DOT__close_sSigSum = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__close_sigOut;
    __PVT__final_add__DOT__adder__DOT__close_sigOut = 0;
    IData/*28:0*/ __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller;
    __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller;
    __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller = 0;
    IData/*27:0*/ __PVT__final_add__DOT__adder__DOT__far_sigSum;
    __PVT__final_add__DOT__adder__DOT__far_sigSum = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__addZeros;
    __PVT__final_add__DOT__adder__DOT__addZeros = 0;
    SData/*9:0*/ final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0;
    final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 = 0;
    SData/*12:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn = 0;
    SData/*13:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn = 0;
    CData/*4:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar = 0;
    CData/*4:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__roundMagUp;
    __PVT__final_add__DOT__rounding__DOT__roundMagUp = 0;
    IData/*22:0*/ __PVT__final_add__DOT__rounding__DOT__common_fractOut;
    __PVT__final_add__DOT__rounding__DOT__common_fractOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__commonCase;
    __PVT__final_add__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__overflow;
    __PVT__final_add__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut;
    __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut;
    __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut;
    __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut = 0;
    IData/*24:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    SData/*10:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp = 0;
    CData/*0:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0 = 0;
    IData/*24:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 = 0;
    IData/*31:0*/ final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0;
    final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 = 0;
    CData/*0:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp = 0;
    IData/*24:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    IData/*24:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 = 0;
    IData/*31:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 = 0;
    CData/*0:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp = 0;
    IData/*24:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    IData/*24:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 = 0;
    IData/*31:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 = 0;
    CData/*0:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    IData/*23:0*/ __VdfgTmp_hb02b96d6__0;
    __VdfgTmp_hb02b96d6__0 = 0;
    IData/*26:0*/ __VdfgTmp_h575fe2f5__0;
    __VdfgTmp_h575fe2f5__0 = 0;
    IData/*24:0*/ __VdfgTmp_h5ca514d2__0;
    __VdfgTmp_h5ca514d2__0 = 0;
    VlWide<17>/*543:0*/ __Vtemp_1;
    VlWide<17>/*543:0*/ __Vtemp_3;
    VlWide<17>/*543:0*/ __Vtemp_5;
    VlWide<17>/*543:0*/ __Vtemp_7;
    VlWide<17>/*543:0*/ __Vtemp_9;
    VlWide<17>/*543:0*/ __Vtemp_11;
    VlWide<17>/*543:0*/ __Vtemp_13;
    VlWide<17>/*543:0*/ __Vtemp_15;
    VlWide<17>/*543:0*/ __Vtemp_17;
    VlWide<17>/*543:0*/ __Vtemp_19;
    VlWide<17>/*543:0*/ __Vtemp_21;
    VlWide<17>/*543:0*/ __Vtemp_23;
    VlWide<17>/*543:0*/ __Vtemp_25;
    VlWide<17>/*543:0*/ __Vtemp_27;
    VlWide<17>/*543:0*/ __Vtemp_29;
    VlWide<17>/*543:0*/ __Vtemp_31;
    VlWide<17>/*543:0*/ __Vtemp_33;
    VlWide<17>/*543:0*/ __Vtemp_35;
    VlWide<17>/*543:0*/ __Vtemp_37;
    VlWide<17>/*543:0*/ __Vtemp_39;
    VlWide<17>/*543:0*/ __Vtemp_41;
    VlWide<17>/*543:0*/ __Vtemp_43;
    VlWide<17>/*543:0*/ __Vtemp_45;
    VlWide<17>/*543:0*/ __Vtemp_47;
    VlWide<17>/*543:0*/ __Vtemp_49;
    VlWide<17>/*543:0*/ __Vtemp_51;
    VlWide<17>/*543:0*/ __Vtemp_53;
    VlWide<17>/*543:0*/ __Vtemp_55;
    VlWide<17>/*543:0*/ __Vtemp_57;
    VlWide<17>/*543:0*/ __Vtemp_59;
    VlWide<17>/*543:0*/ __Vtemp_61;
    VlWide<17>/*543:0*/ __Vtemp_63;
    VlWide<17>/*543:0*/ __Vtemp_65;
    VlWide<17>/*543:0*/ __Vtemp_67;
    VlWide<17>/*543:0*/ __Vtemp_69;
    VlWide<17>/*543:0*/ __Vtemp_71;
    VlWide<17>/*543:0*/ __Vtemp_73;
    VlWide<17>/*543:0*/ __Vtemp_75;
    VlWide<17>/*543:0*/ __Vtemp_77;
    VlWide<17>/*543:0*/ __Vtemp_79;
    VlWide<17>/*543:0*/ __Vtemp_81;
    VlWide<17>/*543:0*/ __Vtemp_83;
    VlWide<17>/*543:0*/ __Vtemp_85;
    VlWide<17>/*543:0*/ __Vtemp_87;
    VlWide<17>/*543:0*/ __Vtemp_89;
    VlWide<17>/*543:0*/ __Vtemp_91;
    VlWide<17>/*543:0*/ __Vtemp_93;
    VlWide<17>/*543:0*/ __Vtemp_95;
    VlWide<17>/*543:0*/ __Vtemp_97;
    VlWide<17>/*543:0*/ __Vtemp_99;
    VlWide<17>/*543:0*/ __Vtemp_101;
    VlWide<17>/*543:0*/ __Vtemp_103;
    VlWide<17>/*543:0*/ __Vtemp_105;
    VlWide<17>/*543:0*/ __Vtemp_107;
    VlWide<17>/*543:0*/ __Vtemp_109;
    VlWide<17>/*543:0*/ __Vtemp_111;
    VlWide<17>/*543:0*/ __Vtemp_113;
    VlWide<17>/*543:0*/ __Vtemp_115;
    VlWide<17>/*543:0*/ __Vtemp_117;
    VlWide<17>/*543:0*/ __Vtemp_119;
    VlWide<17>/*543:0*/ __Vtemp_121;
    VlWide<17>/*543:0*/ __Vtemp_123;
    VlWide<17>/*543:0*/ __Vtemp_125;
    VlWide<17>/*543:0*/ __Vtemp_127;
    VlWide<17>/*543:0*/ __Vtemp_129;
    VlWide<17>/*543:0*/ __Vtemp_131;
    VlWide<17>/*543:0*/ __Vtemp_133;
    VlWide<17>/*543:0*/ __Vtemp_135;
    VlWide<17>/*543:0*/ __Vtemp_137;
    VlWide<17>/*543:0*/ __Vtemp_139;
    VlWide<17>/*543:0*/ __Vtemp_141;
    VlWide<17>/*543:0*/ __Vtemp_143;
    VlWide<17>/*543:0*/ __Vtemp_145;
    VlWide<17>/*543:0*/ __Vtemp_147;
    VlWide<17>/*543:0*/ __Vtemp_149;
    // Body
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 6U));
    vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB 
        = ((~ (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
               >> 6U)) & (3U == VL_SHIFTR_III(32,32,32, 
                                              (0x1ffU 
                                               & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 7U)));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0xc000U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0xc000U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x1fU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1cU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x20U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1bU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x21U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1aU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x22U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x19U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x23U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x18U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x24U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x17U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x25U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x16U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x26U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x15U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x27U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x14U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x28U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x13U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x29U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x12U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2aU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x11U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2bU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x10U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2cU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xfU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2dU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xeU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2eU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xdU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2fU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xcU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x30U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xbU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x31U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xaU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x32U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 9U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x33U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 8U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x34U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 7U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x35U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 6U));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 8U))) | (4U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                  >> 8U))));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 8U))) | (4U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                  >> 8U))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x200U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0xbU))) | (IData)(((0x300U 
                                              == (0x700U 
                                                  & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                             & (~ (
                                                   vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   >> 0xbU)))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x200U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0xbU))) | (IData)(((0x300U 
                                              == (0x700U 
                                                  & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                             & (~ (
                                                   vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   >> 0xbU)))));
    vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0x3000000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__VdfgTmp_h72256aee__0 = (((0U != VL_SHIFTR_III(32,32,32, 
                                                            (0x1ffU 
                                                             & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 6U)) 
                                       << 0x17U) | 
                                      (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[9U] 
                                       >> 9U));
    final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 0xdU))) | (4U == (7U & 
                                              (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                               >> 0xdU))));
    __PVT__final_add__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x4000U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0x15U))) | (IData)(((0x6000U 
                                               == (0xe000U 
                                                   & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                              & (~ 
                                                 (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0x15U)))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_1, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_3, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_5, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_7, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_9, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_11, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_13, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_15, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_17, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_19, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_21, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_23, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_25, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_27, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_29, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_31, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_33, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_35, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_37, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_39, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_41, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_43, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_45, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_47, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_49, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_1[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_3[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_5[3U]) << 0xaU)) 
                 | ((0x200000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                   & __Vtemp_7[3U]) 
                                  << 8U)) | ((0x100000U 
                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                  & __Vtemp_9[3U]) 
                                                 << 6U)) 
                                             | ((0x80000U 
                                                 & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                     & __Vtemp_11[3U]) 
                                                    << 4U)) 
                                                | ((0x40000U 
                                                    & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                        & __Vtemp_13[3U]) 
                                                       << 2U)) 
                                                   | ((0x20000U 
                                                       & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_15[3U])) 
                                                      | ((0x10000U 
                                                          & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                              & __Vtemp_17[3U]) 
                                                             >> 2U)) 
                                                         | ((0x8000U 
                                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                 & __Vtemp_19[3U]) 
                                                                >> 4U)) 
                                                            | ((0x4000U 
                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                    & __Vtemp_21[3U]) 
                                                                   >> 6U)) 
                                                               | ((0x2000U 
                                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                       & __Vtemp_23[3U]) 
                                                                      >> 8U)) 
                                                                  | ((0x1000U 
                                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                          & __Vtemp_25[3U]) 
                                                                         >> 0xaU)) 
                                                                     | ((0x800U 
                                                                         & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                             & __Vtemp_27[3U]) 
                                                                            >> 0xcU)) 
                                                                        | ((0x400U 
                                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_29[3U]) 
                                                                               >> 0xeU)) 
                                                                           | ((0x200U 
                                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_31[3U]) 
                                                                                >> 0x10U)) 
                                                                              | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_33[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_35[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_37[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_39[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_41[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_43[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_45[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_47[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_49[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_51, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_53, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_55, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_57, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_59, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_61, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_63, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_65, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_67, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_69, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_71, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_73, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_75, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_77, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_79, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_81, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_83, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_85, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_87, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_89, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_91, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_93, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_95, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_97, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_99, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_51[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_53[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_55[3U]) << 0xaU)) 
                 | ((0x200000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                   & __Vtemp_57[3U]) 
                                  << 8U)) | ((0x100000U 
                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                  & __Vtemp_59[3U]) 
                                                 << 6U)) 
                                             | ((0x80000U 
                                                 & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                     & __Vtemp_61[3U]) 
                                                    << 4U)) 
                                                | ((0x40000U 
                                                    & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                        & __Vtemp_63[3U]) 
                                                       << 2U)) 
                                                   | ((0x20000U 
                                                       & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_65[3U])) 
                                                      | ((0x10000U 
                                                          & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                              & __Vtemp_67[3U]) 
                                                             >> 2U)) 
                                                         | ((0x8000U 
                                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                 & __Vtemp_69[3U]) 
                                                                >> 4U)) 
                                                            | ((0x4000U 
                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                    & __Vtemp_71[3U]) 
                                                                   >> 6U)) 
                                                               | ((0x2000U 
                                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                       & __Vtemp_73[3U]) 
                                                                      >> 8U)) 
                                                                  | ((0x1000U 
                                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                          & __Vtemp_75[3U]) 
                                                                         >> 0xaU)) 
                                                                     | ((0x800U 
                                                                         & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                             & __Vtemp_77[3U]) 
                                                                            >> 0xcU)) 
                                                                        | ((0x400U 
                                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_79[3U]) 
                                                                               >> 0xeU)) 
                                                                           | ((0x200U 
                                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_81[3U]) 
                                                                                >> 0x10U)) 
                                                                              | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_83[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_85[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_87[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_89[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_91[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_93[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_95[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_97[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_99[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_101, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_103, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_105, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_107, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_109, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_111, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_113, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_115, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_117, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_119, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_121, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_123, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_125, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_127, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_129, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_131, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_133, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_135, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_137, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_139, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_141, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_143, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_145, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_147, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_149, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_101[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_103[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_105[3U]) 
                               << 0xaU)) | ((0x200000U 
                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                 & __Vtemp_107[3U]) 
                                                << 8U)) 
                                            | ((0x100000U 
                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                    & __Vtemp_109[3U]) 
                                                   << 6U)) 
                                               | ((0x80000U 
                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                       & __Vtemp_111[3U]) 
                                                      << 4U)) 
                                                  | ((0x40000U 
                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_113[3U]) 
                                                         << 2U)) 
                                                     | ((0x20000U 
                                                         & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                            & __Vtemp_115[3U])) 
                                                        | ((0x10000U 
                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                & __Vtemp_117[3U]) 
                                                               >> 2U)) 
                                                           | ((0x8000U 
                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                   & __Vtemp_119[3U]) 
                                                                  >> 4U)) 
                                                              | ((0x4000U 
                                                                  & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                      & __Vtemp_121[3U]) 
                                                                     >> 6U)) 
                                                                 | ((0x2000U 
                                                                     & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                         & __Vtemp_123[3U]) 
                                                                        >> 8U)) 
                                                                    | ((0x1000U 
                                                                        & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                            & __Vtemp_125[3U]) 
                                                                           >> 0xaU)) 
                                                                       | ((0x800U 
                                                                           & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                               & __Vtemp_127[3U]) 
                                                                              >> 0xcU)) 
                                                                          | ((0x400U 
                                                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_129[3U]) 
                                                                                >> 0xeU)) 
                                                                             | ((0x200U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_131[3U]) 
                                                                                >> 0x10U)) 
                                                                                | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_133[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_135[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_137[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_139[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_141[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_143[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_145[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_147[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_149[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    vlSelf->__PVT__red_in[1U][0U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__0__KET____DOT__g_add__BRA__0__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__red_in[1U][1U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__0__KET____DOT__g_add__BRA__1__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__red_in[2U][0U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__1__KET____DOT__g_add__BRA__0__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__mult_result[0U] = vlSelf->__PVT__g_prod__BRA__0__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[1U] = vlSelf->__PVT__g_prod__BRA__1__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[2U] = vlSelf->__PVT__g_prod__BRA__2__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[3U] = vlSelf->__PVT__g_prod__BRA__3__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0x3000U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0x3000U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp));
    __PVT__final_add__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0xc00000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
        = (__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (VL_SHIFTL_III(27,27,32, (0x3fffffU 
                                             & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                 << 0x15U) 
                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   >> 0xbU))), 5U) 
                    >> 0x1aU)));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
        = (__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (VL_SHIFTL_III(27,27,32, (0x3fffffU 
                                             & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                 << 0x15U) 
                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   >> 0xbU))), 5U) 
                    >> 0x1aU)));
    final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
        = (__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                    >> 0xaU)));
    vlSelf->__PVT__red_in[0U][0U] = vlSelf->__PVT__mult_result
        [0U];
    vlSelf->__PVT__red_in[0U][1U] = vlSelf->__PVT__mult_result
        [1U];
    vlSelf->__PVT__red_in[0U][2U] = vlSelf->__PVT__mult_result
        [2U];
    vlSelf->__PVT__red_in[0U][3U] = vlSelf->__PVT__mult_result
        [3U];
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                >> 3U) & (VL_SHIFTR_III(27,27,32, 
                                                        (3U 
                                                         | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                            << 2U)), 1U) 
                                          >> 3U))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                             << 2U)), 1U)) 
           & (3U | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                    << 2U)));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                >> 3U) & (VL_SHIFTR_III(27,27,32, 
                                                        (3U 
                                                         | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                            << 2U)), 1U) 
                                          >> 3U))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                             << 2U)), 1U)) 
           & (3U | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                    << 2U)));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = ((0U != (0xffffffU & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                  << 0xdU) | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                              >> 0x13U)) 
                                & (VL_SHIFTR_III(27,27,32, 
                                                 (3U 
                                                  | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                     << 2U)), 1U) 
                                   >> 3U)))) | (0U 
                                                != 
                                                (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   << 0x10U) 
                                                  | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0x10U)) 
                                                 & (1U 
                                                    | (6U 
                                                       & (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                          << 1U))))));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                             << 2U)), 1U)) 
           & (3U | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                    << 2U)));
    __PVT__final_add__DOT__adder__DOT__addZeros = (
                                                   (0U 
                                                    == 
                                                    VL_SHIFTR_III(32,32,32, 
                                                                  (0x1ffU 
                                                                   & (IData)(
                                                                             (vlSelf->__PVT__red_in
                                                                              [2U]
                                                                              [0U] 
                                                                              >> 0x17U))), 6U)) 
                                                   & (0U 
                                                      == 
                                                      VL_SHIFTR_III(32,32,32, 
                                                                    (0x1ffU 
                                                                     & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 6U)));
    __PVT__final_add__DOT__adder__DOT__isInfA = ((~ (IData)(
                                                            (vlSelf->__PVT__red_in
                                                             [2U]
                                                             [0U] 
                                                             >> 0x1dU))) 
                                                 & (3U 
                                                    == 
                                                    VL_SHIFTR_III(32,32,32, 
                                                                  (0x1ffU 
                                                                   & (IData)(
                                                                             (vlSelf->__PVT__red_in
                                                                              [2U]
                                                                              [0U] 
                                                                              >> 0x17U))), 7U)));
    __PVT__final_add__DOT__adder__DOT__eqSigns = ((1U 
                                                   & (IData)(
                                                             (vlSelf->__PVT__red_in
                                                              [2U]
                                                              [0U] 
                                                              >> 0x20U))) 
                                                  == 
                                                  (1U 
                                                   & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                      >> 9U)));
    __VdfgTmp_hb02b96d6__0 = (((0U != VL_SHIFTR_III(32,32,32, 
                                                    (0x1ffU 
                                                     & (IData)(
                                                               (vlSelf->__PVT__red_in
                                                                [2U]
                                                                [0U] 
                                                                >> 0x17U))), 6U)) 
                               << 0x17U) | (0x7fffffU 
                                            & (IData)(
                                                      vlSelf->__PVT__red_in
                                                      [2U]
                                                      [0U])));
    __PVT__final_add__DOT__adder__DOT__sDiffExps = 
        (0x3ffU & ((0x1ffU & (IData)((vlSelf->__PVT__red_in
                                      [2U][0U] >> 0x17U))) 
                   - (0x1ffU & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU])));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                & __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask) 
                               >> 3U)));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                & __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask) 
                               >> 3U)));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = ((0U != (0xffffffU & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                  << 0xdU) | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                              >> 0x13U)) 
                                & (__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
                                   >> 3U)))) | (0U 
                                                != 
                                                (7U 
                                                 & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                      << 0x10U) 
                                                     | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                        >> 0x10U)) 
                                                    & __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask))));
    __PVT__final_add__DOT__s1_isInf = ((IData)(__PVT__final_add__DOT__adder__DOT__isInfA) 
                                       | (IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB));
    if (VL_GTS_III(32, 0U, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))) {
        __VdfgTmp_h5ca514d2__0 = __VdfgTmp_hb02b96d6__0;
        final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 
            = (0x3ffU & ((0x1ffU & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]) 
                         - (0x1ffU & (IData)((vlSelf->__PVT__red_in
                                              [2U][0U] 
                                              >> 0x17U)))));
    } else {
        __VdfgTmp_h5ca514d2__0 = vlSelf->__VdfgTmp_h72256aee__0;
        final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 
            = (0x3ffU & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps));
    }
    __PVT__final_add__DOT__adder__DOT__isMaxAlign = 
        ((0U != VL_SHIFTRS_III(32,32,32, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)), 5U)) 
         & ((0xffffffffU != VL_SHIFTRS_III(32,32,32, 
                                           VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)), 5U)) 
            | (0U == (0x1fU & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))));
    __PVT__final_add__DOT__adder__DOT__close_sSigSum 
        = (0x7ffffffU & ((((VL_LTES_III(32, 0U, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))) 
                            & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))
                            ? VL_SHIFTL_III(27,27,32, __VdfgTmp_hb02b96d6__0, 2U)
                            : 0U) | ((((~ (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)) 
                                       & VL_LTES_III(32, 0U, 
                                                     VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))))
                                       ? VL_SHIFTL_III(27,27,32, __VdfgTmp_hb02b96d6__0, 1U)
                                       : 0U) | (VL_GTS_III(32, 0U, 
                                                           VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                 ? __VdfgTmp_hb02b96d6__0
                                                 : 0U))) 
                         - VL_SHIFTL_III(27,27,32, vlSelf->__VdfgTmp_h72256aee__0, 1U)));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__final_add__DOT__adder__DOT__closeSubMags 
        = ((~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)) 
           & ((~ (IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)) 
              & (1U >= (0x1fU & (IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0)))));
    __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller 
        = (0x1fffffffU & ((0x1fffffe0U & (__VdfgTmp_h5ca514d2__0 
                                          << 5U)) >> 
                          ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                            ? 0x1fU : (0x1fU & (IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0)))));
    __VdfgTmp_h575fe2f5__0 = (0x7ffffffU & (VL_GTS_III(32, 0U, 
                                                       VL_EXTENDS_II(32,27, __PVT__final_add__DOT__adder__DOT__close_sSigSum))
                                             ? (- __PVT__final_add__DOT__adder__DOT__close_sSigSum)
                                             : __PVT__final_add__DOT__adder__DOT__close_sSigSum));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
        = ((((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U)) 
                                                                   | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U))) 
                                           & VL_SHIFTL_III(27,27,32, 
                                                           (0x3fffffU 
                                                            & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                << 0x15U) 
                                                               | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                  >> 0xbU))), 5U))), 2U) 
               | ((IData)(((0x600U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
        = ((((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U)) 
                                                                   | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U))) 
                                           & VL_SHIFTL_III(27,27,32, 
                                                           (0x3fffffU 
                                                            & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                << 0x15U) 
                                                               | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                  >> 0xbU))), 5U))), 2U) 
               | ((IData)(((0x600U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
        = ((((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                        << 0x10U) 
                                                                       | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                          >> 0x10U))) 
                                                                   | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                << 2U))) 
                                           & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                               << 0x10U) 
                                              | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                 >> 0x10U)))), 2U) 
               | ((IData)(((0xc000U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller 
        = ((0x7fffffeU & (__PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller 
                          >> 2U)) | ((0U != (7U & __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller)) 
                                     | (0U != ((((IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (__VdfgTmp_h5ca514d2__0 
                                                              >> 0x16U)))) 
                                                 << 6U) 
                                                | (((IData)(
                                                            (0U 
                                                             != 
                                                             (0xfU 
                                                              & (__VdfgTmp_h5ca514d2__0 
                                                                 >> 0x12U)))) 
                                                    << 5U) 
                                                   | (((IData)(
                                                               (0U 
                                                                != 
                                                                (0xfU 
                                                                 & (__VdfgTmp_h5ca514d2__0 
                                                                    >> 0xeU)))) 
                                                       << 4U) 
                                                      | (((IData)(
                                                                  (0U 
                                                                   != 
                                                                   (0xfU 
                                                                    & (__VdfgTmp_h5ca514d2__0 
                                                                       >> 0xaU)))) 
                                                          << 3U) 
                                                         | (((IData)(
                                                                     (0U 
                                                                      != 
                                                                      (0xfU 
                                                                       & (__VdfgTmp_h5ca514d2__0 
                                                                          >> 6U)))) 
                                                             << 2U) 
                                                            | (((IData)(
                                                                        (0U 
                                                                         != 
                                                                         (0xfU 
                                                                          & (__VdfgTmp_h5ca514d2__0 
                                                                             >> 2U)))) 
                                                                << 1U) 
                                                               | (0U 
                                                                  != 
                                                                  (3U 
                                                                   & __VdfgTmp_h5ca514d2__0)))))))) 
                                               & ((0x40U 
                                                   & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                     ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                       ? 7U
                                                                       : 
                                                                      (7U 
                                                                       & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                          >> 2U)))) 
                                                      << 5U)) 
                                                  | ((0x20U 
                                                      & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                        ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                          ? 7U
                                                                          : 
                                                                         (7U 
                                                                          & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                             >> 2U)))) 
                                                         << 3U)) 
                                                     | ((0x10U 
                                                         & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                           ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                             ? 7U
                                                                             : 
                                                                            (7U 
                                                                             & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                            << 1U)) 
                                                        | ((8U 
                                                            & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                              ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                ? 7U
                                                                                : 
                                                                               (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                               >> 1U)) 
                                                           | ((4U 
                                                               & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                  >> 3U)) 
                                                              | ((2U 
                                                                  & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                     >> 5U)) 
                                                                 | (1U 
                                                                    & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                       >> 7U))))))))))));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn 
        = (((IData)((0U != (3U & __VdfgTmp_h575fe2f5__0))) 
            << 0xcU) | (((IData)((0U != (3U & (__VdfgTmp_h575fe2f5__0 
                                               >> 2U)))) 
                         << 0xbU) | (((IData)((0U != 
                                               (3U 
                                                & (__VdfgTmp_h575fe2f5__0 
                                                   >> 4U)))) 
                                      << 0xaU) | (((IData)(
                                                           (0U 
                                                            != 
                                                            (3U 
                                                             & (__VdfgTmp_h575fe2f5__0 
                                                                >> 6U)))) 
                                                   << 9U) 
                                                  | (((IData)(
                                                              (0U 
                                                               != 
                                                               (3U 
                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                   >> 8U)))) 
                                                      << 8U) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (3U 
                                                                   & (__VdfgTmp_h575fe2f5__0 
                                                                      >> 0xaU)))) 
                                                         << 7U) 
                                                        | (((IData)(
                                                                    (0U 
                                                                     != 
                                                                     (3U 
                                                                      & (__VdfgTmp_h575fe2f5__0 
                                                                         >> 0xcU)))) 
                                                            << 6U) 
                                                           | (((IData)(
                                                                       (0U 
                                                                        != 
                                                                        (3U 
                                                                         & (__VdfgTmp_h575fe2f5__0 
                                                                            >> 0xeU)))) 
                                                               << 5U) 
                                                              | (((IData)(
                                                                          (0U 
                                                                           != 
                                                                           (3U 
                                                                            & (__VdfgTmp_h575fe2f5__0 
                                                                               >> 0x10U)))) 
                                                                  << 4U) 
                                                                 | (((IData)(
                                                                             (0U 
                                                                              != 
                                                                              (3U 
                                                                               & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x12U)))) 
                                                                     << 3U) 
                                                                    | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x14U)))) 
                                                                        << 2U) 
                                                                       | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x16U)))) 
                                                                           << 1U) 
                                                                          | (0U 
                                                                             != 
                                                                             (3U 
                                                                              & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x18U)))))))))))))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x4000000U & VL_SHIFTL_III(27,27,32, 
                                                    (0x3fffffU 
                                                     & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                         << 0x15U) 
                                                        | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                           >> 0xbU))), 5U))
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 1U)
                         : g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 1U))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 0x18U))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x4000000U & VL_SHIFTL_III(27,27,32, 
                                                    (0x3fffffU 
                                                     & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                         << 0x15U) 
                                                        | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                           >> 0xbU))), 5U))
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 1U)
                         : g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 1U))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 0x18U))));
    __PVT__final_add__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x400U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0), 1U)
                         : final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 0xbU))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0), 0x18U))));
    __PVT__final_add__DOT__adder__DOT__far_sigSum = 
        (0xfffffffU & (VL_SHIFTL_III(28,28,32, (0xffffffU 
                                                & (VL_GTS_III(32, 0U, 
                                                              VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                    ? vlSelf->__VdfgTmp_h72256aee__0
                                                    : __VdfgTmp_hb02b96d6__0)), 3U) 
                       + (((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)
                            ? __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller
                            : (0x8000000U | (0x7ffffffU 
                                             & (~ __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller)))) 
                          + (1U & (~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns))))));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn 
        = ((0x2000U | (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn)) 
           & ((IData)(1U) + (0x1fffU & (~ (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn)))));
    vlSelf->g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h07f70812__0 
        = ((~ (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0xcU)) & VL_LTES_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 8U))))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    vlSelf->g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h07f70812__0 
        = ((~ (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0xcU)) & VL_LTES_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 8U))))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0 
        = ((~ (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0x16U)) & VL_LTES_III(32, 0x6bU, 
                                        VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 0xdU))))));
    __PVT__final_add__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar 
        = (0x1fU & (((((((((((2U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                              ? 1U : 0U) | ((4U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                             ? 2U : 0U)) 
                           | ((8U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                               ? 3U : 0U)) | ((0x10U 
                                               & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                               ? 4U
                                               : 0U)) 
                         | ((0x20U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                             ? 5U : 0U)) | ((0x40U 
                                             & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                             ? 6U : 0U)) 
                       | ((0x80U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                           ? 7U : 0U)) | ((0x100U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                           ? 8U : 0U)) 
                     | ((0x200U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                         ? 9U : 0U)) | ((0x400U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                         ? 0xaU : 0U)));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0xdU) | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                              & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__s2_fflags 
        = ((0x10U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                     >> 0xbU)) | (((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                   << 2U) | ((((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                     & (VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 1U))))), 8U)) 
                                                        & ((~ 
                                                            ((~ 
                                                              ((0x4000000U 
                                                                & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                ? 
                                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 2U)
                                                                : 
                                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 1U))) 
                                                             & (((0x4000000U 
                                                                  & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                  ? 
                                                                 (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x19U)
                                                                  : 
                                                                 (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x18U)) 
                                                                & ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                   & (((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                       & ((0x4000000U 
                                                                           & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                           ? 
                                                                          (0x1ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 2U))
                                                                           : 
                                                                          (0x3ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 1U)))) 
                                                                      | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                                                                         & ((VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                             >> 0x1aU) 
                                                                            & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                               >> 2U)))))))) 
                                                           & ((0x4000000U 
                                                               & VL_SHIFTL_III(27,27,32, 
                                                                               (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                               ? 
                                                              (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                               >> 1U)
                                                               : g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0)))))) 
                                              << 1U) 
                                             | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                                | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0xdU) | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                              & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__s2_fflags 
        = ((0x10U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                     >> 0xbU)) | (((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                   << 2U) | ((((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                     & (VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 1U))))), 8U)) 
                                                        & ((~ 
                                                            ((~ 
                                                              ((0x4000000U 
                                                                & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                ? 
                                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 2U)
                                                                : 
                                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 1U))) 
                                                             & (((0x4000000U 
                                                                  & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                  ? 
                                                                 (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x19U)
                                                                  : 
                                                                 (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x18U)) 
                                                                & ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                   & (((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                       & ((0x4000000U 
                                                                           & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                           ? 
                                                                          (0x1ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 2U))
                                                                           : 
                                                                          (0x3ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 1U)))) 
                                                                      | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                                                                         & ((VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                             >> 0x1aU) 
                                                                            & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                               >> 2U)))))))) 
                                                           & ((0x4000000U 
                                                               & VL_SHIFTL_III(27,27,32, 
                                                                               (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                               ? 
                                                              (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                               >> 1U)
                                                               : g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0)))))) 
                                              << 1U) 
                                             | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                                | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    vlSelf->__PVT__final_add__DOT__s2_fflags = ((0x10U 
                                                 & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                    >> 0x15U)) 
                                                | (((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                              & (VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 0xbU))))), 8U)) 
                                                                 & ((~ 
                                                                     ((~ 
                                                                       ((0x400U 
                                                                         & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                         ? 
                                                                        (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                         >> 2U)
                                                                         : 
                                                                        (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                         >> 1U))) 
                                                                      & (((0x400U 
                                                                           & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                           ? 
                                                                          (final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
                                                                           >> 0x19U)
                                                                           : 
                                                                          (final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
                                                                           >> 0x18U)) 
                                                                         & ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                            & (((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                                & ((0x400U 
                                                                                & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                                 ? 
                                                                                (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x11U))) 
                                                                               | ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
                                                                                & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 0xaU) 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x12U)) 
                                                                                | (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x10U)))))))))) 
                                                                    & ((0x400U 
                                                                        & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                        ? 
                                                                       (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                        >> 1U)
                                                                        : final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0)))))) 
                                                       << 1U) 
                                                      | ((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                                                         | ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0x17U) | ((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                               & (IData)(__PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp))));
    __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__final_add__DOT__rounding__DOT__overflow));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar 
        = (0x1fU & ((((IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar) 
                      | ((0x800U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                          ? 0xbU : 0U)) | ((0x1000U 
                                            & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                            ? 0xcU : 0U)) 
                    | ((0x2000U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                        ? 0xdU : 0U)));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp 
        = (0x1ffU & (((~ (((1U & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                   >> 0x16U) | VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)))))
                            ? 0x1c0U : 0U) | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut)
                                                ? 0x194U
                                                : 0U) 
                                              | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut)
                                                   ? 0x80U
                                                   : 0U) 
                                                 | ((IData)(__PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))))) 
                      & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)) 
                     | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut)
                          ? 0x6bU : 0U) | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut)
                                             ? 0x17fU
                                             : 0U) 
                                           | (((IData)(__PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U) 
                                              | ((IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)
                                                  ? 0x1c0U
                                                  : 0U))))));
    __PVT__final_add__DOT__adder__DOT__close_sigOut 
        = (0x7ffffffU & VL_SHIFTL_III(27,27,32, ((0x3ffffffU 
                                                  & __VdfgTmp_h575fe2f5__0) 
                                                 << 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(5,5,32, (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar), 1U))), 1U));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__isSubnormal 
        = (((2U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 6U)) 
            & (1U >= (0x3fU & (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp)))) 
           | (0U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 7U)));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__isInf 
        = ((~ ((IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp) 
               >> 6U)) & (3U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 7U)));
    vlSelf->__VdfgTmp_he6182ce2__0 = (((0U != VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 6U)) 
                                       << 0x17U) | 
                                      (0x7fffffU & 
                                       (((IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)
                                          ? 0x400000U
                                          : 0U) | (
                                                   ((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0)
                                                     ? 
                                                    (0x400000U 
                                                     & __PVT__final_add__DOT__rounding__DOT__common_fractOut)
                                                     : 0U) 
                                                   | ((((~ (IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)) 
                                                        & (IData)(final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0))
                                                        ? 
                                                       (0x3fffffU 
                                                        & __PVT__final_add__DOT__rounding__DOT__common_fractOut)
                                                        : 0U) 
                                                      | (- (IData)((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut))))))));
    vlSelf->final_add__DOT____Vcellinp__pipe_add__data_in 
        = (((QData)((IData)((((~ (IData)((vlSelf->__PVT__red_in
                                          [2U][0U] 
                                          >> 0x16U))) 
                              & (7U == (7U & (IData)(
                                                     (vlSelf->__PVT__red_in
                                                      [2U]
                                                      [0U] 
                                                      >> 0x1dU))))) 
                             | (((~ (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[9U] 
                                     >> 0x1fU)) & (0x1c0U 
                                                   == 
                                                   (0x1c0U 
                                                    & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]))) 
                                | ((IData)(__PVT__final_add__DOT__adder__DOT__isInfA) 
                                   & ((~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)) 
                                      & (IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB))))))) 
            << 0x2cU) | (((QData)((IData)((((3U == 
                                             VL_SHIFTR_III(32,32,32, 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSelf->__PVT__red_in
                                                                       [2U]
                                                                       [0U] 
                                                                       >> 0x17U))), 7U)) 
                                            & (IData)(
                                                      (vlSelf->__PVT__red_in
                                                       [2U]
                                                       [0U] 
                                                       >> 0x1dU))) 
                                           | ((3U == 
                                               VL_SHIFTR_III(32,32,32, 
                                                             (0x1ffU 
                                                              & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 7U)) 
                                              & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                 >> 6U))))) 
                          << 0x2bU) | (((QData)((IData)(__PVT__final_add__DOT__s1_isInf)) 
                                        << 0x2aU) | 
                                       (((QData)((IData)(
                                                         ((IData)(__PVT__final_add__DOT__adder__DOT__addZeros) 
                                                          | ((~ (IData)(__PVT__final_add__DOT__s1_isInf)) 
                                                             & ((~ (IData)(
                                                                           (0U 
                                                                            != 
                                                                            (3U 
                                                                             & (__PVT__final_add__DOT__adder__DOT__close_sigOut 
                                                                                >> 0x19U))))) 
                                                                & (IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)))))) 
                                         << 0x29U) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns) 
                                                                  | (IData)(__PVT__final_add__DOT__adder__DOT__isInfA)) 
                                                                 & (IData)(
                                                                           (vlSelf->__PVT__red_in
                                                                            [2U]
                                                                            [0U] 
                                                                            >> 0x20U))) 
                                                                | (((IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB) 
                                                                    & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                                       >> 9U)) 
                                                                   | ((~ 
                                                                       ((IData)(__PVT__final_add__DOT__s1_isInf) 
                                                                        | (IData)(__PVT__final_add__DOT__adder__DOT__addZeros))) 
                                                                      & (((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags) 
                                                                          & ((0U 
                                                                              != 
                                                                              (3U 
                                                                               & (__PVT__final_add__DOT__adder__DOT__close_sigOut 
                                                                                >> 0x19U))) 
                                                                             & ((IData)(
                                                                                (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x20U)) 
                                                                                ^ 
                                                                                VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,27, __PVT__final_add__DOT__adder__DOT__close_sSigSum))))) 
                                                                         | ((~ (IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)) 
                                                                            & (VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                                                ? 
                                                                               (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                                                >> 9U)
                                                                                : (IData)(
                                                                                (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x20U))))))))))) 
                                            << 0x28U) 
                                           | (((QData)((IData)(
                                                               (0x3ffU 
                                                                & ((((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags) 
                                                                     | VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))))
                                                                     ? 
                                                                    (0x1ffU 
                                                                     & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU])
                                                                     : 
                                                                    (0x1ffU 
                                                                     & (IData)(
                                                                               (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x17U)))) 
                                                                   - 
                                                                   ((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)
                                                                     ? 
                                                                    (0x1fU 
                                                                     & VL_SHIFTL_III(5,5,32, (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar), 1U))
                                                                     : 
                                                                    (1U 
                                                                     & (~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)))))))) 
                                               << 0x1eU) 
                                              | (QData)((IData)(
                                                                (0x3ffffff8U 
                                                                 & (((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)
                                                                      ? __PVT__final_add__DOT__adder__DOT__close_sigOut
                                                                      : 
                                                                     (0xfffffffU 
                                                                      & ((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)
                                                                          ? 
                                                                         (VL_SHIFTR_III(28,28,32, __PVT__final_add__DOT__adder__DOT__far_sigSum, 1U) 
                                                                          | (1U 
                                                                             & __PVT__final_add__DOT__adder__DOT__far_sigSum))
                                                                          : __PVT__final_add__DOT__adder__DOT__far_sigSum))) 
                                                                    << 3U))))))))));
}

VL_ATTR_COLD void Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2___stl_sequent__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT__fedp__0(Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vrtlsim_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                      Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2___stl_sequent__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT__fedp__0\n"); );
    // Init
    CData/*0:0*/ __PVT__final_add__DOT__s1_isInf;
    __PVT__final_add__DOT__s1_isInf = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__isInfA;
    __PVT__final_add__DOT__adder__DOT__isInfA = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__eqSigns;
    __PVT__final_add__DOT__adder__DOT__eqSigns = 0;
    SData/*9:0*/ __PVT__final_add__DOT__adder__DOT__sDiffExps;
    __PVT__final_add__DOT__adder__DOT__sDiffExps = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__isMaxAlign;
    __PVT__final_add__DOT__adder__DOT__isMaxAlign = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__closeSubMags;
    __PVT__final_add__DOT__adder__DOT__closeSubMags = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__close_sSigSum;
    __PVT__final_add__DOT__adder__DOT__close_sSigSum = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__close_sigOut;
    __PVT__final_add__DOT__adder__DOT__close_sigOut = 0;
    IData/*28:0*/ __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller;
    __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller;
    __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller = 0;
    IData/*27:0*/ __PVT__final_add__DOT__adder__DOT__far_sigSum;
    __PVT__final_add__DOT__adder__DOT__far_sigSum = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__addZeros;
    __PVT__final_add__DOT__adder__DOT__addZeros = 0;
    SData/*9:0*/ final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0;
    final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 = 0;
    SData/*12:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn = 0;
    SData/*13:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn = 0;
    CData/*4:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar = 0;
    CData/*4:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__roundMagUp;
    __PVT__final_add__DOT__rounding__DOT__roundMagUp = 0;
    IData/*22:0*/ __PVT__final_add__DOT__rounding__DOT__common_fractOut;
    __PVT__final_add__DOT__rounding__DOT__common_fractOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__commonCase;
    __PVT__final_add__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__overflow;
    __PVT__final_add__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut;
    __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut;
    __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut;
    __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut = 0;
    IData/*24:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    SData/*10:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp = 0;
    CData/*0:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0 = 0;
    IData/*24:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 = 0;
    IData/*31:0*/ final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0;
    final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 = 0;
    CData/*0:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp = 0;
    IData/*24:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    IData/*24:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 = 0;
    IData/*31:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 = 0;
    CData/*0:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp = 0;
    IData/*24:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    IData/*24:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 = 0;
    IData/*31:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 = 0;
    CData/*0:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    IData/*23:0*/ __VdfgTmp_hb02b96d6__0;
    __VdfgTmp_hb02b96d6__0 = 0;
    IData/*26:0*/ __VdfgTmp_h575fe2f5__0;
    __VdfgTmp_h575fe2f5__0 = 0;
    IData/*24:0*/ __VdfgTmp_h5ca514d2__0;
    __VdfgTmp_h5ca514d2__0 = 0;
    VlWide<17>/*543:0*/ __Vtemp_1;
    VlWide<17>/*543:0*/ __Vtemp_3;
    VlWide<17>/*543:0*/ __Vtemp_5;
    VlWide<17>/*543:0*/ __Vtemp_7;
    VlWide<17>/*543:0*/ __Vtemp_9;
    VlWide<17>/*543:0*/ __Vtemp_11;
    VlWide<17>/*543:0*/ __Vtemp_13;
    VlWide<17>/*543:0*/ __Vtemp_15;
    VlWide<17>/*543:0*/ __Vtemp_17;
    VlWide<17>/*543:0*/ __Vtemp_19;
    VlWide<17>/*543:0*/ __Vtemp_21;
    VlWide<17>/*543:0*/ __Vtemp_23;
    VlWide<17>/*543:0*/ __Vtemp_25;
    VlWide<17>/*543:0*/ __Vtemp_27;
    VlWide<17>/*543:0*/ __Vtemp_29;
    VlWide<17>/*543:0*/ __Vtemp_31;
    VlWide<17>/*543:0*/ __Vtemp_33;
    VlWide<17>/*543:0*/ __Vtemp_35;
    VlWide<17>/*543:0*/ __Vtemp_37;
    VlWide<17>/*543:0*/ __Vtemp_39;
    VlWide<17>/*543:0*/ __Vtemp_41;
    VlWide<17>/*543:0*/ __Vtemp_43;
    VlWide<17>/*543:0*/ __Vtemp_45;
    VlWide<17>/*543:0*/ __Vtemp_47;
    VlWide<17>/*543:0*/ __Vtemp_49;
    VlWide<17>/*543:0*/ __Vtemp_51;
    VlWide<17>/*543:0*/ __Vtemp_53;
    VlWide<17>/*543:0*/ __Vtemp_55;
    VlWide<17>/*543:0*/ __Vtemp_57;
    VlWide<17>/*543:0*/ __Vtemp_59;
    VlWide<17>/*543:0*/ __Vtemp_61;
    VlWide<17>/*543:0*/ __Vtemp_63;
    VlWide<17>/*543:0*/ __Vtemp_65;
    VlWide<17>/*543:0*/ __Vtemp_67;
    VlWide<17>/*543:0*/ __Vtemp_69;
    VlWide<17>/*543:0*/ __Vtemp_71;
    VlWide<17>/*543:0*/ __Vtemp_73;
    VlWide<17>/*543:0*/ __Vtemp_75;
    VlWide<17>/*543:0*/ __Vtemp_77;
    VlWide<17>/*543:0*/ __Vtemp_79;
    VlWide<17>/*543:0*/ __Vtemp_81;
    VlWide<17>/*543:0*/ __Vtemp_83;
    VlWide<17>/*543:0*/ __Vtemp_85;
    VlWide<17>/*543:0*/ __Vtemp_87;
    VlWide<17>/*543:0*/ __Vtemp_89;
    VlWide<17>/*543:0*/ __Vtemp_91;
    VlWide<17>/*543:0*/ __Vtemp_93;
    VlWide<17>/*543:0*/ __Vtemp_95;
    VlWide<17>/*543:0*/ __Vtemp_97;
    VlWide<17>/*543:0*/ __Vtemp_99;
    VlWide<17>/*543:0*/ __Vtemp_101;
    VlWide<17>/*543:0*/ __Vtemp_103;
    VlWide<17>/*543:0*/ __Vtemp_105;
    VlWide<17>/*543:0*/ __Vtemp_107;
    VlWide<17>/*543:0*/ __Vtemp_109;
    VlWide<17>/*543:0*/ __Vtemp_111;
    VlWide<17>/*543:0*/ __Vtemp_113;
    VlWide<17>/*543:0*/ __Vtemp_115;
    VlWide<17>/*543:0*/ __Vtemp_117;
    VlWide<17>/*543:0*/ __Vtemp_119;
    VlWide<17>/*543:0*/ __Vtemp_121;
    VlWide<17>/*543:0*/ __Vtemp_123;
    VlWide<17>/*543:0*/ __Vtemp_125;
    VlWide<17>/*543:0*/ __Vtemp_127;
    VlWide<17>/*543:0*/ __Vtemp_129;
    VlWide<17>/*543:0*/ __Vtemp_131;
    VlWide<17>/*543:0*/ __Vtemp_133;
    VlWide<17>/*543:0*/ __Vtemp_135;
    VlWide<17>/*543:0*/ __Vtemp_137;
    VlWide<17>/*543:0*/ __Vtemp_139;
    VlWide<17>/*543:0*/ __Vtemp_141;
    VlWide<17>/*543:0*/ __Vtemp_143;
    VlWide<17>/*543:0*/ __Vtemp_145;
    VlWide<17>/*543:0*/ __Vtemp_147;
    VlWide<17>/*543:0*/ __Vtemp_149;
    // Body
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 6U));
    vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB 
        = ((~ (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
               >> 6U)) & (3U == VL_SHIFTR_III(32,32,32, 
                                              (0x1ffU 
                                               & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 7U)));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0xc000U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0xc000U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x1fU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1cU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x20U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1bU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x21U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1aU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x22U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x19U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x23U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x18U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x24U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x17U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x25U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x16U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x26U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x15U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x27U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x14U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x28U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x13U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x29U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x12U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2aU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x11U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2bU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x10U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2cU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xfU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2dU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xeU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2eU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xdU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2fU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xcU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x30U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xbU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x31U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xaU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x32U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 9U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x33U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 8U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x34U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 7U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x35U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__2__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 6U));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 8U))) | (4U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                  >> 8U))));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 8U))) | (4U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                  >> 8U))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x200U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0xbU))) | (IData)(((0x300U 
                                              == (0x700U 
                                                  & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                             & (~ (
                                                   vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   >> 0xbU)))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x200U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0xbU))) | (IData)(((0x300U 
                                              == (0x700U 
                                                  & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                             & (~ (
                                                   vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   >> 0xbU)))));
    vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0x3000000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__VdfgTmp_h72256aee__0 = (((0U != VL_SHIFTR_III(32,32,32, 
                                                            (0x1ffU 
                                                             & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 6U)) 
                                       << 0x17U) | 
                                      (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[9U] 
                                       >> 9U));
    final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 0xdU))) | (4U == (7U & 
                                              (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                               >> 0xdU))));
    __PVT__final_add__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x4000U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0x15U))) | (IData)(((0x6000U 
                                               == (0xe000U 
                                                   & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                              & (~ 
                                                 (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0x15U)))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_1, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_3, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_5, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_7, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_9, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_11, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_13, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_15, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_17, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_19, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_21, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_23, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_25, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_27, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_29, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_31, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_33, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_35, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_37, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_39, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_41, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_43, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_45, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_47, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_49, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_1[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_3[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_5[3U]) << 0xaU)) 
                 | ((0x200000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                   & __Vtemp_7[3U]) 
                                  << 8U)) | ((0x100000U 
                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                  & __Vtemp_9[3U]) 
                                                 << 6U)) 
                                             | ((0x80000U 
                                                 & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                     & __Vtemp_11[3U]) 
                                                    << 4U)) 
                                                | ((0x40000U 
                                                    & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                        & __Vtemp_13[3U]) 
                                                       << 2U)) 
                                                   | ((0x20000U 
                                                       & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_15[3U])) 
                                                      | ((0x10000U 
                                                          & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                              & __Vtemp_17[3U]) 
                                                             >> 2U)) 
                                                         | ((0x8000U 
                                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                 & __Vtemp_19[3U]) 
                                                                >> 4U)) 
                                                            | ((0x4000U 
                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                    & __Vtemp_21[3U]) 
                                                                   >> 6U)) 
                                                               | ((0x2000U 
                                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                       & __Vtemp_23[3U]) 
                                                                      >> 8U)) 
                                                                  | ((0x1000U 
                                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                          & __Vtemp_25[3U]) 
                                                                         >> 0xaU)) 
                                                                     | ((0x800U 
                                                                         & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                             & __Vtemp_27[3U]) 
                                                                            >> 0xcU)) 
                                                                        | ((0x400U 
                                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_29[3U]) 
                                                                               >> 0xeU)) 
                                                                           | ((0x200U 
                                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_31[3U]) 
                                                                                >> 0x10U)) 
                                                                              | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_33[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_35[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_37[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_39[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_41[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_43[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_45[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_47[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_49[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_51, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_53, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_55, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_57, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_59, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_61, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_63, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_65, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_67, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_69, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_71, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_73, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_75, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_77, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_79, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_81, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_83, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_85, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_87, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_89, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_91, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_93, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_95, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_97, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_99, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_51[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_53[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_55[3U]) << 0xaU)) 
                 | ((0x200000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                   & __Vtemp_57[3U]) 
                                  << 8U)) | ((0x100000U 
                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                  & __Vtemp_59[3U]) 
                                                 << 6U)) 
                                             | ((0x80000U 
                                                 & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                     & __Vtemp_61[3U]) 
                                                    << 4U)) 
                                                | ((0x40000U 
                                                    & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                        & __Vtemp_63[3U]) 
                                                       << 2U)) 
                                                   | ((0x20000U 
                                                       & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_65[3U])) 
                                                      | ((0x10000U 
                                                          & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                              & __Vtemp_67[3U]) 
                                                             >> 2U)) 
                                                         | ((0x8000U 
                                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                 & __Vtemp_69[3U]) 
                                                                >> 4U)) 
                                                            | ((0x4000U 
                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                    & __Vtemp_71[3U]) 
                                                                   >> 6U)) 
                                                               | ((0x2000U 
                                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                       & __Vtemp_73[3U]) 
                                                                      >> 8U)) 
                                                                  | ((0x1000U 
                                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                          & __Vtemp_75[3U]) 
                                                                         >> 0xaU)) 
                                                                     | ((0x800U 
                                                                         & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                             & __Vtemp_77[3U]) 
                                                                            >> 0xcU)) 
                                                                        | ((0x400U 
                                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_79[3U]) 
                                                                               >> 0xeU)) 
                                                                           | ((0x200U 
                                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_81[3U]) 
                                                                                >> 0x10U)) 
                                                                              | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_83[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_85[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_87[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_89[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_91[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_93[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_95[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_97[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_99[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_101, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_103, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_105, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_107, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_109, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_111, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_113, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_115, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_117, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_119, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_121, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_123, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_125, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_127, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_129, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_131, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_133, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_135, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_137, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_139, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_141, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_143, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_145, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_147, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_149, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_101[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_103[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_105[3U]) 
                               << 0xaU)) | ((0x200000U 
                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                 & __Vtemp_107[3U]) 
                                                << 8U)) 
                                            | ((0x100000U 
                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                    & __Vtemp_109[3U]) 
                                                   << 6U)) 
                                               | ((0x80000U 
                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                       & __Vtemp_111[3U]) 
                                                      << 4U)) 
                                                  | ((0x40000U 
                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_113[3U]) 
                                                         << 2U)) 
                                                     | ((0x20000U 
                                                         & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                            & __Vtemp_115[3U])) 
                                                        | ((0x10000U 
                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                & __Vtemp_117[3U]) 
                                                               >> 2U)) 
                                                           | ((0x8000U 
                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                   & __Vtemp_119[3U]) 
                                                                  >> 4U)) 
                                                              | ((0x4000U 
                                                                  & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                      & __Vtemp_121[3U]) 
                                                                     >> 6U)) 
                                                                 | ((0x2000U 
                                                                     & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                         & __Vtemp_123[3U]) 
                                                                        >> 8U)) 
                                                                    | ((0x1000U 
                                                                        & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                            & __Vtemp_125[3U]) 
                                                                           >> 0xaU)) 
                                                                       | ((0x800U 
                                                                           & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                               & __Vtemp_127[3U]) 
                                                                              >> 0xcU)) 
                                                                          | ((0x400U 
                                                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_129[3U]) 
                                                                                >> 0xeU)) 
                                                                             | ((0x200U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_131[3U]) 
                                                                                >> 0x10U)) 
                                                                                | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_133[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_135[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_137[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_139[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_141[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_143[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_145[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_147[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_149[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    vlSelf->__PVT__red_in[1U][0U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__0__KET____DOT__g_add__BRA__0__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__red_in[1U][1U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__0__KET____DOT__g_add__BRA__1__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__red_in[2U][0U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__1__KET____DOT__g_add__BRA__0__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__mult_result[0U] = vlSelf->__PVT__g_prod__BRA__0__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[1U] = vlSelf->__PVT__g_prod__BRA__1__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[2U] = vlSelf->__PVT__g_prod__BRA__2__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[3U] = vlSelf->__PVT__g_prod__BRA__3__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0x3000U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0x3000U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp));
    __PVT__final_add__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0xc00000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
        = (__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (VL_SHIFTL_III(27,27,32, (0x3fffffU 
                                             & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                 << 0x15U) 
                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   >> 0xbU))), 5U) 
                    >> 0x1aU)));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
        = (__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (VL_SHIFTL_III(27,27,32, (0x3fffffU 
                                             & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                 << 0x15U) 
                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   >> 0xbU))), 5U) 
                    >> 0x1aU)));
    final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
        = (__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                    >> 0xaU)));
    vlSelf->__PVT__red_in[0U][0U] = vlSelf->__PVT__mult_result
        [0U];
    vlSelf->__PVT__red_in[0U][1U] = vlSelf->__PVT__mult_result
        [1U];
    vlSelf->__PVT__red_in[0U][2U] = vlSelf->__PVT__mult_result
        [2U];
    vlSelf->__PVT__red_in[0U][3U] = vlSelf->__PVT__mult_result
        [3U];
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                >> 3U) & (VL_SHIFTR_III(27,27,32, 
                                                        (3U 
                                                         | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                            << 2U)), 1U) 
                                          >> 3U))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                             << 2U)), 1U)) 
           & (3U | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                    << 2U)));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                >> 3U) & (VL_SHIFTR_III(27,27,32, 
                                                        (3U 
                                                         | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                            << 2U)), 1U) 
                                          >> 3U))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                             << 2U)), 1U)) 
           & (3U | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                    << 2U)));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = ((0U != (0xffffffU & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                  << 0xdU) | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                              >> 0x13U)) 
                                & (VL_SHIFTR_III(27,27,32, 
                                                 (3U 
                                                  | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                     << 2U)), 1U) 
                                   >> 3U)))) | (0U 
                                                != 
                                                (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   << 0x10U) 
                                                  | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0x10U)) 
                                                 & (1U 
                                                    | (6U 
                                                       & (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                          << 1U))))));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                             << 2U)), 1U)) 
           & (3U | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                    << 2U)));
    __PVT__final_add__DOT__adder__DOT__addZeros = (
                                                   (0U 
                                                    == 
                                                    VL_SHIFTR_III(32,32,32, 
                                                                  (0x1ffU 
                                                                   & (IData)(
                                                                             (vlSelf->__PVT__red_in
                                                                              [2U]
                                                                              [0U] 
                                                                              >> 0x17U))), 6U)) 
                                                   & (0U 
                                                      == 
                                                      VL_SHIFTR_III(32,32,32, 
                                                                    (0x1ffU 
                                                                     & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 6U)));
    __PVT__final_add__DOT__adder__DOT__isInfA = ((~ (IData)(
                                                            (vlSelf->__PVT__red_in
                                                             [2U]
                                                             [0U] 
                                                             >> 0x1dU))) 
                                                 & (3U 
                                                    == 
                                                    VL_SHIFTR_III(32,32,32, 
                                                                  (0x1ffU 
                                                                   & (IData)(
                                                                             (vlSelf->__PVT__red_in
                                                                              [2U]
                                                                              [0U] 
                                                                              >> 0x17U))), 7U)));
    __PVT__final_add__DOT__adder__DOT__eqSigns = ((1U 
                                                   & (IData)(
                                                             (vlSelf->__PVT__red_in
                                                              [2U]
                                                              [0U] 
                                                              >> 0x20U))) 
                                                  == 
                                                  (1U 
                                                   & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                      >> 9U)));
    __VdfgTmp_hb02b96d6__0 = (((0U != VL_SHIFTR_III(32,32,32, 
                                                    (0x1ffU 
                                                     & (IData)(
                                                               (vlSelf->__PVT__red_in
                                                                [2U]
                                                                [0U] 
                                                                >> 0x17U))), 6U)) 
                               << 0x17U) | (0x7fffffU 
                                            & (IData)(
                                                      vlSelf->__PVT__red_in
                                                      [2U]
                                                      [0U])));
    __PVT__final_add__DOT__adder__DOT__sDiffExps = 
        (0x3ffU & ((0x1ffU & (IData)((vlSelf->__PVT__red_in
                                      [2U][0U] >> 0x17U))) 
                   - (0x1ffU & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU])));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                & __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask) 
                               >> 3U)));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                & __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask) 
                               >> 3U)));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = ((0U != (0xffffffU & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                  << 0xdU) | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                              >> 0x13U)) 
                                & (__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
                                   >> 3U)))) | (0U 
                                                != 
                                                (7U 
                                                 & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                      << 0x10U) 
                                                     | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                        >> 0x10U)) 
                                                    & __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask))));
    __PVT__final_add__DOT__s1_isInf = ((IData)(__PVT__final_add__DOT__adder__DOT__isInfA) 
                                       | (IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB));
    if (VL_GTS_III(32, 0U, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))) {
        __VdfgTmp_h5ca514d2__0 = __VdfgTmp_hb02b96d6__0;
        final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 
            = (0x3ffU & ((0x1ffU & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]) 
                         - (0x1ffU & (IData)((vlSelf->__PVT__red_in
                                              [2U][0U] 
                                              >> 0x17U)))));
    } else {
        __VdfgTmp_h5ca514d2__0 = vlSelf->__VdfgTmp_h72256aee__0;
        final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 
            = (0x3ffU & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps));
    }
    __PVT__final_add__DOT__adder__DOT__isMaxAlign = 
        ((0U != VL_SHIFTRS_III(32,32,32, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)), 5U)) 
         & ((0xffffffffU != VL_SHIFTRS_III(32,32,32, 
                                           VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)), 5U)) 
            | (0U == (0x1fU & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))));
    __PVT__final_add__DOT__adder__DOT__close_sSigSum 
        = (0x7ffffffU & ((((VL_LTES_III(32, 0U, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))) 
                            & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))
                            ? VL_SHIFTL_III(27,27,32, __VdfgTmp_hb02b96d6__0, 2U)
                            : 0U) | ((((~ (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)) 
                                       & VL_LTES_III(32, 0U, 
                                                     VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))))
                                       ? VL_SHIFTL_III(27,27,32, __VdfgTmp_hb02b96d6__0, 1U)
                                       : 0U) | (VL_GTS_III(32, 0U, 
                                                           VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                 ? __VdfgTmp_hb02b96d6__0
                                                 : 0U))) 
                         - VL_SHIFTL_III(27,27,32, vlSelf->__VdfgTmp_h72256aee__0, 1U)));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__final_add__DOT__adder__DOT__closeSubMags 
        = ((~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)) 
           & ((~ (IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)) 
              & (1U >= (0x1fU & (IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0)))));
    __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller 
        = (0x1fffffffU & ((0x1fffffe0U & (__VdfgTmp_h5ca514d2__0 
                                          << 5U)) >> 
                          ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                            ? 0x1fU : (0x1fU & (IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0)))));
    __VdfgTmp_h575fe2f5__0 = (0x7ffffffU & (VL_GTS_III(32, 0U, 
                                                       VL_EXTENDS_II(32,27, __PVT__final_add__DOT__adder__DOT__close_sSigSum))
                                             ? (- __PVT__final_add__DOT__adder__DOT__close_sSigSum)
                                             : __PVT__final_add__DOT__adder__DOT__close_sSigSum));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
        = ((((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U)) 
                                                                   | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U))) 
                                           & VL_SHIFTL_III(27,27,32, 
                                                           (0x3fffffU 
                                                            & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                << 0x15U) 
                                                               | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                  >> 0xbU))), 5U))), 2U) 
               | ((IData)(((0x600U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
        = ((((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U)) 
                                                                   | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U))) 
                                           & VL_SHIFTL_III(27,27,32, 
                                                           (0x3fffffU 
                                                            & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                << 0x15U) 
                                                               | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                  >> 0xbU))), 5U))), 2U) 
               | ((IData)(((0x600U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
        = ((((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                        << 0x10U) 
                                                                       | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                          >> 0x10U))) 
                                                                   | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                << 2U))) 
                                           & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                               << 0x10U) 
                                              | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                 >> 0x10U)))), 2U) 
               | ((IData)(((0xc000U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller 
        = ((0x7fffffeU & (__PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller 
                          >> 2U)) | ((0U != (7U & __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller)) 
                                     | (0U != ((((IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (__VdfgTmp_h5ca514d2__0 
                                                              >> 0x16U)))) 
                                                 << 6U) 
                                                | (((IData)(
                                                            (0U 
                                                             != 
                                                             (0xfU 
                                                              & (__VdfgTmp_h5ca514d2__0 
                                                                 >> 0x12U)))) 
                                                    << 5U) 
                                                   | (((IData)(
                                                               (0U 
                                                                != 
                                                                (0xfU 
                                                                 & (__VdfgTmp_h5ca514d2__0 
                                                                    >> 0xeU)))) 
                                                       << 4U) 
                                                      | (((IData)(
                                                                  (0U 
                                                                   != 
                                                                   (0xfU 
                                                                    & (__VdfgTmp_h5ca514d2__0 
                                                                       >> 0xaU)))) 
                                                          << 3U) 
                                                         | (((IData)(
                                                                     (0U 
                                                                      != 
                                                                      (0xfU 
                                                                       & (__VdfgTmp_h5ca514d2__0 
                                                                          >> 6U)))) 
                                                             << 2U) 
                                                            | (((IData)(
                                                                        (0U 
                                                                         != 
                                                                         (0xfU 
                                                                          & (__VdfgTmp_h5ca514d2__0 
                                                                             >> 2U)))) 
                                                                << 1U) 
                                                               | (0U 
                                                                  != 
                                                                  (3U 
                                                                   & __VdfgTmp_h5ca514d2__0)))))))) 
                                               & ((0x40U 
                                                   & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                     ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                       ? 7U
                                                                       : 
                                                                      (7U 
                                                                       & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                          >> 2U)))) 
                                                      << 5U)) 
                                                  | ((0x20U 
                                                      & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                        ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                          ? 7U
                                                                          : 
                                                                         (7U 
                                                                          & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                             >> 2U)))) 
                                                         << 3U)) 
                                                     | ((0x10U 
                                                         & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                           ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                             ? 7U
                                                                             : 
                                                                            (7U 
                                                                             & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                            << 1U)) 
                                                        | ((8U 
                                                            & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                              ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                ? 7U
                                                                                : 
                                                                               (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                               >> 1U)) 
                                                           | ((4U 
                                                               & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                  >> 3U)) 
                                                              | ((2U 
                                                                  & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                     >> 5U)) 
                                                                 | (1U 
                                                                    & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                       >> 7U))))))))))));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn 
        = (((IData)((0U != (3U & __VdfgTmp_h575fe2f5__0))) 
            << 0xcU) | (((IData)((0U != (3U & (__VdfgTmp_h575fe2f5__0 
                                               >> 2U)))) 
                         << 0xbU) | (((IData)((0U != 
                                               (3U 
                                                & (__VdfgTmp_h575fe2f5__0 
                                                   >> 4U)))) 
                                      << 0xaU) | (((IData)(
                                                           (0U 
                                                            != 
                                                            (3U 
                                                             & (__VdfgTmp_h575fe2f5__0 
                                                                >> 6U)))) 
                                                   << 9U) 
                                                  | (((IData)(
                                                              (0U 
                                                               != 
                                                               (3U 
                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                   >> 8U)))) 
                                                      << 8U) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (3U 
                                                                   & (__VdfgTmp_h575fe2f5__0 
                                                                      >> 0xaU)))) 
                                                         << 7U) 
                                                        | (((IData)(
                                                                    (0U 
                                                                     != 
                                                                     (3U 
                                                                      & (__VdfgTmp_h575fe2f5__0 
                                                                         >> 0xcU)))) 
                                                            << 6U) 
                                                           | (((IData)(
                                                                       (0U 
                                                                        != 
                                                                        (3U 
                                                                         & (__VdfgTmp_h575fe2f5__0 
                                                                            >> 0xeU)))) 
                                                               << 5U) 
                                                              | (((IData)(
                                                                          (0U 
                                                                           != 
                                                                           (3U 
                                                                            & (__VdfgTmp_h575fe2f5__0 
                                                                               >> 0x10U)))) 
                                                                  << 4U) 
                                                                 | (((IData)(
                                                                             (0U 
                                                                              != 
                                                                              (3U 
                                                                               & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x12U)))) 
                                                                     << 3U) 
                                                                    | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x14U)))) 
                                                                        << 2U) 
                                                                       | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x16U)))) 
                                                                           << 1U) 
                                                                          | (0U 
                                                                             != 
                                                                             (3U 
                                                                              & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x18U)))))))))))))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x4000000U & VL_SHIFTL_III(27,27,32, 
                                                    (0x3fffffU 
                                                     & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                         << 0x15U) 
                                                        | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                           >> 0xbU))), 5U))
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 1U)
                         : g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 1U))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 0x18U))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x4000000U & VL_SHIFTL_III(27,27,32, 
                                                    (0x3fffffU 
                                                     & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                         << 0x15U) 
                                                        | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                           >> 0xbU))), 5U))
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 1U)
                         : g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 1U))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 0x18U))));
    __PVT__final_add__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x400U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0), 1U)
                         : final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 0xbU))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0), 0x18U))));
    __PVT__final_add__DOT__adder__DOT__far_sigSum = 
        (0xfffffffU & (VL_SHIFTL_III(28,28,32, (0xffffffU 
                                                & (VL_GTS_III(32, 0U, 
                                                              VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                    ? vlSelf->__VdfgTmp_h72256aee__0
                                                    : __VdfgTmp_hb02b96d6__0)), 3U) 
                       + (((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)
                            ? __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller
                            : (0x8000000U | (0x7ffffffU 
                                             & (~ __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller)))) 
                          + (1U & (~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns))))));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn 
        = ((0x2000U | (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn)) 
           & ((IData)(1U) + (0x1fffU & (~ (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn)))));
    vlSelf->g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h07f70812__0 
        = ((~ (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0xcU)) & VL_LTES_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 8U))))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    vlSelf->g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h07f70812__0 
        = ((~ (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0xcU)) & VL_LTES_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 8U))))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0 
        = ((~ (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0x16U)) & VL_LTES_III(32, 0x6bU, 
                                        VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 0xdU))))));
    __PVT__final_add__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar 
        = (0x1fU & (((((((((((2U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                              ? 1U : 0U) | ((4U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                             ? 2U : 0U)) 
                           | ((8U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                               ? 3U : 0U)) | ((0x10U 
                                               & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                               ? 4U
                                               : 0U)) 
                         | ((0x20U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                             ? 5U : 0U)) | ((0x40U 
                                             & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                             ? 6U : 0U)) 
                       | ((0x80U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                           ? 7U : 0U)) | ((0x100U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                           ? 8U : 0U)) 
                     | ((0x200U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                         ? 9U : 0U)) | ((0x400U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                         ? 0xaU : 0U)));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0xdU) | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                              & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__s2_fflags 
        = ((0x10U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                     >> 0xbU)) | (((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                   << 2U) | ((((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                     & (VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 1U))))), 8U)) 
                                                        & ((~ 
                                                            ((~ 
                                                              ((0x4000000U 
                                                                & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                ? 
                                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 2U)
                                                                : 
                                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 1U))) 
                                                             & (((0x4000000U 
                                                                  & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                  ? 
                                                                 (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x19U)
                                                                  : 
                                                                 (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x18U)) 
                                                                & ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                   & (((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                       & ((0x4000000U 
                                                                           & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                           ? 
                                                                          (0x1ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 2U))
                                                                           : 
                                                                          (0x3ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 1U)))) 
                                                                      | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                                                                         & ((VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                             >> 0x1aU) 
                                                                            & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                               >> 2U)))))))) 
                                                           & ((0x4000000U 
                                                               & VL_SHIFTL_III(27,27,32, 
                                                                               (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                               ? 
                                                              (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                               >> 1U)
                                                               : g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0)))))) 
                                              << 1U) 
                                             | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                                | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0xdU) | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                              & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__s2_fflags 
        = ((0x10U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                     >> 0xbU)) | (((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                   << 2U) | ((((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                     & (VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 1U))))), 8U)) 
                                                        & ((~ 
                                                            ((~ 
                                                              ((0x4000000U 
                                                                & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                ? 
                                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 2U)
                                                                : 
                                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 1U))) 
                                                             & (((0x4000000U 
                                                                  & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                  ? 
                                                                 (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x19U)
                                                                  : 
                                                                 (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x18U)) 
                                                                & ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                   & (((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                       & ((0x4000000U 
                                                                           & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                           ? 
                                                                          (0x1ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 2U))
                                                                           : 
                                                                          (0x3ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 1U)))) 
                                                                      | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                                                                         & ((VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                             >> 0x1aU) 
                                                                            & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                               >> 2U)))))))) 
                                                           & ((0x4000000U 
                                                               & VL_SHIFTL_III(27,27,32, 
                                                                               (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                               ? 
                                                              (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                               >> 1U)
                                                               : g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0)))))) 
                                              << 1U) 
                                             | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                                | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    vlSelf->__PVT__final_add__DOT__s2_fflags = ((0x10U 
                                                 & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                    >> 0x15U)) 
                                                | (((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                              & (VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 0xbU))))), 8U)) 
                                                                 & ((~ 
                                                                     ((~ 
                                                                       ((0x400U 
                                                                         & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                         ? 
                                                                        (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                         >> 2U)
                                                                         : 
                                                                        (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                         >> 1U))) 
                                                                      & (((0x400U 
                                                                           & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                           ? 
                                                                          (final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
                                                                           >> 0x19U)
                                                                           : 
                                                                          (final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
                                                                           >> 0x18U)) 
                                                                         & ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                            & (((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                                & ((0x400U 
                                                                                & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                                 ? 
                                                                                (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x11U))) 
                                                                               | ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
                                                                                & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 0xaU) 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x12U)) 
                                                                                | (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x10U)))))))))) 
                                                                    & ((0x400U 
                                                                        & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                        ? 
                                                                       (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                        >> 1U)
                                                                        : final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0)))))) 
                                                       << 1U) 
                                                      | ((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                                                         | ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0x17U) | ((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                               & (IData)(__PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp))));
    __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__final_add__DOT__rounding__DOT__overflow));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar 
        = (0x1fU & ((((IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar) 
                      | ((0x800U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                          ? 0xbU : 0U)) | ((0x1000U 
                                            & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                            ? 0xcU : 0U)) 
                    | ((0x2000U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                        ? 0xdU : 0U)));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp 
        = (0x1ffU & (((~ (((1U & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                   >> 0x16U) | VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)))))
                            ? 0x1c0U : 0U) | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut)
                                                ? 0x194U
                                                : 0U) 
                                              | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut)
                                                   ? 0x80U
                                                   : 0U) 
                                                 | ((IData)(__PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))))) 
                      & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)) 
                     | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut)
                          ? 0x6bU : 0U) | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut)
                                             ? 0x17fU
                                             : 0U) 
                                           | (((IData)(__PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U) 
                                              | ((IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)
                                                  ? 0x1c0U
                                                  : 0U))))));
    __PVT__final_add__DOT__adder__DOT__close_sigOut 
        = (0x7ffffffU & VL_SHIFTL_III(27,27,32, ((0x3ffffffU 
                                                  & __VdfgTmp_h575fe2f5__0) 
                                                 << 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(5,5,32, (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar), 1U))), 1U));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__isSubnormal 
        = (((2U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 6U)) 
            & (1U >= (0x3fU & (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp)))) 
           | (0U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 7U)));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__isInf 
        = ((~ ((IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp) 
               >> 6U)) & (3U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 7U)));
    vlSelf->__VdfgTmp_he6182ce2__0 = (((0U != VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 6U)) 
                                       << 0x17U) | 
                                      (0x7fffffU & 
                                       (((IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)
                                          ? 0x400000U
                                          : 0U) | (
                                                   ((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0)
                                                     ? 
                                                    (0x400000U 
                                                     & __PVT__final_add__DOT__rounding__DOT__common_fractOut)
                                                     : 0U) 
                                                   | ((((~ (IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)) 
                                                        & (IData)(final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0))
                                                        ? 
                                                       (0x3fffffU 
                                                        & __PVT__final_add__DOT__rounding__DOT__common_fractOut)
                                                        : 0U) 
                                                      | (- (IData)((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut))))))));
    vlSelf->final_add__DOT____Vcellinp__pipe_add__data_in 
        = (((QData)((IData)((((~ (IData)((vlSelf->__PVT__red_in
                                          [2U][0U] 
                                          >> 0x16U))) 
                              & (7U == (7U & (IData)(
                                                     (vlSelf->__PVT__red_in
                                                      [2U]
                                                      [0U] 
                                                      >> 0x1dU))))) 
                             | (((~ (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[9U] 
                                     >> 0x1fU)) & (0x1c0U 
                                                   == 
                                                   (0x1c0U 
                                                    & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]))) 
                                | ((IData)(__PVT__final_add__DOT__adder__DOT__isInfA) 
                                   & ((~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)) 
                                      & (IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB))))))) 
            << 0x2cU) | (((QData)((IData)((((3U == 
                                             VL_SHIFTR_III(32,32,32, 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSelf->__PVT__red_in
                                                                       [2U]
                                                                       [0U] 
                                                                       >> 0x17U))), 7U)) 
                                            & (IData)(
                                                      (vlSelf->__PVT__red_in
                                                       [2U]
                                                       [0U] 
                                                       >> 0x1dU))) 
                                           | ((3U == 
                                               VL_SHIFTR_III(32,32,32, 
                                                             (0x1ffU 
                                                              & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 7U)) 
                                              & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                 >> 6U))))) 
                          << 0x2bU) | (((QData)((IData)(__PVT__final_add__DOT__s1_isInf)) 
                                        << 0x2aU) | 
                                       (((QData)((IData)(
                                                         ((IData)(__PVT__final_add__DOT__adder__DOT__addZeros) 
                                                          | ((~ (IData)(__PVT__final_add__DOT__s1_isInf)) 
                                                             & ((~ (IData)(
                                                                           (0U 
                                                                            != 
                                                                            (3U 
                                                                             & (__PVT__final_add__DOT__adder__DOT__close_sigOut 
                                                                                >> 0x19U))))) 
                                                                & (IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)))))) 
                                         << 0x29U) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns) 
                                                                  | (IData)(__PVT__final_add__DOT__adder__DOT__isInfA)) 
                                                                 & (IData)(
                                                                           (vlSelf->__PVT__red_in
                                                                            [2U]
                                                                            [0U] 
                                                                            >> 0x20U))) 
                                                                | (((IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB) 
                                                                    & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                                       >> 9U)) 
                                                                   | ((~ 
                                                                       ((IData)(__PVT__final_add__DOT__s1_isInf) 
                                                                        | (IData)(__PVT__final_add__DOT__adder__DOT__addZeros))) 
                                                                      & (((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags) 
                                                                          & ((0U 
                                                                              != 
                                                                              (3U 
                                                                               & (__PVT__final_add__DOT__adder__DOT__close_sigOut 
                                                                                >> 0x19U))) 
                                                                             & ((IData)(
                                                                                (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x20U)) 
                                                                                ^ 
                                                                                VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,27, __PVT__final_add__DOT__adder__DOT__close_sSigSum))))) 
                                                                         | ((~ (IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)) 
                                                                            & (VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                                                ? 
                                                                               (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                                                >> 9U)
                                                                                : (IData)(
                                                                                (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x20U))))))))))) 
                                            << 0x28U) 
                                           | (((QData)((IData)(
                                                               (0x3ffU 
                                                                & ((((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags) 
                                                                     | VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))))
                                                                     ? 
                                                                    (0x1ffU 
                                                                     & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU])
                                                                     : 
                                                                    (0x1ffU 
                                                                     & (IData)(
                                                                               (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x17U)))) 
                                                                   - 
                                                                   ((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)
                                                                     ? 
                                                                    (0x1fU 
                                                                     & VL_SHIFTL_III(5,5,32, (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar), 1U))
                                                                     : 
                                                                    (1U 
                                                                     & (~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)))))))) 
                                               << 0x1eU) 
                                              | (QData)((IData)(
                                                                (0x3ffffff8U 
                                                                 & (((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)
                                                                      ? __PVT__final_add__DOT__adder__DOT__close_sigOut
                                                                      : 
                                                                     (0xfffffffU 
                                                                      & ((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)
                                                                          ? 
                                                                         (VL_SHIFTR_III(28,28,32, __PVT__final_add__DOT__adder__DOT__far_sigSum, 1U) 
                                                                          | (1U 
                                                                             & __PVT__final_add__DOT__adder__DOT__far_sigSum))
                                                                          : __PVT__final_add__DOT__adder__DOT__far_sigSum))) 
                                                                    << 3U))))))))));
}

VL_ATTR_COLD void Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2___stl_sequent__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT__fedp__0(Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vrtlsim_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                      Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2___stl_sequent__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT__fedp__0\n"); );
    // Init
    CData/*0:0*/ __PVT__final_add__DOT__s1_isInf;
    __PVT__final_add__DOT__s1_isInf = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__isInfA;
    __PVT__final_add__DOT__adder__DOT__isInfA = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__eqSigns;
    __PVT__final_add__DOT__adder__DOT__eqSigns = 0;
    SData/*9:0*/ __PVT__final_add__DOT__adder__DOT__sDiffExps;
    __PVT__final_add__DOT__adder__DOT__sDiffExps = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__isMaxAlign;
    __PVT__final_add__DOT__adder__DOT__isMaxAlign = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__closeSubMags;
    __PVT__final_add__DOT__adder__DOT__closeSubMags = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__close_sSigSum;
    __PVT__final_add__DOT__adder__DOT__close_sSigSum = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__close_sigOut;
    __PVT__final_add__DOT__adder__DOT__close_sigOut = 0;
    IData/*28:0*/ __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller;
    __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller;
    __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller = 0;
    IData/*27:0*/ __PVT__final_add__DOT__adder__DOT__far_sigSum;
    __PVT__final_add__DOT__adder__DOT__far_sigSum = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__addZeros;
    __PVT__final_add__DOT__adder__DOT__addZeros = 0;
    SData/*9:0*/ final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0;
    final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 = 0;
    SData/*12:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn = 0;
    SData/*13:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn = 0;
    CData/*4:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar = 0;
    CData/*4:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__roundMagUp;
    __PVT__final_add__DOT__rounding__DOT__roundMagUp = 0;
    IData/*22:0*/ __PVT__final_add__DOT__rounding__DOT__common_fractOut;
    __PVT__final_add__DOT__rounding__DOT__common_fractOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__commonCase;
    __PVT__final_add__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__overflow;
    __PVT__final_add__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut;
    __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut;
    __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut;
    __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut = 0;
    IData/*24:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    SData/*10:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp = 0;
    CData/*0:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0 = 0;
    IData/*24:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 = 0;
    IData/*31:0*/ final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0;
    final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 = 0;
    CData/*0:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp = 0;
    IData/*24:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    IData/*24:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 = 0;
    IData/*31:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 = 0;
    CData/*0:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp = 0;
    IData/*24:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    IData/*24:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 = 0;
    IData/*31:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 = 0;
    CData/*0:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    IData/*23:0*/ __VdfgTmp_hb02b96d6__0;
    __VdfgTmp_hb02b96d6__0 = 0;
    IData/*26:0*/ __VdfgTmp_h575fe2f5__0;
    __VdfgTmp_h575fe2f5__0 = 0;
    IData/*24:0*/ __VdfgTmp_h5ca514d2__0;
    __VdfgTmp_h5ca514d2__0 = 0;
    VlWide<17>/*543:0*/ __Vtemp_1;
    VlWide<17>/*543:0*/ __Vtemp_3;
    VlWide<17>/*543:0*/ __Vtemp_5;
    VlWide<17>/*543:0*/ __Vtemp_7;
    VlWide<17>/*543:0*/ __Vtemp_9;
    VlWide<17>/*543:0*/ __Vtemp_11;
    VlWide<17>/*543:0*/ __Vtemp_13;
    VlWide<17>/*543:0*/ __Vtemp_15;
    VlWide<17>/*543:0*/ __Vtemp_17;
    VlWide<17>/*543:0*/ __Vtemp_19;
    VlWide<17>/*543:0*/ __Vtemp_21;
    VlWide<17>/*543:0*/ __Vtemp_23;
    VlWide<17>/*543:0*/ __Vtemp_25;
    VlWide<17>/*543:0*/ __Vtemp_27;
    VlWide<17>/*543:0*/ __Vtemp_29;
    VlWide<17>/*543:0*/ __Vtemp_31;
    VlWide<17>/*543:0*/ __Vtemp_33;
    VlWide<17>/*543:0*/ __Vtemp_35;
    VlWide<17>/*543:0*/ __Vtemp_37;
    VlWide<17>/*543:0*/ __Vtemp_39;
    VlWide<17>/*543:0*/ __Vtemp_41;
    VlWide<17>/*543:0*/ __Vtemp_43;
    VlWide<17>/*543:0*/ __Vtemp_45;
    VlWide<17>/*543:0*/ __Vtemp_47;
    VlWide<17>/*543:0*/ __Vtemp_49;
    VlWide<17>/*543:0*/ __Vtemp_51;
    VlWide<17>/*543:0*/ __Vtemp_53;
    VlWide<17>/*543:0*/ __Vtemp_55;
    VlWide<17>/*543:0*/ __Vtemp_57;
    VlWide<17>/*543:0*/ __Vtemp_59;
    VlWide<17>/*543:0*/ __Vtemp_61;
    VlWide<17>/*543:0*/ __Vtemp_63;
    VlWide<17>/*543:0*/ __Vtemp_65;
    VlWide<17>/*543:0*/ __Vtemp_67;
    VlWide<17>/*543:0*/ __Vtemp_69;
    VlWide<17>/*543:0*/ __Vtemp_71;
    VlWide<17>/*543:0*/ __Vtemp_73;
    VlWide<17>/*543:0*/ __Vtemp_75;
    VlWide<17>/*543:0*/ __Vtemp_77;
    VlWide<17>/*543:0*/ __Vtemp_79;
    VlWide<17>/*543:0*/ __Vtemp_81;
    VlWide<17>/*543:0*/ __Vtemp_83;
    VlWide<17>/*543:0*/ __Vtemp_85;
    VlWide<17>/*543:0*/ __Vtemp_87;
    VlWide<17>/*543:0*/ __Vtemp_89;
    VlWide<17>/*543:0*/ __Vtemp_91;
    VlWide<17>/*543:0*/ __Vtemp_93;
    VlWide<17>/*543:0*/ __Vtemp_95;
    VlWide<17>/*543:0*/ __Vtemp_97;
    VlWide<17>/*543:0*/ __Vtemp_99;
    VlWide<17>/*543:0*/ __Vtemp_101;
    VlWide<17>/*543:0*/ __Vtemp_103;
    VlWide<17>/*543:0*/ __Vtemp_105;
    VlWide<17>/*543:0*/ __Vtemp_107;
    VlWide<17>/*543:0*/ __Vtemp_109;
    VlWide<17>/*543:0*/ __Vtemp_111;
    VlWide<17>/*543:0*/ __Vtemp_113;
    VlWide<17>/*543:0*/ __Vtemp_115;
    VlWide<17>/*543:0*/ __Vtemp_117;
    VlWide<17>/*543:0*/ __Vtemp_119;
    VlWide<17>/*543:0*/ __Vtemp_121;
    VlWide<17>/*543:0*/ __Vtemp_123;
    VlWide<17>/*543:0*/ __Vtemp_125;
    VlWide<17>/*543:0*/ __Vtemp_127;
    VlWide<17>/*543:0*/ __Vtemp_129;
    VlWide<17>/*543:0*/ __Vtemp_131;
    VlWide<17>/*543:0*/ __Vtemp_133;
    VlWide<17>/*543:0*/ __Vtemp_135;
    VlWide<17>/*543:0*/ __Vtemp_137;
    VlWide<17>/*543:0*/ __Vtemp_139;
    VlWide<17>/*543:0*/ __Vtemp_141;
    VlWide<17>/*543:0*/ __Vtemp_143;
    VlWide<17>/*543:0*/ __Vtemp_145;
    VlWide<17>/*543:0*/ __Vtemp_147;
    VlWide<17>/*543:0*/ __Vtemp_149;
    // Body
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 6U));
    vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB 
        = ((~ (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
               >> 6U)) & (3U == VL_SHIFTR_III(32,32,32, 
                                              (0x1ffU 
                                               & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 7U)));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0xc000U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0xc000U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x1fU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1cU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x20U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1bU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x21U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1aU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x22U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x19U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x23U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x18U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x24U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x17U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x25U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x16U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x26U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x15U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x27U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x14U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x28U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x13U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x29U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x12U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2aU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x11U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2bU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x10U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2cU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xfU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2dU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xeU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2eU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xdU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2fU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xcU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x30U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xbU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x31U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xaU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x32U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 9U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x33U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 8U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x34U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 7U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x35U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__0__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 6U));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 8U))) | (4U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                  >> 8U))));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 8U))) | (4U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                  >> 8U))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x200U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0xbU))) | (IData)(((0x300U 
                                              == (0x700U 
                                                  & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                             & (~ (
                                                   vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   >> 0xbU)))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x200U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0xbU))) | (IData)(((0x300U 
                                              == (0x700U 
                                                  & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                             & (~ (
                                                   vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   >> 0xbU)))));
    vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0x3000000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__VdfgTmp_h72256aee__0 = (((0U != VL_SHIFTR_III(32,32,32, 
                                                            (0x1ffU 
                                                             & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 6U)) 
                                       << 0x17U) | 
                                      (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[9U] 
                                       >> 9U));
    final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 0xdU))) | (4U == (7U & 
                                              (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                               >> 0xdU))));
    __PVT__final_add__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x4000U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0x15U))) | (IData)(((0x6000U 
                                               == (0xe000U 
                                                   & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                              & (~ 
                                                 (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0x15U)))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_1, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_3, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_5, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_7, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_9, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_11, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_13, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_15, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_17, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_19, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_21, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_23, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_25, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_27, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_29, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_31, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_33, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_35, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_37, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_39, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_41, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_43, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_45, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_47, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_49, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_1[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_3[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_5[3U]) << 0xaU)) 
                 | ((0x200000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                   & __Vtemp_7[3U]) 
                                  << 8U)) | ((0x100000U 
                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                  & __Vtemp_9[3U]) 
                                                 << 6U)) 
                                             | ((0x80000U 
                                                 & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                     & __Vtemp_11[3U]) 
                                                    << 4U)) 
                                                | ((0x40000U 
                                                    & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                        & __Vtemp_13[3U]) 
                                                       << 2U)) 
                                                   | ((0x20000U 
                                                       & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_15[3U])) 
                                                      | ((0x10000U 
                                                          & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                              & __Vtemp_17[3U]) 
                                                             >> 2U)) 
                                                         | ((0x8000U 
                                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                 & __Vtemp_19[3U]) 
                                                                >> 4U)) 
                                                            | ((0x4000U 
                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                    & __Vtemp_21[3U]) 
                                                                   >> 6U)) 
                                                               | ((0x2000U 
                                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                       & __Vtemp_23[3U]) 
                                                                      >> 8U)) 
                                                                  | ((0x1000U 
                                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                          & __Vtemp_25[3U]) 
                                                                         >> 0xaU)) 
                                                                     | ((0x800U 
                                                                         & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                             & __Vtemp_27[3U]) 
                                                                            >> 0xcU)) 
                                                                        | ((0x400U 
                                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_29[3U]) 
                                                                               >> 0xeU)) 
                                                                           | ((0x200U 
                                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_31[3U]) 
                                                                                >> 0x10U)) 
                                                                              | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_33[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_35[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_37[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_39[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_41[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_43[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_45[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_47[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_49[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_51, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_53, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_55, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_57, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_59, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_61, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_63, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_65, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_67, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_69, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_71, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_73, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_75, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_77, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_79, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_81, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_83, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_85, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_87, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_89, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_91, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_93, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_95, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_97, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_99, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_51[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_53[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_55[3U]) << 0xaU)) 
                 | ((0x200000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                   & __Vtemp_57[3U]) 
                                  << 8U)) | ((0x100000U 
                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                  & __Vtemp_59[3U]) 
                                                 << 6U)) 
                                             | ((0x80000U 
                                                 & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                     & __Vtemp_61[3U]) 
                                                    << 4U)) 
                                                | ((0x40000U 
                                                    & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                        & __Vtemp_63[3U]) 
                                                       << 2U)) 
                                                   | ((0x20000U 
                                                       & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_65[3U])) 
                                                      | ((0x10000U 
                                                          & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                              & __Vtemp_67[3U]) 
                                                             >> 2U)) 
                                                         | ((0x8000U 
                                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                 & __Vtemp_69[3U]) 
                                                                >> 4U)) 
                                                            | ((0x4000U 
                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                    & __Vtemp_71[3U]) 
                                                                   >> 6U)) 
                                                               | ((0x2000U 
                                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                       & __Vtemp_73[3U]) 
                                                                      >> 8U)) 
                                                                  | ((0x1000U 
                                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                          & __Vtemp_75[3U]) 
                                                                         >> 0xaU)) 
                                                                     | ((0x800U 
                                                                         & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                             & __Vtemp_77[3U]) 
                                                                            >> 0xcU)) 
                                                                        | ((0x400U 
                                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_79[3U]) 
                                                                               >> 0xeU)) 
                                                                           | ((0x200U 
                                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_81[3U]) 
                                                                                >> 0x10U)) 
                                                                              | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_83[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_85[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_87[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_89[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_91[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_93[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_95[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_97[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_99[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_101, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_103, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_105, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_107, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_109, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_111, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_113, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_115, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_117, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_119, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_121, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_123, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_125, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_127, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_129, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_131, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_133, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_135, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_137, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_139, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_141, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_143, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_145, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_147, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_149, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_101[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_103[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_105[3U]) 
                               << 0xaU)) | ((0x200000U 
                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                 & __Vtemp_107[3U]) 
                                                << 8U)) 
                                            | ((0x100000U 
                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                    & __Vtemp_109[3U]) 
                                                   << 6U)) 
                                               | ((0x80000U 
                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                       & __Vtemp_111[3U]) 
                                                      << 4U)) 
                                                  | ((0x40000U 
                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_113[3U]) 
                                                         << 2U)) 
                                                     | ((0x20000U 
                                                         & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                            & __Vtemp_115[3U])) 
                                                        | ((0x10000U 
                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                & __Vtemp_117[3U]) 
                                                               >> 2U)) 
                                                           | ((0x8000U 
                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                   & __Vtemp_119[3U]) 
                                                                  >> 4U)) 
                                                              | ((0x4000U 
                                                                  & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                      & __Vtemp_121[3U]) 
                                                                     >> 6U)) 
                                                                 | ((0x2000U 
                                                                     & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                         & __Vtemp_123[3U]) 
                                                                        >> 8U)) 
                                                                    | ((0x1000U 
                                                                        & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                            & __Vtemp_125[3U]) 
                                                                           >> 0xaU)) 
                                                                       | ((0x800U 
                                                                           & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                               & __Vtemp_127[3U]) 
                                                                              >> 0xcU)) 
                                                                          | ((0x400U 
                                                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_129[3U]) 
                                                                                >> 0xeU)) 
                                                                             | ((0x200U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_131[3U]) 
                                                                                >> 0x10U)) 
                                                                                | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_133[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_135[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_137[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_139[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_141[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_143[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_145[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_147[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_149[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    vlSelf->__PVT__red_in[1U][0U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__0__KET____DOT__g_add__BRA__0__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__red_in[1U][1U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__0__KET____DOT__g_add__BRA__1__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__red_in[2U][0U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__1__KET____DOT__g_add__BRA__0__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__mult_result[0U] = vlSelf->__PVT__g_prod__BRA__0__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[1U] = vlSelf->__PVT__g_prod__BRA__1__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[2U] = vlSelf->__PVT__g_prod__BRA__2__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[3U] = vlSelf->__PVT__g_prod__BRA__3__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0x3000U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0x3000U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp));
    __PVT__final_add__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0xc00000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
        = (__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (VL_SHIFTL_III(27,27,32, (0x3fffffU 
                                             & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                 << 0x15U) 
                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   >> 0xbU))), 5U) 
                    >> 0x1aU)));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
        = (__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (VL_SHIFTL_III(27,27,32, (0x3fffffU 
                                             & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                 << 0x15U) 
                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   >> 0xbU))), 5U) 
                    >> 0x1aU)));
    final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
        = (__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                    >> 0xaU)));
    vlSelf->__PVT__red_in[0U][0U] = vlSelf->__PVT__mult_result
        [0U];
    vlSelf->__PVT__red_in[0U][1U] = vlSelf->__PVT__mult_result
        [1U];
    vlSelf->__PVT__red_in[0U][2U] = vlSelf->__PVT__mult_result
        [2U];
    vlSelf->__PVT__red_in[0U][3U] = vlSelf->__PVT__mult_result
        [3U];
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                >> 3U) & (VL_SHIFTR_III(27,27,32, 
                                                        (3U 
                                                         | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                            << 2U)), 1U) 
                                          >> 3U))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                             << 2U)), 1U)) 
           & (3U | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                    << 2U)));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                >> 3U) & (VL_SHIFTR_III(27,27,32, 
                                                        (3U 
                                                         | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                            << 2U)), 1U) 
                                          >> 3U))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                             << 2U)), 1U)) 
           & (3U | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                    << 2U)));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = ((0U != (0xffffffU & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                  << 0xdU) | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                              >> 0x13U)) 
                                & (VL_SHIFTR_III(27,27,32, 
                                                 (3U 
                                                  | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                     << 2U)), 1U) 
                                   >> 3U)))) | (0U 
                                                != 
                                                (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   << 0x10U) 
                                                  | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0x10U)) 
                                                 & (1U 
                                                    | (6U 
                                                       & (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                          << 1U))))));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                             << 2U)), 1U)) 
           & (3U | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                    << 2U)));
    __PVT__final_add__DOT__adder__DOT__addZeros = (
                                                   (0U 
                                                    == 
                                                    VL_SHIFTR_III(32,32,32, 
                                                                  (0x1ffU 
                                                                   & (IData)(
                                                                             (vlSelf->__PVT__red_in
                                                                              [2U]
                                                                              [0U] 
                                                                              >> 0x17U))), 6U)) 
                                                   & (0U 
                                                      == 
                                                      VL_SHIFTR_III(32,32,32, 
                                                                    (0x1ffU 
                                                                     & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 6U)));
    __PVT__final_add__DOT__adder__DOT__isInfA = ((~ (IData)(
                                                            (vlSelf->__PVT__red_in
                                                             [2U]
                                                             [0U] 
                                                             >> 0x1dU))) 
                                                 & (3U 
                                                    == 
                                                    VL_SHIFTR_III(32,32,32, 
                                                                  (0x1ffU 
                                                                   & (IData)(
                                                                             (vlSelf->__PVT__red_in
                                                                              [2U]
                                                                              [0U] 
                                                                              >> 0x17U))), 7U)));
    __PVT__final_add__DOT__adder__DOT__eqSigns = ((1U 
                                                   & (IData)(
                                                             (vlSelf->__PVT__red_in
                                                              [2U]
                                                              [0U] 
                                                              >> 0x20U))) 
                                                  == 
                                                  (1U 
                                                   & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                      >> 9U)));
    __VdfgTmp_hb02b96d6__0 = (((0U != VL_SHIFTR_III(32,32,32, 
                                                    (0x1ffU 
                                                     & (IData)(
                                                               (vlSelf->__PVT__red_in
                                                                [2U]
                                                                [0U] 
                                                                >> 0x17U))), 6U)) 
                               << 0x17U) | (0x7fffffU 
                                            & (IData)(
                                                      vlSelf->__PVT__red_in
                                                      [2U]
                                                      [0U])));
    __PVT__final_add__DOT__adder__DOT__sDiffExps = 
        (0x3ffU & ((0x1ffU & (IData)((vlSelf->__PVT__red_in
                                      [2U][0U] >> 0x17U))) 
                   - (0x1ffU & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU])));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                & __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask) 
                               >> 3U)));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                & __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask) 
                               >> 3U)));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = ((0U != (0xffffffU & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                  << 0xdU) | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                              >> 0x13U)) 
                                & (__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
                                   >> 3U)))) | (0U 
                                                != 
                                                (7U 
                                                 & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                      << 0x10U) 
                                                     | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                        >> 0x10U)) 
                                                    & __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask))));
    __PVT__final_add__DOT__s1_isInf = ((IData)(__PVT__final_add__DOT__adder__DOT__isInfA) 
                                       | (IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB));
    if (VL_GTS_III(32, 0U, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))) {
        __VdfgTmp_h5ca514d2__0 = __VdfgTmp_hb02b96d6__0;
        final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 
            = (0x3ffU & ((0x1ffU & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]) 
                         - (0x1ffU & (IData)((vlSelf->__PVT__red_in
                                              [2U][0U] 
                                              >> 0x17U)))));
    } else {
        __VdfgTmp_h5ca514d2__0 = vlSelf->__VdfgTmp_h72256aee__0;
        final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 
            = (0x3ffU & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps));
    }
    __PVT__final_add__DOT__adder__DOT__isMaxAlign = 
        ((0U != VL_SHIFTRS_III(32,32,32, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)), 5U)) 
         & ((0xffffffffU != VL_SHIFTRS_III(32,32,32, 
                                           VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)), 5U)) 
            | (0U == (0x1fU & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))));
    __PVT__final_add__DOT__adder__DOT__close_sSigSum 
        = (0x7ffffffU & ((((VL_LTES_III(32, 0U, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))) 
                            & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))
                            ? VL_SHIFTL_III(27,27,32, __VdfgTmp_hb02b96d6__0, 2U)
                            : 0U) | ((((~ (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)) 
                                       & VL_LTES_III(32, 0U, 
                                                     VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))))
                                       ? VL_SHIFTL_III(27,27,32, __VdfgTmp_hb02b96d6__0, 1U)
                                       : 0U) | (VL_GTS_III(32, 0U, 
                                                           VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                 ? __VdfgTmp_hb02b96d6__0
                                                 : 0U))) 
                         - VL_SHIFTL_III(27,27,32, vlSelf->__VdfgTmp_h72256aee__0, 1U)));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__final_add__DOT__adder__DOT__closeSubMags 
        = ((~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)) 
           & ((~ (IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)) 
              & (1U >= (0x1fU & (IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0)))));
    __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller 
        = (0x1fffffffU & ((0x1fffffe0U & (__VdfgTmp_h5ca514d2__0 
                                          << 5U)) >> 
                          ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                            ? 0x1fU : (0x1fU & (IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0)))));
    __VdfgTmp_h575fe2f5__0 = (0x7ffffffU & (VL_GTS_III(32, 0U, 
                                                       VL_EXTENDS_II(32,27, __PVT__final_add__DOT__adder__DOT__close_sSigSum))
                                             ? (- __PVT__final_add__DOT__adder__DOT__close_sSigSum)
                                             : __PVT__final_add__DOT__adder__DOT__close_sSigSum));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
        = ((((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U)) 
                                                                   | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U))) 
                                           & VL_SHIFTL_III(27,27,32, 
                                                           (0x3fffffU 
                                                            & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                << 0x15U) 
                                                               | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                  >> 0xbU))), 5U))), 2U) 
               | ((IData)(((0x600U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
        = ((((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U)) 
                                                                   | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U))) 
                                           & VL_SHIFTL_III(27,27,32, 
                                                           (0x3fffffU 
                                                            & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                << 0x15U) 
                                                               | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                  >> 0xbU))), 5U))), 2U) 
               | ((IData)(((0x600U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
        = ((((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                        << 0x10U) 
                                                                       | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                          >> 0x10U))) 
                                                                   | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                << 2U))) 
                                           & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                               << 0x10U) 
                                              | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                 >> 0x10U)))), 2U) 
               | ((IData)(((0xc000U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller 
        = ((0x7fffffeU & (__PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller 
                          >> 2U)) | ((0U != (7U & __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller)) 
                                     | (0U != ((((IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (__VdfgTmp_h5ca514d2__0 
                                                              >> 0x16U)))) 
                                                 << 6U) 
                                                | (((IData)(
                                                            (0U 
                                                             != 
                                                             (0xfU 
                                                              & (__VdfgTmp_h5ca514d2__0 
                                                                 >> 0x12U)))) 
                                                    << 5U) 
                                                   | (((IData)(
                                                               (0U 
                                                                != 
                                                                (0xfU 
                                                                 & (__VdfgTmp_h5ca514d2__0 
                                                                    >> 0xeU)))) 
                                                       << 4U) 
                                                      | (((IData)(
                                                                  (0U 
                                                                   != 
                                                                   (0xfU 
                                                                    & (__VdfgTmp_h5ca514d2__0 
                                                                       >> 0xaU)))) 
                                                          << 3U) 
                                                         | (((IData)(
                                                                     (0U 
                                                                      != 
                                                                      (0xfU 
                                                                       & (__VdfgTmp_h5ca514d2__0 
                                                                          >> 6U)))) 
                                                             << 2U) 
                                                            | (((IData)(
                                                                        (0U 
                                                                         != 
                                                                         (0xfU 
                                                                          & (__VdfgTmp_h5ca514d2__0 
                                                                             >> 2U)))) 
                                                                << 1U) 
                                                               | (0U 
                                                                  != 
                                                                  (3U 
                                                                   & __VdfgTmp_h5ca514d2__0)))))))) 
                                               & ((0x40U 
                                                   & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                     ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                       ? 7U
                                                                       : 
                                                                      (7U 
                                                                       & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                          >> 2U)))) 
                                                      << 5U)) 
                                                  | ((0x20U 
                                                      & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                        ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                          ? 7U
                                                                          : 
                                                                         (7U 
                                                                          & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                             >> 2U)))) 
                                                         << 3U)) 
                                                     | ((0x10U 
                                                         & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                           ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                             ? 7U
                                                                             : 
                                                                            (7U 
                                                                             & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                            << 1U)) 
                                                        | ((8U 
                                                            & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                              ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                ? 7U
                                                                                : 
                                                                               (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                               >> 1U)) 
                                                           | ((4U 
                                                               & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                  >> 3U)) 
                                                              | ((2U 
                                                                  & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                     >> 5U)) 
                                                                 | (1U 
                                                                    & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                       >> 7U))))))))))));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn 
        = (((IData)((0U != (3U & __VdfgTmp_h575fe2f5__0))) 
            << 0xcU) | (((IData)((0U != (3U & (__VdfgTmp_h575fe2f5__0 
                                               >> 2U)))) 
                         << 0xbU) | (((IData)((0U != 
                                               (3U 
                                                & (__VdfgTmp_h575fe2f5__0 
                                                   >> 4U)))) 
                                      << 0xaU) | (((IData)(
                                                           (0U 
                                                            != 
                                                            (3U 
                                                             & (__VdfgTmp_h575fe2f5__0 
                                                                >> 6U)))) 
                                                   << 9U) 
                                                  | (((IData)(
                                                              (0U 
                                                               != 
                                                               (3U 
                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                   >> 8U)))) 
                                                      << 8U) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (3U 
                                                                   & (__VdfgTmp_h575fe2f5__0 
                                                                      >> 0xaU)))) 
                                                         << 7U) 
                                                        | (((IData)(
                                                                    (0U 
                                                                     != 
                                                                     (3U 
                                                                      & (__VdfgTmp_h575fe2f5__0 
                                                                         >> 0xcU)))) 
                                                            << 6U) 
                                                           | (((IData)(
                                                                       (0U 
                                                                        != 
                                                                        (3U 
                                                                         & (__VdfgTmp_h575fe2f5__0 
                                                                            >> 0xeU)))) 
                                                               << 5U) 
                                                              | (((IData)(
                                                                          (0U 
                                                                           != 
                                                                           (3U 
                                                                            & (__VdfgTmp_h575fe2f5__0 
                                                                               >> 0x10U)))) 
                                                                  << 4U) 
                                                                 | (((IData)(
                                                                             (0U 
                                                                              != 
                                                                              (3U 
                                                                               & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x12U)))) 
                                                                     << 3U) 
                                                                    | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x14U)))) 
                                                                        << 2U) 
                                                                       | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x16U)))) 
                                                                           << 1U) 
                                                                          | (0U 
                                                                             != 
                                                                             (3U 
                                                                              & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x18U)))))))))))))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x4000000U & VL_SHIFTL_III(27,27,32, 
                                                    (0x3fffffU 
                                                     & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                         << 0x15U) 
                                                        | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                           >> 0xbU))), 5U))
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 1U)
                         : g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 1U))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 0x18U))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x4000000U & VL_SHIFTL_III(27,27,32, 
                                                    (0x3fffffU 
                                                     & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                         << 0x15U) 
                                                        | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                           >> 0xbU))), 5U))
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 1U)
                         : g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 1U))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 0x18U))));
    __PVT__final_add__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x400U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0), 1U)
                         : final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 0xbU))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0), 0x18U))));
    __PVT__final_add__DOT__adder__DOT__far_sigSum = 
        (0xfffffffU & (VL_SHIFTL_III(28,28,32, (0xffffffU 
                                                & (VL_GTS_III(32, 0U, 
                                                              VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                    ? vlSelf->__VdfgTmp_h72256aee__0
                                                    : __VdfgTmp_hb02b96d6__0)), 3U) 
                       + (((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)
                            ? __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller
                            : (0x8000000U | (0x7ffffffU 
                                             & (~ __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller)))) 
                          + (1U & (~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns))))));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn 
        = ((0x2000U | (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn)) 
           & ((IData)(1U) + (0x1fffU & (~ (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn)))));
    vlSelf->g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h07f70812__0 
        = ((~ (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0xcU)) & VL_LTES_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 8U))))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    vlSelf->g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h07f70812__0 
        = ((~ (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0xcU)) & VL_LTES_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 8U))))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0 
        = ((~ (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0x16U)) & VL_LTES_III(32, 0x6bU, 
                                        VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 0xdU))))));
    __PVT__final_add__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar 
        = (0x1fU & (((((((((((2U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                              ? 1U : 0U) | ((4U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                             ? 2U : 0U)) 
                           | ((8U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                               ? 3U : 0U)) | ((0x10U 
                                               & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                               ? 4U
                                               : 0U)) 
                         | ((0x20U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                             ? 5U : 0U)) | ((0x40U 
                                             & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                             ? 6U : 0U)) 
                       | ((0x80U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                           ? 7U : 0U)) | ((0x100U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                           ? 8U : 0U)) 
                     | ((0x200U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                         ? 9U : 0U)) | ((0x400U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                         ? 0xaU : 0U)));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0xdU) | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                              & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__s2_fflags 
        = ((0x10U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                     >> 0xbU)) | (((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                   << 2U) | ((((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                     & (VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 1U))))), 8U)) 
                                                        & ((~ 
                                                            ((~ 
                                                              ((0x4000000U 
                                                                & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                ? 
                                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 2U)
                                                                : 
                                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 1U))) 
                                                             & (((0x4000000U 
                                                                  & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                  ? 
                                                                 (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x19U)
                                                                  : 
                                                                 (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x18U)) 
                                                                & ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                   & (((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                       & ((0x4000000U 
                                                                           & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                           ? 
                                                                          (0x1ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 2U))
                                                                           : 
                                                                          (0x3ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 1U)))) 
                                                                      | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                                                                         & ((VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                             >> 0x1aU) 
                                                                            & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                               >> 2U)))))))) 
                                                           & ((0x4000000U 
                                                               & VL_SHIFTL_III(27,27,32, 
                                                                               (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                               ? 
                                                              (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                               >> 1U)
                                                               : g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0)))))) 
                                              << 1U) 
                                             | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                                | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0xdU) | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                              & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__s2_fflags 
        = ((0x10U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                     >> 0xbU)) | (((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                   << 2U) | ((((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                     & (VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 1U))))), 8U)) 
                                                        & ((~ 
                                                            ((~ 
                                                              ((0x4000000U 
                                                                & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                ? 
                                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 2U)
                                                                : 
                                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 1U))) 
                                                             & (((0x4000000U 
                                                                  & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                  ? 
                                                                 (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x19U)
                                                                  : 
                                                                 (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x18U)) 
                                                                & ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                   & (((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                       & ((0x4000000U 
                                                                           & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                           ? 
                                                                          (0x1ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 2U))
                                                                           : 
                                                                          (0x3ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 1U)))) 
                                                                      | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                                                                         & ((VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                             >> 0x1aU) 
                                                                            & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                               >> 2U)))))))) 
                                                           & ((0x4000000U 
                                                               & VL_SHIFTL_III(27,27,32, 
                                                                               (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                               ? 
                                                              (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                               >> 1U)
                                                               : g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0)))))) 
                                              << 1U) 
                                             | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                                | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    vlSelf->__PVT__final_add__DOT__s2_fflags = ((0x10U 
                                                 & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                    >> 0x15U)) 
                                                | (((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                              & (VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 0xbU))))), 8U)) 
                                                                 & ((~ 
                                                                     ((~ 
                                                                       ((0x400U 
                                                                         & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                         ? 
                                                                        (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                         >> 2U)
                                                                         : 
                                                                        (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                         >> 1U))) 
                                                                      & (((0x400U 
                                                                           & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                           ? 
                                                                          (final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
                                                                           >> 0x19U)
                                                                           : 
                                                                          (final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
                                                                           >> 0x18U)) 
                                                                         & ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                            & (((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                                & ((0x400U 
                                                                                & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                                 ? 
                                                                                (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x11U))) 
                                                                               | ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
                                                                                & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 0xaU) 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x12U)) 
                                                                                | (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x10U)))))))))) 
                                                                    & ((0x400U 
                                                                        & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                        ? 
                                                                       (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                        >> 1U)
                                                                        : final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0)))))) 
                                                       << 1U) 
                                                      | ((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                                                         | ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0x17U) | ((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                               & (IData)(__PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp))));
    __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__final_add__DOT__rounding__DOT__overflow));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar 
        = (0x1fU & ((((IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar) 
                      | ((0x800U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                          ? 0xbU : 0U)) | ((0x1000U 
                                            & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                            ? 0xcU : 0U)) 
                    | ((0x2000U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                        ? 0xdU : 0U)));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp 
        = (0x1ffU & (((~ (((1U & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                   >> 0x16U) | VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)))))
                            ? 0x1c0U : 0U) | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut)
                                                ? 0x194U
                                                : 0U) 
                                              | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut)
                                                   ? 0x80U
                                                   : 0U) 
                                                 | ((IData)(__PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))))) 
                      & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)) 
                     | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut)
                          ? 0x6bU : 0U) | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut)
                                             ? 0x17fU
                                             : 0U) 
                                           | (((IData)(__PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U) 
                                              | ((IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)
                                                  ? 0x1c0U
                                                  : 0U))))));
    __PVT__final_add__DOT__adder__DOT__close_sigOut 
        = (0x7ffffffU & VL_SHIFTL_III(27,27,32, ((0x3ffffffU 
                                                  & __VdfgTmp_h575fe2f5__0) 
                                                 << 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(5,5,32, (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar), 1U))), 1U));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__isSubnormal 
        = (((2U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 6U)) 
            & (1U >= (0x3fU & (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp)))) 
           | (0U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 7U)));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__isInf 
        = ((~ ((IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp) 
               >> 6U)) & (3U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 7U)));
    vlSelf->__VdfgTmp_he6182ce2__0 = (((0U != VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 6U)) 
                                       << 0x17U) | 
                                      (0x7fffffU & 
                                       (((IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)
                                          ? 0x400000U
                                          : 0U) | (
                                                   ((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0)
                                                     ? 
                                                    (0x400000U 
                                                     & __PVT__final_add__DOT__rounding__DOT__common_fractOut)
                                                     : 0U) 
                                                   | ((((~ (IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)) 
                                                        & (IData)(final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0))
                                                        ? 
                                                       (0x3fffffU 
                                                        & __PVT__final_add__DOT__rounding__DOT__common_fractOut)
                                                        : 0U) 
                                                      | (- (IData)((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut))))))));
    vlSelf->final_add__DOT____Vcellinp__pipe_add__data_in 
        = (((QData)((IData)((((~ (IData)((vlSelf->__PVT__red_in
                                          [2U][0U] 
                                          >> 0x16U))) 
                              & (7U == (7U & (IData)(
                                                     (vlSelf->__PVT__red_in
                                                      [2U]
                                                      [0U] 
                                                      >> 0x1dU))))) 
                             | (((~ (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[9U] 
                                     >> 0x1fU)) & (0x1c0U 
                                                   == 
                                                   (0x1c0U 
                                                    & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]))) 
                                | ((IData)(__PVT__final_add__DOT__adder__DOT__isInfA) 
                                   & ((~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)) 
                                      & (IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB))))))) 
            << 0x2cU) | (((QData)((IData)((((3U == 
                                             VL_SHIFTR_III(32,32,32, 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSelf->__PVT__red_in
                                                                       [2U]
                                                                       [0U] 
                                                                       >> 0x17U))), 7U)) 
                                            & (IData)(
                                                      (vlSelf->__PVT__red_in
                                                       [2U]
                                                       [0U] 
                                                       >> 0x1dU))) 
                                           | ((3U == 
                                               VL_SHIFTR_III(32,32,32, 
                                                             (0x1ffU 
                                                              & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 7U)) 
                                              & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                 >> 6U))))) 
                          << 0x2bU) | (((QData)((IData)(__PVT__final_add__DOT__s1_isInf)) 
                                        << 0x2aU) | 
                                       (((QData)((IData)(
                                                         ((IData)(__PVT__final_add__DOT__adder__DOT__addZeros) 
                                                          | ((~ (IData)(__PVT__final_add__DOT__s1_isInf)) 
                                                             & ((~ (IData)(
                                                                           (0U 
                                                                            != 
                                                                            (3U 
                                                                             & (__PVT__final_add__DOT__adder__DOT__close_sigOut 
                                                                                >> 0x19U))))) 
                                                                & (IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)))))) 
                                         << 0x29U) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns) 
                                                                  | (IData)(__PVT__final_add__DOT__adder__DOT__isInfA)) 
                                                                 & (IData)(
                                                                           (vlSelf->__PVT__red_in
                                                                            [2U]
                                                                            [0U] 
                                                                            >> 0x20U))) 
                                                                | (((IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB) 
                                                                    & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                                       >> 9U)) 
                                                                   | ((~ 
                                                                       ((IData)(__PVT__final_add__DOT__s1_isInf) 
                                                                        | (IData)(__PVT__final_add__DOT__adder__DOT__addZeros))) 
                                                                      & (((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags) 
                                                                          & ((0U 
                                                                              != 
                                                                              (3U 
                                                                               & (__PVT__final_add__DOT__adder__DOT__close_sigOut 
                                                                                >> 0x19U))) 
                                                                             & ((IData)(
                                                                                (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x20U)) 
                                                                                ^ 
                                                                                VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,27, __PVT__final_add__DOT__adder__DOT__close_sSigSum))))) 
                                                                         | ((~ (IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)) 
                                                                            & (VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                                                ? 
                                                                               (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                                                >> 9U)
                                                                                : (IData)(
                                                                                (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x20U))))))))))) 
                                            << 0x28U) 
                                           | (((QData)((IData)(
                                                               (0x3ffU 
                                                                & ((((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags) 
                                                                     | VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))))
                                                                     ? 
                                                                    (0x1ffU 
                                                                     & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU])
                                                                     : 
                                                                    (0x1ffU 
                                                                     & (IData)(
                                                                               (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x17U)))) 
                                                                   - 
                                                                   ((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)
                                                                     ? 
                                                                    (0x1fU 
                                                                     & VL_SHIFTL_III(5,5,32, (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar), 1U))
                                                                     : 
                                                                    (1U 
                                                                     & (~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)))))))) 
                                               << 0x1eU) 
                                              | (QData)((IData)(
                                                                (0x3ffffff8U 
                                                                 & (((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)
                                                                      ? __PVT__final_add__DOT__adder__DOT__close_sigOut
                                                                      : 
                                                                     (0xfffffffU 
                                                                      & ((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)
                                                                          ? 
                                                                         (VL_SHIFTR_III(28,28,32, __PVT__final_add__DOT__adder__DOT__far_sigSum, 1U) 
                                                                          | (1U 
                                                                             & __PVT__final_add__DOT__adder__DOT__far_sigSum))
                                                                          : __PVT__final_add__DOT__adder__DOT__far_sigSum))) 
                                                                    << 3U))))))))));
}

VL_ATTR_COLD void Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2___stl_sequent__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT__fedp__0(Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vrtlsim_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                      Vrtlsim_shim_VX_tcu_fedp_bhf__Ld_N2___stl_sequent__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT__fedp__0\n"); );
    // Init
    CData/*0:0*/ __PVT__final_add__DOT__s1_isInf;
    __PVT__final_add__DOT__s1_isInf = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__isInfA;
    __PVT__final_add__DOT__adder__DOT__isInfA = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__eqSigns;
    __PVT__final_add__DOT__adder__DOT__eqSigns = 0;
    SData/*9:0*/ __PVT__final_add__DOT__adder__DOT__sDiffExps;
    __PVT__final_add__DOT__adder__DOT__sDiffExps = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__isMaxAlign;
    __PVT__final_add__DOT__adder__DOT__isMaxAlign = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__closeSubMags;
    __PVT__final_add__DOT__adder__DOT__closeSubMags = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__close_sSigSum;
    __PVT__final_add__DOT__adder__DOT__close_sSigSum = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__close_sigOut;
    __PVT__final_add__DOT__adder__DOT__close_sigOut = 0;
    IData/*28:0*/ __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller;
    __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller = 0;
    IData/*26:0*/ __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller;
    __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller = 0;
    IData/*27:0*/ __PVT__final_add__DOT__adder__DOT__far_sigSum;
    __PVT__final_add__DOT__adder__DOT__far_sigSum = 0;
    CData/*0:0*/ __PVT__final_add__DOT__adder__DOT__addZeros;
    __PVT__final_add__DOT__adder__DOT__addZeros = 0;
    SData/*9:0*/ final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0;
    final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 = 0;
    SData/*12:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn = 0;
    SData/*13:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn = 0;
    CData/*4:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar = 0;
    CData/*4:0*/ __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar;
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__roundMagUp;
    __PVT__final_add__DOT__rounding__DOT__roundMagUp = 0;
    IData/*22:0*/ __PVT__final_add__DOT__rounding__DOT__common_fractOut;
    __PVT__final_add__DOT__rounding__DOT__common_fractOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__commonCase;
    __PVT__final_add__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__overflow;
    __PVT__final_add__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut;
    __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut;
    __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut;
    __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut = 0;
    IData/*24:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    SData/*10:0*/ __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp;
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp = 0;
    CData/*0:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0 = 0;
    IData/*24:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 = 0;
    IData/*31:0*/ final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0;
    final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 = 0;
    CData/*0:0*/ final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp = 0;
    IData/*24:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    IData/*24:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 = 0;
    IData/*31:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 = 0;
    CData/*0:0*/ g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp = 0;
    IData/*24:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main = 0;
    IData/*26:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra = 0;
    CData/*0:0*/ __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound;
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound = 0;
    IData/*24:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 = 0;
    IData/*31:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 = 0;
    CData/*0:0*/ g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0;
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 = 0;
    IData/*23:0*/ __VdfgTmp_hb02b96d6__0;
    __VdfgTmp_hb02b96d6__0 = 0;
    IData/*26:0*/ __VdfgTmp_h575fe2f5__0;
    __VdfgTmp_h575fe2f5__0 = 0;
    IData/*24:0*/ __VdfgTmp_h5ca514d2__0;
    __VdfgTmp_h5ca514d2__0 = 0;
    VlWide<17>/*543:0*/ __Vtemp_1;
    VlWide<17>/*543:0*/ __Vtemp_3;
    VlWide<17>/*543:0*/ __Vtemp_5;
    VlWide<17>/*543:0*/ __Vtemp_7;
    VlWide<17>/*543:0*/ __Vtemp_9;
    VlWide<17>/*543:0*/ __Vtemp_11;
    VlWide<17>/*543:0*/ __Vtemp_13;
    VlWide<17>/*543:0*/ __Vtemp_15;
    VlWide<17>/*543:0*/ __Vtemp_17;
    VlWide<17>/*543:0*/ __Vtemp_19;
    VlWide<17>/*543:0*/ __Vtemp_21;
    VlWide<17>/*543:0*/ __Vtemp_23;
    VlWide<17>/*543:0*/ __Vtemp_25;
    VlWide<17>/*543:0*/ __Vtemp_27;
    VlWide<17>/*543:0*/ __Vtemp_29;
    VlWide<17>/*543:0*/ __Vtemp_31;
    VlWide<17>/*543:0*/ __Vtemp_33;
    VlWide<17>/*543:0*/ __Vtemp_35;
    VlWide<17>/*543:0*/ __Vtemp_37;
    VlWide<17>/*543:0*/ __Vtemp_39;
    VlWide<17>/*543:0*/ __Vtemp_41;
    VlWide<17>/*543:0*/ __Vtemp_43;
    VlWide<17>/*543:0*/ __Vtemp_45;
    VlWide<17>/*543:0*/ __Vtemp_47;
    VlWide<17>/*543:0*/ __Vtemp_49;
    VlWide<17>/*543:0*/ __Vtemp_51;
    VlWide<17>/*543:0*/ __Vtemp_53;
    VlWide<17>/*543:0*/ __Vtemp_55;
    VlWide<17>/*543:0*/ __Vtemp_57;
    VlWide<17>/*543:0*/ __Vtemp_59;
    VlWide<17>/*543:0*/ __Vtemp_61;
    VlWide<17>/*543:0*/ __Vtemp_63;
    VlWide<17>/*543:0*/ __Vtemp_65;
    VlWide<17>/*543:0*/ __Vtemp_67;
    VlWide<17>/*543:0*/ __Vtemp_69;
    VlWide<17>/*543:0*/ __Vtemp_71;
    VlWide<17>/*543:0*/ __Vtemp_73;
    VlWide<17>/*543:0*/ __Vtemp_75;
    VlWide<17>/*543:0*/ __Vtemp_77;
    VlWide<17>/*543:0*/ __Vtemp_79;
    VlWide<17>/*543:0*/ __Vtemp_81;
    VlWide<17>/*543:0*/ __Vtemp_83;
    VlWide<17>/*543:0*/ __Vtemp_85;
    VlWide<17>/*543:0*/ __Vtemp_87;
    VlWide<17>/*543:0*/ __Vtemp_89;
    VlWide<17>/*543:0*/ __Vtemp_91;
    VlWide<17>/*543:0*/ __Vtemp_93;
    VlWide<17>/*543:0*/ __Vtemp_95;
    VlWide<17>/*543:0*/ __Vtemp_97;
    VlWide<17>/*543:0*/ __Vtemp_99;
    VlWide<17>/*543:0*/ __Vtemp_101;
    VlWide<17>/*543:0*/ __Vtemp_103;
    VlWide<17>/*543:0*/ __Vtemp_105;
    VlWide<17>/*543:0*/ __Vtemp_107;
    VlWide<17>/*543:0*/ __Vtemp_109;
    VlWide<17>/*543:0*/ __Vtemp_111;
    VlWide<17>/*543:0*/ __Vtemp_113;
    VlWide<17>/*543:0*/ __Vtemp_115;
    VlWide<17>/*543:0*/ __Vtemp_117;
    VlWide<17>/*543:0*/ __Vtemp_119;
    VlWide<17>/*543:0*/ __Vtemp_121;
    VlWide<17>/*543:0*/ __Vtemp_123;
    VlWide<17>/*543:0*/ __Vtemp_125;
    VlWide<17>/*543:0*/ __Vtemp_127;
    VlWide<17>/*543:0*/ __Vtemp_129;
    VlWide<17>/*543:0*/ __Vtemp_131;
    VlWide<17>/*543:0*/ __Vtemp_133;
    VlWide<17>/*543:0*/ __Vtemp_135;
    VlWide<17>/*543:0*/ __Vtemp_137;
    VlWide<17>/*543:0*/ __Vtemp_139;
    VlWide<17>/*543:0*/ __Vtemp_141;
    VlWide<17>/*543:0*/ __Vtemp_143;
    VlWide<17>/*543:0*/ __Vtemp_145;
    VlWide<17>/*543:0*/ __Vtemp_147;
    VlWide<17>/*543:0*/ __Vtemp_149;
    // Body
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[3U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_a__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[4U] 
                 >> 6U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0xfU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xfU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x10U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xeU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x11U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xdU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x12U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xcU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x13U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xbU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x14U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 0xaU));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x15U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 9U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x16U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 8U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x17U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 7U));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__g_in_ieee__DOT__from_ieee_b__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x18U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                 >> 6U));
    vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB 
        = ((~ (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
               >> 6U)) & (3U == VL_SHIFTR_III(32,32,32, 
                                              (0x1ffU 
                                               & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 7U)));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0xc000U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0xc000U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x1fU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1cU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x20U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1bU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x21U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x1aU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x22U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x19U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x23U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x18U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x24U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x17U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x25U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x16U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x26U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x15U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x27U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x14U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x28U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x13U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x29U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x12U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2aU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x11U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2bU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0x10U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2cU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xfU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2dU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xeU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2eU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xdU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x2fU] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xcU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x30U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xbU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x31U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 0xaU));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x32U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 9U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x33U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 8U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x34U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 7U));
    vlSelf->__PVT__conv_c__DOT__clz__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[0x35U] 
        = (1U & (vlSymsp->TOP.rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__2__KET____DOT__core__DOT__execute__DOT__tcu_unit__DOT__g_blocks__BRA__0__KET____DOT__tcu_fp__DOT__g_i__BRA__3__KET____DOT__g_j__BRA__1__KET____DOT_____05Fbuffer_ex141__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0U] 
                 >> 6U));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 8U))) | (4U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                  >> 8U))));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 8U))) | (4U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                  >> 8U))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x200U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0xbU))) | (IData)(((0x300U 
                                              == (0x700U 
                                                  & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                             & (~ (
                                                   vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   >> 0xbU)))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x200U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0xbU))) | (IData)(((0x300U 
                                              == (0x700U 
                                                  & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                             & (~ (
                                                   vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   >> 0xbU)))));
    vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut 
        = (IData)((0U != (0x3000000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    vlSelf->__VdfgTmp_h72256aee__0 = (((0U != VL_SHIFTR_III(32,32,32, 
                                                            (0x1ffU 
                                                             & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 6U)) 
                                       << 0x17U) | 
                                      (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[9U] 
                                       >> 9U));
    final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0 
        = ((0U == (7U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                         >> 0xdU))) | (4U == (7U & 
                                              (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                               >> 0xdU))));
    __PVT__final_add__DOT__rounding__DOT__roundMagUp 
        = ((IData)(((0x4000U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                    & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                       >> 0x15U))) | (IData)(((0x6000U 
                                               == (0xe000U 
                                                   & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                                              & (~ 
                                                 (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0x15U)))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_1, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_3, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_5, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_7, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_9, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_11, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_13, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_15, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_17, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_19, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_21, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_23, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_25, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_27, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_29, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_31, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_33, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_35, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_37, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_39, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_41, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_43, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_45, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_47, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_49, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_1[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_3[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_5[3U]) << 0xaU)) 
                 | ((0x200000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                   & __Vtemp_7[3U]) 
                                  << 8U)) | ((0x100000U 
                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                  & __Vtemp_9[3U]) 
                                                 << 6U)) 
                                             | ((0x80000U 
                                                 & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                     & __Vtemp_11[3U]) 
                                                    << 4U)) 
                                                | ((0x40000U 
                                                    & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                        & __Vtemp_13[3U]) 
                                                       << 2U)) 
                                                   | ((0x20000U 
                                                       & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_15[3U])) 
                                                      | ((0x10000U 
                                                          & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                              & __Vtemp_17[3U]) 
                                                             >> 2U)) 
                                                         | ((0x8000U 
                                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                 & __Vtemp_19[3U]) 
                                                                >> 4U)) 
                                                            | ((0x4000U 
                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                    & __Vtemp_21[3U]) 
                                                                   >> 6U)) 
                                                               | ((0x2000U 
                                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                       & __Vtemp_23[3U]) 
                                                                      >> 8U)) 
                                                                  | ((0x1000U 
                                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                          & __Vtemp_25[3U]) 
                                                                         >> 0xaU)) 
                                                                     | ((0x800U 
                                                                         & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                             & __Vtemp_27[3U]) 
                                                                            >> 0xcU)) 
                                                                        | ((0x400U 
                                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_29[3U]) 
                                                                               >> 0xeU)) 
                                                                           | ((0x200U 
                                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_31[3U]) 
                                                                                >> 0x10U)) 
                                                                              | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_33[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_35[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_37[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_39[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_41[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_43[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_45[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_47[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_49[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_51, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_53, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_55, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_57, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_59, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_61, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_63, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_65, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_67, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_69, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_71, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_73, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_75, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_77, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_79, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_81, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_83, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_85, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_87, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_89, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_91, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_93, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_95, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_97, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_99, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 1U))))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_51[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_53[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_55[3U]) << 0xaU)) 
                 | ((0x200000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                   & __Vtemp_57[3U]) 
                                  << 8U)) | ((0x100000U 
                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                  & __Vtemp_59[3U]) 
                                                 << 6U)) 
                                             | ((0x80000U 
                                                 & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                     & __Vtemp_61[3U]) 
                                                    << 4U)) 
                                                | ((0x40000U 
                                                    & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                        & __Vtemp_63[3U]) 
                                                       << 2U)) 
                                                   | ((0x20000U 
                                                       & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_65[3U])) 
                                                      | ((0x10000U 
                                                          & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                              & __Vtemp_67[3U]) 
                                                             >> 2U)) 
                                                         | ((0x8000U 
                                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                 & __Vtemp_69[3U]) 
                                                                >> 4U)) 
                                                            | ((0x4000U 
                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                    & __Vtemp_71[3U]) 
                                                                   >> 6U)) 
                                                               | ((0x2000U 
                                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                       & __Vtemp_73[3U]) 
                                                                      >> 8U)) 
                                                                  | ((0x1000U 
                                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                          & __Vtemp_75[3U]) 
                                                                         >> 0xaU)) 
                                                                     | ((0x800U 
                                                                         & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                             & __Vtemp_77[3U]) 
                                                                            >> 0xcU)) 
                                                                        | ((0x400U 
                                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_79[3U]) 
                                                                               >> 0xeU)) 
                                                                           | ((0x200U 
                                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_81[3U]) 
                                                                                >> 0x10U)) 
                                                                              | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_83[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_85[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_87[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_89[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_91[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_93[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_95[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_97[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_99[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_101, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_103, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_105, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_107, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_109, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_111, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_113, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_115, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_117, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_119, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_121, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_123, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_125, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_127, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_129, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_131, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_133, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_135, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_137, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_139, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_141, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_143, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_145, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_147, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    VL_SHIFTRS_WWI(513,513,9, __Vtemp_149, Vrtlsim_shim__ConstPool__CONST_h3dcda147_0, 
                   (0x1ffU & (~ VL_EXTENDS_II(9,10, 
                                              (0x3ffU 
                                               & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                  >> 0xbU))))));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
        = ((0x1000000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                           & __Vtemp_101[3U]) << 0xeU)) 
           | ((0x800000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                             & __Vtemp_103[3U]) << 0xcU)) 
              | ((0x400000U & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                & __Vtemp_105[3U]) 
                               << 0xaU)) | ((0x200000U 
                                             & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                 & __Vtemp_107[3U]) 
                                                << 8U)) 
                                            | ((0x100000U 
                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                    & __Vtemp_109[3U]) 
                                                   << 6U)) 
                                               | ((0x80000U 
                                                   & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                       & __Vtemp_111[3U]) 
                                                      << 4U)) 
                                                  | ((0x40000U 
                                                      & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                          & __Vtemp_113[3U]) 
                                                         << 2U)) 
                                                     | ((0x20000U 
                                                         & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                            & __Vtemp_115[3U])) 
                                                        | ((0x10000U 
                                                            & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                & __Vtemp_117[3U]) 
                                                               >> 2U)) 
                                                           | ((0x8000U 
                                                               & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                   & __Vtemp_119[3U]) 
                                                                  >> 4U)) 
                                                              | ((0x4000U 
                                                                  & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                      & __Vtemp_121[3U]) 
                                                                     >> 6U)) 
                                                                 | ((0x2000U 
                                                                     & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                         & __Vtemp_123[3U]) 
                                                                        >> 8U)) 
                                                                    | ((0x1000U 
                                                                        & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                            & __Vtemp_125[3U]) 
                                                                           >> 0xaU)) 
                                                                       | ((0x800U 
                                                                           & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                               & __Vtemp_127[3U]) 
                                                                              >> 0xcU)) 
                                                                          | ((0x400U 
                                                                              & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_129[3U]) 
                                                                                >> 0xeU)) 
                                                                             | ((0x200U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_131[3U]) 
                                                                                >> 0x10U)) 
                                                                                | ((0x100U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_133[3U]) 
                                                                                >> 0x12U)) 
                                                                                | ((0x80U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_135[3U]) 
                                                                                >> 0x14U)) 
                                                                                | ((0x40U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_137[3U]) 
                                                                                >> 0x16U)) 
                                                                                | ((0x20U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_139[3U]) 
                                                                                >> 0x18U)) 
                                                                                | ((0x10U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_141[3U]) 
                                                                                >> 0x1aU)) 
                                                                                | ((8U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[3U] 
                                                                                & __Vtemp_143[3U]) 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_145[4U]) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_147[4U])) 
                                                                                | (1U 
                                                                                & ((Vrtlsim_shim__ConstPool__CONST_h00a543f7_0[4U] 
                                                                                & __Vtemp_149[4U]) 
                                                                                >> 2U))))))))))))))))))))))))));
    vlSelf->__PVT__red_in[1U][0U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__0__KET____DOT__g_add__BRA__0__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__red_in[1U][1U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__0__KET____DOT__g_add__BRA__1__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__red_in[2U][0U] = (0x1ffffffffULL 
                                     & (vlSelf->__PVT__g_red_tree__BRA__1__KET____DOT__g_add__BRA__0__KET____DOT__reduce_add->__PVT__pipe_rnd__DOT__g_shift_register__DOT__g_shift__DOT__pipe 
                                        >> 5U));
    vlSelf->__PVT__mult_result[0U] = vlSelf->__PVT__g_prod__BRA__0__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[1U] = vlSelf->__PVT__g_prod__BRA__1__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[2U] = vlSelf->__PVT__g_prod__BRA__2__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    vlSelf->__PVT__mult_result[3U] = vlSelf->__PVT__g_prod__BRA__3__KET____DOT__pipe_mult__DOT__g_shift_register__DOT__g_shift__DOT__pipe;
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0x3000U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0x3000U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp));
    __PVT__final_add__DOT__rounding__DOT__commonCase 
        = ((~ (IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)) 
           & (0U == (0xc00000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])));
    __PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp 
        = ((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
           | (IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
        = (__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (VL_SHIFTL_III(27,27,32, (0x3fffffU 
                                             & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                 << 0x15U) 
                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   >> 0xbU))), 5U) 
                    >> 0x1aU)));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
        = (__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (VL_SHIFTL_III(27,27,32, (0x3fffffU 
                                             & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                 << 0x15U) 
                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   >> 0xbU))), 5U) 
                    >> 0x1aU)));
    final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
        = (__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
           | (1U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                    >> 0xaU)));
    vlSelf->__PVT__red_in[0U][0U] = vlSelf->__PVT__mult_result
        [0U];
    vlSelf->__PVT__red_in[0U][1U] = vlSelf->__PVT__mult_result
        [1U];
    vlSelf->__PVT__red_in[0U][2U] = vlSelf->__PVT__mult_result
        [2U];
    vlSelf->__PVT__red_in[0U][3U] = vlSelf->__PVT__mult_result
        [3U];
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                >> 3U) & (VL_SHIFTR_III(27,27,32, 
                                                        (3U 
                                                         | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                            << 2U)), 1U) 
                                          >> 3U))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                             << 2U)), 1U)) 
           & (3U | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                    << 2U)));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                >> 3U) & (VL_SHIFTR_III(27,27,32, 
                                                        (3U 
                                                         | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                            << 2U)), 1U) 
                                          >> 3U))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                             << 2U)), 1U)) 
           & (3U | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                    << 2U)));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra 
        = ((0U != (0xffffffU & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                  << 0xdU) | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                              >> 0x13U)) 
                                & (VL_SHIFTR_III(27,27,32, 
                                                 (3U 
                                                  | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                     << 2U)), 1U) 
                                   >> 3U)))) | (0U 
                                                != 
                                                (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                   << 0x10U) 
                                                  | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0x10U)) 
                                                 & (1U 
                                                    | (6U 
                                                       & (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                          << 1U))))));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
        = ((~ VL_SHIFTR_III(27,27,32, (3U | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                             << 2U)), 1U)) 
           & (3U | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                    << 2U)));
    __PVT__final_add__DOT__adder__DOT__addZeros = (
                                                   (0U 
                                                    == 
                                                    VL_SHIFTR_III(32,32,32, 
                                                                  (0x1ffU 
                                                                   & (IData)(
                                                                             (vlSelf->__PVT__red_in
                                                                              [2U]
                                                                              [0U] 
                                                                              >> 0x17U))), 6U)) 
                                                   & (0U 
                                                      == 
                                                      VL_SHIFTR_III(32,32,32, 
                                                                    (0x1ffU 
                                                                     & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 6U)));
    __PVT__final_add__DOT__adder__DOT__isInfA = ((~ (IData)(
                                                            (vlSelf->__PVT__red_in
                                                             [2U]
                                                             [0U] 
                                                             >> 0x1dU))) 
                                                 & (3U 
                                                    == 
                                                    VL_SHIFTR_III(32,32,32, 
                                                                  (0x1ffU 
                                                                   & (IData)(
                                                                             (vlSelf->__PVT__red_in
                                                                              [2U]
                                                                              [0U] 
                                                                              >> 0x17U))), 7U)));
    __PVT__final_add__DOT__adder__DOT__eqSigns = ((1U 
                                                   & (IData)(
                                                             (vlSelf->__PVT__red_in
                                                              [2U]
                                                              [0U] 
                                                              >> 0x20U))) 
                                                  == 
                                                  (1U 
                                                   & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                      >> 9U)));
    __VdfgTmp_hb02b96d6__0 = (((0U != VL_SHIFTR_III(32,32,32, 
                                                    (0x1ffU 
                                                     & (IData)(
                                                               (vlSelf->__PVT__red_in
                                                                [2U]
                                                                [0U] 
                                                                >> 0x17U))), 6U)) 
                               << 0x17U) | (0x7fffffU 
                                            & (IData)(
                                                      vlSelf->__PVT__red_in
                                                      [2U]
                                                      [0U])));
    __PVT__final_add__DOT__adder__DOT__sDiffExps = 
        (0x3ffU & ((0x1ffU & (IData)((vlSelf->__PVT__red_in
                                      [2U][0U] >> 0x17U))) 
                   - (0x1ffU & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU])));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                & __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask) 
                               >> 3U)));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = (0U != (0xffffffU & ((VL_SHIFTL_III(27,27,32, 
                                              (0x3fffffU 
                                               & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                   << 0x15U) 
                                                  | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                     >> 0xbU))), 5U) 
                                & __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask) 
                               >> 3U)));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit 
        = ((0U != (0xffffffU & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                  << 0xdU) | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                              >> 0x13U)) 
                                & (__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask 
                                   >> 3U)))) | (0U 
                                                != 
                                                (7U 
                                                 & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                      << 0x10U) 
                                                     | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                        >> 0x10U)) 
                                                    & __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask))));
    __PVT__final_add__DOT__s1_isInf = ((IData)(__PVT__final_add__DOT__adder__DOT__isInfA) 
                                       | (IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB));
    if (VL_GTS_III(32, 0U, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))) {
        __VdfgTmp_h5ca514d2__0 = __VdfgTmp_hb02b96d6__0;
        final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 
            = (0x3ffU & ((0x1ffU & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]) 
                         - (0x1ffU & (IData)((vlSelf->__PVT__red_in
                                              [2U][0U] 
                                              >> 0x17U)))));
    } else {
        __VdfgTmp_h5ca514d2__0 = vlSelf->__VdfgTmp_h72256aee__0;
        final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0 
            = (0x3ffU & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps));
    }
    __PVT__final_add__DOT__adder__DOT__isMaxAlign = 
        ((0U != VL_SHIFTRS_III(32,32,32, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)), 5U)) 
         & ((0xffffffffU != VL_SHIFTRS_III(32,32,32, 
                                           VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)), 5U)) 
            | (0U == (0x1fU & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))));
    __PVT__final_add__DOT__adder__DOT__close_sSigSum 
        = (0x7ffffffU & ((((VL_LTES_III(32, 0U, VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))) 
                            & (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))
                            ? VL_SHIFTL_III(27,27,32, __VdfgTmp_hb02b96d6__0, 2U)
                            : 0U) | ((((~ (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)) 
                                       & VL_LTES_III(32, 0U, 
                                                     VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))))
                                       ? VL_SHIFTL_III(27,27,32, __VdfgTmp_hb02b96d6__0, 1U)
                                       : 0U) | (VL_GTS_III(32, 0U, 
                                                           VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                 ? __VdfgTmp_hb02b96d6__0
                                                 : 0U))) 
                         - VL_SHIFTL_III(27,27,32, vlSelf->__VdfgTmp_h72256aee__0, 1U)));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
           | (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra));
    __PVT__final_add__DOT__adder__DOT__closeSubMags 
        = ((~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)) 
           & ((~ (IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)) 
              & (1U >= (0x1fU & (IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0)))));
    __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller 
        = (0x1fffffffU & ((0x1fffffe0U & (__VdfgTmp_h5ca514d2__0 
                                          << 5U)) >> 
                          ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                            ? 0x1fU : (0x1fU & (IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0)))));
    __VdfgTmp_h575fe2f5__0 = (0x7ffffffU & (VL_GTS_III(32, 0U, 
                                                       VL_EXTENDS_II(32,27, __PVT__final_add__DOT__adder__DOT__close_sSigSum))
                                             ? (- __PVT__final_add__DOT__adder__DOT__close_sSigSum)
                                             : __PVT__final_add__DOT__adder__DOT__close_sSigSum));
    g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
        = ((((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U)) 
                                                                   | (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U))) 
                                           & VL_SHIFTL_III(27,27,32, 
                                                           (0x3fffffU 
                                                            & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                << 0x15U) 
                                                               | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                  >> 0xbU))), 5U))), 2U) 
               | ((IData)(((0x600U == (0x700U & vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
        = ((((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U)) 
                                                                   | (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                << 2U))) 
                                           & VL_SHIFTL_III(27,27,32, 
                                                           (0x3fffffU 
                                                            & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                << 0x15U) 
                                                               | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                  >> 0xbU))), 5U))), 2U) 
               | ((IData)(((0x600U == (0x700U & vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
        = ((((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
             & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit)) 
            | ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
               & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))
            ? (((IData)((((0U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                          & (~ (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRoundExtra))) 
                         & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit)))
                 ? (~ VL_SHIFTR_III(32,32,32, (3U | 
                                               (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                << 2U)), 1U))
                 : 0xffffffffU) & ((IData)(1U) + VL_SHIFTR_III(32,32,32, 
                                                               (3U 
                                                                | ((0x7ffffffU 
                                                                    & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                        << 0x10U) 
                                                                       | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                          >> 0x10U))) 
                                                                   | (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                      << 2U))), 2U)))
            : (VL_SHIFTR_III(32,32,32, (0x7ffffffU 
                                        & ((~ (3U | 
                                               (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                << 2U))) 
                                           & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                               << 0x10U) 
                                              | (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                 >> 0x10U)))), 2U) 
               | ((IData)(((0xc000U == (0xe000U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U])) 
                           & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))
                   ? VL_SHIFTR_III(32,32,32, __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosMask, 1U)
                   : 0U)));
    __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller 
        = ((0x7fffffeU & (__PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller 
                          >> 2U)) | ((0U != (7U & __PVT__final_add__DOT__adder__DOT__far_mainAlignedSigSmaller)) 
                                     | (0U != ((((IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (__VdfgTmp_h5ca514d2__0 
                                                              >> 0x16U)))) 
                                                 << 6U) 
                                                | (((IData)(
                                                            (0U 
                                                             != 
                                                             (0xfU 
                                                              & (__VdfgTmp_h5ca514d2__0 
                                                                 >> 0x12U)))) 
                                                    << 5U) 
                                                   | (((IData)(
                                                               (0U 
                                                                != 
                                                                (0xfU 
                                                                 & (__VdfgTmp_h5ca514d2__0 
                                                                    >> 0xeU)))) 
                                                       << 4U) 
                                                      | (((IData)(
                                                                  (0U 
                                                                   != 
                                                                   (0xfU 
                                                                    & (__VdfgTmp_h5ca514d2__0 
                                                                       >> 0xaU)))) 
                                                          << 3U) 
                                                         | (((IData)(
                                                                     (0U 
                                                                      != 
                                                                      (0xfU 
                                                                       & (__VdfgTmp_h5ca514d2__0 
                                                                          >> 6U)))) 
                                                             << 2U) 
                                                            | (((IData)(
                                                                        (0U 
                                                                         != 
                                                                         (0xfU 
                                                                          & (__VdfgTmp_h5ca514d2__0 
                                                                             >> 2U)))) 
                                                                << 1U) 
                                                               | (0U 
                                                                  != 
                                                                  (3U 
                                                                   & __VdfgTmp_h5ca514d2__0)))))))) 
                                               & ((0x40U 
                                                   & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                     ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                       ? 7U
                                                                       : 
                                                                      (7U 
                                                                       & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                          >> 2U)))) 
                                                      << 5U)) 
                                                  | ((0x20U 
                                                      & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                        ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                          ? 7U
                                                                          : 
                                                                         (7U 
                                                                          & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                             >> 2U)))) 
                                                         << 3U)) 
                                                     | ((0x10U 
                                                         & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                           ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                             ? 7U
                                                                             : 
                                                                            (7U 
                                                                             & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                            << 1U)) 
                                                        | ((8U 
                                                            & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                              ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                ? 7U
                                                                                : 
                                                                               (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                               >> 1U)) 
                                                           | ((4U 
                                                               & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                  >> 3U)) 
                                                              | ((2U 
                                                                  & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                     >> 5U)) 
                                                                 | (1U 
                                                                    & (VL_SHIFTRS_III(9,9,3, 0x100U, 
                                                                                ((IData)(__PVT__final_add__DOT__adder__DOT__isMaxAlign)
                                                                                 ? 7U
                                                                                 : 
                                                                                (7U 
                                                                                & ((IData)(final_add__DOT__adder__DOT____VdfgTmp_h15e61fc7__0) 
                                                                                >> 2U)))) 
                                                                       >> 7U))))))))))));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn 
        = (((IData)((0U != (3U & __VdfgTmp_h575fe2f5__0))) 
            << 0xcU) | (((IData)((0U != (3U & (__VdfgTmp_h575fe2f5__0 
                                               >> 2U)))) 
                         << 0xbU) | (((IData)((0U != 
                                               (3U 
                                                & (__VdfgTmp_h575fe2f5__0 
                                                   >> 4U)))) 
                                      << 0xaU) | (((IData)(
                                                           (0U 
                                                            != 
                                                            (3U 
                                                             & (__VdfgTmp_h575fe2f5__0 
                                                                >> 6U)))) 
                                                   << 9U) 
                                                  | (((IData)(
                                                              (0U 
                                                               != 
                                                               (3U 
                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                   >> 8U)))) 
                                                      << 8U) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (3U 
                                                                   & (__VdfgTmp_h575fe2f5__0 
                                                                      >> 0xaU)))) 
                                                         << 7U) 
                                                        | (((IData)(
                                                                    (0U 
                                                                     != 
                                                                     (3U 
                                                                      & (__VdfgTmp_h575fe2f5__0 
                                                                         >> 0xcU)))) 
                                                            << 6U) 
                                                           | (((IData)(
                                                                       (0U 
                                                                        != 
                                                                        (3U 
                                                                         & (__VdfgTmp_h575fe2f5__0 
                                                                            >> 0xeU)))) 
                                                               << 5U) 
                                                              | (((IData)(
                                                                          (0U 
                                                                           != 
                                                                           (3U 
                                                                            & (__VdfgTmp_h575fe2f5__0 
                                                                               >> 0x10U)))) 
                                                                  << 4U) 
                                                                 | (((IData)(
                                                                             (0U 
                                                                              != 
                                                                              (3U 
                                                                               & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x12U)))) 
                                                                     << 3U) 
                                                                    | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x14U)))) 
                                                                        << 2U) 
                                                                       | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x16U)))) 
                                                                           << 1U) 
                                                                          | (0U 
                                                                             != 
                                                                             (3U 
                                                                              & (__VdfgTmp_h575fe2f5__0 
                                                                                >> 0x18U)))))))))))))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x4000000U & VL_SHIFTL_III(27,27,32, 
                                                    (0x3fffffU 
                                                     & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                         << 0x15U) 
                                                        | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                           >> 0xbU))), 5U))
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 1U)
                         : g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 1U))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 0x18U))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x4000000U & VL_SHIFTL_III(27,27,32, 
                                                    (0x3fffffU 
                                                     & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                         << 0x15U) 
                                                        | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                           >> 0xbU))), 5U))
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 1U)
                         : g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 1U))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0), 0x18U))));
    __PVT__final_add__DOT__rounding__DOT__common_fractOut 
        = (0x7fffffU & ((0x400U & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                         ? VL_SHIFTR_III(26,26,32, 
                                         (0x3ffffffU 
                                          & final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0), 1U)
                         : final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0));
    __PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp 
        = (0x7ffU & (VL_EXTENDS_II(11,10, (0x3ffU & 
                                           VL_EXTENDS_II(10,10, 
                                                         (0x3ffU 
                                                          & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                             >> 0xbU))))) 
                     + (0x3ffffffU & VL_SHIFTR_III(26,26,32, 
                                                   (0x3ffffffU 
                                                    & final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0), 0x18U))));
    __PVT__final_add__DOT__adder__DOT__far_sigSum = 
        (0xfffffffU & (VL_SHIFTL_III(28,28,32, (0xffffffU 
                                                & (VL_GTS_III(32, 0U, 
                                                              VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                    ? vlSelf->__VdfgTmp_h72256aee__0
                                                    : __VdfgTmp_hb02b96d6__0)), 3U) 
                       + (((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)
                            ? __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller
                            : (0x8000000U | (0x7ffffffU 
                                             & (~ __PVT__final_add__DOT__adder__DOT__far_alignedSigSmaller)))) 
                          + (1U & (~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns))))));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn 
        = ((0x2000U | (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn)) 
           & ((IData)(1U) + (0x1fffU & (~ (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__reverseIn)))));
    vlSelf->g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h07f70812__0 
        = ((~ (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0xcU)) & VL_LTES_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 8U))))));
    __PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    vlSelf->g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h07f70812__0 
        = ((~ (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0xcU)) & VL_LTES_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 8U))))));
    __PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0 
        = ((~ (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
               >> 0x16U)) & VL_LTES_III(32, 0x6bU, 
                                        VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))));
    __PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
           & (VL_GTS_III(32, 0x6bU, VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
              & ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
                 | (6U == (7U & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                 >> 0xdU))))));
    __PVT__final_add__DOT__rounding__DOT__overflow 
        = ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
           & VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)), 7U)));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar 
        = (0x1fU & (((((((((((2U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                              ? 1U : 0U) | ((4U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                             ? 2U : 0U)) 
                           | ((8U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                               ? 3U : 0U)) | ((0x10U 
                                               & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                               ? 4U
                                               : 0U)) 
                         | ((0x20U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                             ? 5U : 0U)) | ((0x40U 
                                             & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                             ? 6U : 0U)) 
                       | ((0x80U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                           ? 7U : 0U)) | ((0x100U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                           ? 8U : 0U)) 
                     | ((0x200U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                         ? 9U : 0U)) | ((0x400U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                         ? 0xaU : 0U)));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0xdU) | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                              & (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp))));
    vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__s2_fflags 
        = ((0x10U & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                     >> 0xbU)) | (((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                   << 2U) | ((((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                     & (VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 1U))))), 8U)) 
                                                        & ((~ 
                                                            ((~ 
                                                              ((0x4000000U 
                                                                & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                ? 
                                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 2U)
                                                                : 
                                                               (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 1U))) 
                                                             & (((0x4000000U 
                                                                  & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                  ? 
                                                                 (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x19U)
                                                                  : 
                                                                 (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x18U)) 
                                                                & ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                   & (((IData)(g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                       & ((0x4000000U 
                                                                           & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                           ? 
                                                                          (0x1ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 2U))
                                                                           : 
                                                                          (0x3ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 1U)))) 
                                                                      | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                                                                         & ((VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                             >> 0x1aU) 
                                                                            & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                               >> 2U)))))))) 
                                                           & ((0x4000000U 
                                                               & VL_SHIFTL_III(27,27,32, 
                                                                               (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                               ? 
                                                              (g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                               >> 1U)
                                                               : g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0)))))) 
                                              << 1U) 
                                             | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                                | ((IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(__PVT__g_prod__BRA__0__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0xdU) | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                              & (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow_roundMagUp))));
    vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__s2_fflags 
        = ((0x10U & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                     >> 0xbU)) | (((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                   << 2U) | ((((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                     & (VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 1U))))), 8U)) 
                                                        & ((~ 
                                                            ((~ 
                                                              ((0x4000000U 
                                                                & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                ? 
                                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 2U)
                                                                : 
                                                               (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                                >> 1U))) 
                                                             & (((0x4000000U 
                                                                  & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                  ? 
                                                                 (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x19U)
                                                                  : 
                                                                 (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_hb15b132b__0 
                                                                  >> 0x18U)) 
                                                                & ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                   & (((IData)(g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                       & ((0x4000000U 
                                                                           & VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                                           ? 
                                                                          (0x1ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 2U))
                                                                           : 
                                                                          (0x3ffffffU 
                                                                           & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                              >> 1U)))) 
                                                                      | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__roundMagUp) 
                                                                         & ((VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                             >> 0x1aU) 
                                                                            & (VL_SHIFTL_III(27,27,32, 
                                                                                (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U) 
                                                                               >> 2U)))))))) 
                                                           & ((0x4000000U 
                                                               & VL_SHIFTL_III(27,27,32, 
                                                                               (0x3fffffU 
                                                                                & ((vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                << 0x15U) 
                                                                                | (vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0xbU))), 5U))
                                                               ? 
                                                              (g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0 
                                                               >> 1U)
                                                               : g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT____VdfgTmp_h696f1b40__0)))))) 
                                              << 1U) 
                                             | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__overflow) 
                                                | ((IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,11, (IData)(vlSelf->__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(__PVT__g_prod__BRA__2__KET____DOT__g_tf32_even__DOT__tf32_mul__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    vlSelf->__PVT__final_add__DOT__s2_fflags = ((0x10U 
                                                 & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                    >> 0x15U)) 
                                                | (((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound) 
                                                              & (VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,10, 
                                                                                (0x3ffU 
                                                                                & VL_EXTENDS_II(10,10, 
                                                                                (0x3ffU 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 0xbU))))), 8U)) 
                                                                 & ((~ 
                                                                     ((~ 
                                                                       ((0x400U 
                                                                         & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                         ? 
                                                                        (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                         >> 2U)
                                                                         : 
                                                                        (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                         >> 1U))) 
                                                                      & (((0x400U 
                                                                           & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                           ? 
                                                                          (final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
                                                                           >> 0x19U)
                                                                           : 
                                                                          (final_add__DOT__rounding__DOT____VdfgTmp_hdbe4ec7b__0 
                                                                           >> 0x18U)) 
                                                                         & ((IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__roundPosBit) 
                                                                            & (((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h83073c52__0) 
                                                                                & ((0x400U 
                                                                                & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                                 ? 
                                                                                (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x11U))) 
                                                                               | ((IData)(__PVT__final_add__DOT__rounding__DOT__roundMagUp) 
                                                                                & (((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                                                                >> 0xaU) 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x12U)) 
                                                                                | (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[1U] 
                                                                                >> 0x10U)))))))))) 
                                                                    & ((0x400U 
                                                                        & vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U])
                                                                        ? 
                                                                       (final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0 
                                                                        >> 1U)
                                                                        : final_add__DOT__rounding__DOT____VdfgTmp_h29abbb9d__0)))))) 
                                                       << 1U) 
                                                      | ((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                                                         | ((IData)(__PVT__final_add__DOT__rounding__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__anyRound)))))));
    __PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut 
        = (1U & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                  >> 0x17U) | ((IData)(__PVT__final_add__DOT__rounding__DOT__overflow) 
                               & (IData)(__PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp))));
    __PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut 
        = ((~ (IData)(__PVT__final_add__DOT__rounding__DOT__overflow_roundMagUp)) 
           & (IData)(__PVT__final_add__DOT__rounding__DOT__overflow));
    __PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar 
        = (0x1fU & ((((IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__10__KET____DOT__countSoFar) 
                      | ((0x800U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                          ? 0xbU : 0U)) | ((0x1000U 
                                            & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                                            ? 0xcU : 0U)) 
                    | ((0x2000U & (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__oneLeastReverseIn))
                        ? 0xdU : 0U)));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp 
        = (0x1ffU & (((~ (((1U & ((vlSelf->__PVT__final_add__DOT__pipe_add__DOT__g_shift_register__DOT__g_shift__DOT__pipe[2U] 
                                   >> 0x16U) | VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,11, (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)))))
                            ? 0x1c0U : 0U) | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut)
                                                ? 0x194U
                                                : 0U) 
                                              | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut)
                                                   ? 0x80U
                                                   : 0U) 
                                                 | ((IData)(__PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))))) 
                      & (IData)(__PVT__final_add__DOT__rounding__DOT__genblk2__DOT__sRoundedExp)) 
                     | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMinNonzeroMagOut)
                          ? 0x6bU : 0U) | (((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut)
                                             ? 0x17fU
                                             : 0U) 
                                           | (((IData)(__PVT__final_add__DOT__rounding__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U) 
                                              | ((IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)
                                                  ? 0x1c0U
                                                  : 0U))))));
    __PVT__final_add__DOT__adder__DOT__close_sigOut 
        = (0x7ffffffU & VL_SHIFTL_III(27,27,32, ((0x3ffffffU 
                                                  & __VdfgTmp_h575fe2f5__0) 
                                                 << 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(5,5,32, (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar), 1U))), 1U));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__isSubnormal 
        = (((2U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 6U)) 
            & (1U >= (0x3fU & (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp)))) 
           | (0U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 7U)));
    vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__isInf 
        = ((~ ((IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp) 
               >> 6U)) & (3U == VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 7U)));
    vlSelf->__VdfgTmp_he6182ce2__0 = (((0U != VL_SHIFTR_III(32,32,32, (IData)(vlSelf->__PVT__final_add__DOT__g_out_ieee__DOT__to_ieee__DOT__recFNToRawFN__DOT__exp), 6U)) 
                                       << 0x17U) | 
                                      (0x7fffffU & 
                                       (((IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)
                                          ? 0x400000U
                                          : 0U) | (
                                                   ((IData)(final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0)
                                                     ? 
                                                    (0x400000U 
                                                     & __PVT__final_add__DOT__rounding__DOT__common_fractOut)
                                                     : 0U) 
                                                   | ((((~ (IData)(vlSelf->__PVT__final_add__DOT__rounding__DOT__isNaNOut)) 
                                                        & (IData)(final_add__DOT__rounding__DOT____VdfgTmp_h7077138e__0))
                                                        ? 
                                                       (0x3fffffU 
                                                        & __PVT__final_add__DOT__rounding__DOT__common_fractOut)
                                                        : 0U) 
                                                      | (- (IData)((IData)(__PVT__final_add__DOT__rounding__DOT__pegMaxFiniteMagOut))))))));
    vlSelf->final_add__DOT____Vcellinp__pipe_add__data_in 
        = (((QData)((IData)((((~ (IData)((vlSelf->__PVT__red_in
                                          [2U][0U] 
                                          >> 0x16U))) 
                              & (7U == (7U & (IData)(
                                                     (vlSelf->__PVT__red_in
                                                      [2U]
                                                      [0U] 
                                                      >> 0x1dU))))) 
                             | (((~ (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[9U] 
                                     >> 0x1fU)) & (0x1c0U 
                                                   == 
                                                   (0x1c0U 
                                                    & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]))) 
                                | ((IData)(__PVT__final_add__DOT__adder__DOT__isInfA) 
                                   & ((~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)) 
                                      & (IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB))))))) 
            << 0x2cU) | (((QData)((IData)((((3U == 
                                             VL_SHIFTR_III(32,32,32, 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSelf->__PVT__red_in
                                                                       [2U]
                                                                       [0U] 
                                                                       >> 0x17U))), 7U)) 
                                            & (IData)(
                                                      (vlSelf->__PVT__red_in
                                                       [2U]
                                                       [0U] 
                                                       >> 0x1dU))) 
                                           | ((3U == 
                                               VL_SHIFTR_III(32,32,32, 
                                                             (0x1ffU 
                                                              & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU]), 7U)) 
                                              & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                 >> 6U))))) 
                          << 0x2bU) | (((QData)((IData)(__PVT__final_add__DOT__s1_isInf)) 
                                        << 0x2aU) | 
                                       (((QData)((IData)(
                                                         ((IData)(__PVT__final_add__DOT__adder__DOT__addZeros) 
                                                          | ((~ (IData)(__PVT__final_add__DOT__s1_isInf)) 
                                                             & ((~ (IData)(
                                                                           (0U 
                                                                            != 
                                                                            (3U 
                                                                             & (__PVT__final_add__DOT__adder__DOT__close_sigOut 
                                                                                >> 0x19U))))) 
                                                                & (IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)))))) 
                                         << 0x29U) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns) 
                                                                  | (IData)(__PVT__final_add__DOT__adder__DOT__isInfA)) 
                                                                 & (IData)(
                                                                           (vlSelf->__PVT__red_in
                                                                            [2U]
                                                                            [0U] 
                                                                            >> 0x20U))) 
                                                                | (((IData)(vlSelf->__PVT__final_add__DOT__adder__DOT__isInfB) 
                                                                    & (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                                       >> 9U)) 
                                                                   | ((~ 
                                                                       ((IData)(__PVT__final_add__DOT__s1_isInf) 
                                                                        | (IData)(__PVT__final_add__DOT__adder__DOT__addZeros))) 
                                                                      & (((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags) 
                                                                          & ((0U 
                                                                              != 
                                                                              (3U 
                                                                               & (__PVT__final_add__DOT__adder__DOT__close_sigOut 
                                                                                >> 0x19U))) 
                                                                             & ((IData)(
                                                                                (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x20U)) 
                                                                                ^ 
                                                                                VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,27, __PVT__final_add__DOT__adder__DOT__close_sSigSum))))) 
                                                                         | ((~ (IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)) 
                                                                            & (VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps)))
                                                                                ? 
                                                                               (vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU] 
                                                                                >> 9U)
                                                                                : (IData)(
                                                                                (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x20U))))))))))) 
                                            << 0x28U) 
                                           | (((QData)((IData)(
                                                               (0x3ffU 
                                                                & ((((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags) 
                                                                     | VL_GTS_III(32, 0U, 
                                                                                VL_EXTENDS_II(32,10, (IData)(__PVT__final_add__DOT__adder__DOT__sDiffExps))))
                                                                     ? 
                                                                    (0x1ffU 
                                                                     & vlSelf->__PVT__pipe_c__DOT__g_shift_register__DOT__g_shift__DOT__pipe[0xaU])
                                                                     : 
                                                                    (0x1ffU 
                                                                     & (IData)(
                                                                               (vlSelf->__PVT__red_in
                                                                                [2U]
                                                                                [0U] 
                                                                                >> 0x17U)))) 
                                                                   - 
                                                                   ((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)
                                                                     ? 
                                                                    (0x1fU 
                                                                     & VL_SHIFTL_III(5,5,32, (IData)(__PVT__final_add__DOT__adder__DOT__countLeadingZeros_close__DOT__Bit__BRA__13__KET____DOT__countSoFar), 1U))
                                                                     : 
                                                                    (1U 
                                                                     & (~ (IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)))))))) 
                                               << 0x1eU) 
                                              | (QData)((IData)(
                                                                (0x3ffffff8U 
                                                                 & (((IData)(__PVT__final_add__DOT__adder__DOT__closeSubMags)
                                                                      ? __PVT__final_add__DOT__adder__DOT__close_sigOut
                                                                      : 
                                                                     (0xfffffffU 
                                                                      & ((IData)(__PVT__final_add__DOT__adder__DOT__eqSigns)
                                                                          ? 
                                                                         (VL_SHIFTR_III(28,28,32, __PVT__final_add__DOT__adder__DOT__far_sigSum, 1U) 
                                                                          | (1U 
                                                                             & __PVT__final_add__DOT__adder__DOT__far_sigSum))
                                                                          : __PVT__final_add__DOT__adder__DOT__far_sigSum))) 
                                                                    << 3U))))))))));
}
