
read_verilog balancer.v
hierarchy -libdir ../v2flib -check -top top
proc
flatten
opt
techmap -map ../yosys/techlibs/common/gate2lut.v -D LUT_WIDTH=8
write_json ./output/test4.json
show top