// Seed: 900864099
module module_0;
  wire id_1;
  logic id_2, id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd38,
    parameter id_1 = 32'd25
) (
    input  tri1 _id_0,
    input  tri1 _id_1,
    output tri0 id_2,
    output tri  id_3
);
  wire [id_0 : 1 'b0] id_5;
  wire id_6;
  wire [id_1 : -1  ==  id_0] id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
module module_2 #(
    parameter id_3 = 32'd31,
    parameter id_5 = 32'd62
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  inout wire id_4;
  output wire _id_3;
  input wire id_2;
  output wire id_1;
  logic [id_3  ==  id_5 : -1] id_6;
  ;
  module_0 modCall_1 ();
  assign id_4 = id_2;
endmodule
