#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Feb 26 23:19:46 2025
# Process ID         : 23364
# Current directory  : D:/cse_462/image_kernel/image_kernel/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : D:/cse_462/image_kernel/image_kernel/hls/impl/ip/vivado.log
# Journal file       : D:/cse_462/image_kernel/image_kernel/hls/impl/ip\vivado.jou
# Running On         : LAPTOP-D6BOEUU6
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14877 MB
# Swap memory        : 11282 MB
# Total Virtual      : 26159 MB
# Available Virtual  : 3628 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/cse_462/image_kernel/image_kernel/hls/hls_data.json outdir=D:/cse_462/image_kernel/image_kernel/hls/impl/ip srcdir=D:/cse_462/image_kernel/image_kernel/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/cse_462/image_kernel/image_kernel/hls/impl/ip/misc
INFO: Copied 27 verilog file(s) to D:/cse_462/image_kernel/image_kernel/hls/impl/ip/hdl/verilog
INFO: Copied 27 vhdl file(s) to D:/cse_462/image_kernel/image_kernel/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/cse_462/image_kernel/image_kernel/hls/impl/ip/drivers
Generating 4 subcores in D:/cse_462/image_kernel/image_kernel/hls/impl/ip/hdl/ip.tmp:
impl/misc/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip.tcl
INFO: Using COE_DIR=D:/cse_462/image_kernel/image_kernel/hls/impl/ip/hdl/verilog
INFO: Generating filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip via file impl/misc/filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip'...
INFO: Done generating filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip via file impl/misc/filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip.tcl
INFO: Import ports from HDL: D:/cse_462/image_kernel/image_kernel/hls/impl/ip/hdl/vhdl/filter_kernel.vhd (filter_kernel)
INFO: Add axi4lite interface s_axi_control
INFO: Add axi4lite interface s_axi_control_r
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/cse_462/image_kernel/image_kernel/hls/impl/ip/component.xml
INFO: Created IP archive D:/cse_462/image_kernel/image_kernel/hls/impl/ip/xilinx_com_hls_filter_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 23:20:05 2025...
