#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 13 20:10:39 2021
# Process ID: 12888
# Current directory: F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.runs/impl_2
# Command line: vivado.exe -log uart_loopback_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_loopback_top.tcl -notrace
# Log file: F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.runs/impl_2/uart_loopback_top.vdi
# Journal file: F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source uart_loopback_top.tcl -notrace
