// Seed: 1682534616
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = 1 & id_4;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input wand id_2,
    output wand id_3,
    output supply1 id_4
    , id_12,
    output tri1 id_5,
    input uwire id_6,
    output wand id_7,
    input wor id_8,
    input tri id_9,
    output uwire id_10
);
  supply0 id_13;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13, id_12, id_13, id_12
  );
  supply0 id_14 = id_13 & id_13;
endmodule
